## CS2323 Computer Architecture (Nov-Dec 2021)

## **Assignment 1: Program Code Converter**

Marks: 50

This assignment must be done individually.

Start Date: 21-10-2021

Due Date: 3-11-2021, 11:55 pm

NOTE: For late submissions, 10% is deducted for each day (including weekend) late after an assignment is due.

## 1. Problem Description

Write code in Java (or C++ or C) to do the following:

- Convert a MIPS assembly language program to binary language program for MIPS. [25 points]
- Convert a binary language program for MIPS to the MIPS assembly language program. [25 points]
  - 1. Along with your code, you need to provide five sample MIPS assembly language program code as: prog1.asm, prog2.asm, prog3.asm, prog4.asm and prog5.asm. It is expected these programs are doing some simple operations (accessing array, if-else, for loop, recursion, etc).
  - 2. Keep these programs as diverse as possible so that they cover \*\*all\*\* instructions in each category (arithmetic, data transfer, logical, conditional branch, unconditional jump) mentioned in fig 2.1 of the textbook.
  - 3. Your MIPS to binary conversion program should prompt the user to enter a MIPS program code filename, say for example prog2.asm. Your code then should read the content of file prog2.asm and then generate a binary language program code called prog2bin.txt. For readability purpose, along with the binary code also print the hexadecimal equivalent and the corresponding MIPS code in bracket. For example,
    - add \$t0, \$s1, \$s2 → 0000001000110010010000000100000 (02324020, add \$t0, \$s1, \$s2)
  - 4. Your binary to MIPS conversion program should prompt the user to enter a binary code filename, say for example prog2bin.txt. Your code then should read the content of file prog2bin.txt and then generate a assembly language program called prog2asm.txt.

### 2. What to Submit

You should submit your files as a .zip file through Microsoft Teams. Name it as **YourRollNumber\_Assign1.zip**. You need to submit the following files:


- 1. Assembler.java/cpp/c: It converts MIPS assembly code to binary machine code
- 2. ConvertAssembly.java/cpp/c: It converts the binary machine code to MIPS assembly code
- 3. Five sample MIPS program code as: prog1.asm, prog2.asm... prog5.asm. Put them in a subfolder called **sample\_data**.

## 3. References


MIPS opcode and functions: <a href="http://alumni.cs.ucr.edu/~vladimir/cs161/mips.html">http://alumni.cs.ucr.edu/~vladimir/cs161/mips.html</a>

MIPS register conventions: Register 1, called \$at, is reserved for the assembler, and registers 26-27, called \$k0-\$k1, are reserved for the operating system.

Name	Register number	Usage
\$zero	0	The constant value 0
\$v0-\$v1	2–3	Values for results and expression evaluation
\$a0-\$a3	4–7	Arguments
\$t0-\$t7	8–15	Temporaries
\$s0-\$s7	16-23	Saved
\$t8-\$t9	24-25	More temporaries
\$gp	28	Global pointer
\$sp	29	Stack pointer
\$fp	30	Frame pointer
\$ra	31	Return address



Name	Register number	Usage
\$zero	0	The constant value 0
\$v0-\$v1	2–3	Values for results and expression evaluation
\$a0-\$a3	4–7	Arguments
\$t0-\$t7	8–15	Temporaries
\$s0-\$s7	16-23	Saved
\$t8-\$t9	24-25	More temporaries
\$gp	28	Global pointer
\$sp	29	Stack pointer
\$fp	30	Frame pointer
\$ra	31	Return address



# MIPS R-format Instructions

ор	rs			shamt	funct	
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	

- Instruction fields
  - op: operation code (opcode)
  - rs: first source register number
  - rt: second source register number
  - rd: destination register number
  - shamt: shift amount (00000 for now)
  - funct: function code (extends opcode)

# R-format Example


ор	rs rt		rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

add \$t0, \$s1, \$s2

special	\$s1	\$s2	\$tO	0	add
0	17	18	8	0	32
			_	_	_
000000	10001	10010	01000	00000	100000

 $0000001000110010010000000100000_2 = 02324020_{16}$ 

## MIPS I-format Instructions




- Immediate arithmetic and load/store instructions
  - rt: destination or source register number
  - Constant:  $-2^{15}$  to  $+2^{15} 1$
  - Address: offset added to base address in rs

# MIPS Instruction encoding

Instruction	Format	ор	rs	rt	rd	shamt	funct	address
add	R	0	reg	reg	reg	0	32 <sub>ten</sub>	n.a.
sub (subtract)	R	0	reg	reg	reg	0	34 <sub>ten</sub>	n.a.
add immediate	I	8 <sub>ten</sub>	reg	reg	n.a.	n.a.	n.a.	constant
ไพ (load word)		35 <sub>ten</sub>	reg	reg	n.a.	n.a.	n.a.	address
sw (store word)	I	43 <sub>ten</sub>	reg	reg	n.a.	n.a.	n.a.	address

Name	Format			Exan	Comments			
add	R	0	18	19	17	0	32	add \$s1,\$s2,\$s3
sub	R	0	18	19	17 0 34			<b>sub</b> \$s1,\$s2,\$s3
addi	I	8	18	17	100			addi \$s1,\$s2,100
lw	I	35	18	17		100		lw \$s1,100(\$s2)
SW	I	43	18	17		100		<b>sw</b> \$s1,100(\$s2)
Field size		6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions are 32 bits long
R-format	R	ор	rs	rt	rd shamt funct			Arithmetic instruction format
I-format	I	ор	rs	rt	address			Data transfer format

# Shift Operations



- shamt: how many positions to shift
- Shift left logical
  - Shift left and fill with 0 bits
  - s11 by i bits multiplies by 2i
- Shift right logical
  - Shift right and fill with 0 bits
  - srl by *i* bits divides by 2<sup>*i*</sup> (unsigned only)

#### wirs operands

Name	Example	Comments
32 registers	\$s0-\$s7, \$t0-\$t9, \$zero, \$a0-\$a3, \$v0-\$v1, \$gp, \$fp, \$sp, \$ra, \$at	Fast locations for data. In MIPS, data must be in registers to perform arithmetic, register \$zero always equals 0, and register\$at is reserved by the assembler to handle large constants.
	Memory[0], Memory[4], , Memory[4294967292]	Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential word addresses differ by 4. Memory holds data structures, arrays, and spilled registers.

#### MIPS assembly language

Category	Instruction	Example	Meaning	Comments
	add	add \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three register operands
Arithmetic	subtract	sub \$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three register operands
	add immediate	addi \$s1,\$s2,20	\$s1 = \$s2 + <b>20</b>	Used to add constants
	load word	lw \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Word from memory to register
	store word	sw \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Word from register to memory
	load half	lh \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
	load half unsigned	lhu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
_	store half	sh \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Halfword register to memory
Data transfer	load byte	lb \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
transier	load byte unsigned	lbu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
	store byte	sb \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Byte from register to memory
	load linked word	11 \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Load word as 1st half of atomic swap
	store condition. word	sc \$s1,20(\$s2)	Memory[\$s2+20]=\$s1;\$s1=0 or 1	Store word as 2nd half of atomic swap
	load upper immed.	lui \$s1,20	\$s1 = 20 * 2 <sup>16</sup>	Loads constant in upper 16 bits
	and	and \$s1,\$s2,\$s3	\$s1 = \$s2 <b>&amp;</b> \$s3	Three reg. operands; bit-by-bit AND
	or	or \$s1,\$s2,\$s3	\$s1 = \$s2   \$s3	Three reg. operands; bit-by-bit OR
	nor	nor \$s1,\$s2,\$s3	\$s1 = ~ (\$s2   \$s3)	Three reg. operands; bit-by-bit NOR
Logical	and immediate	andi \$s1,\$s2,20	\$s1 = \$s2 & 20	Bit-by-bit AND reg with constant
	or immediate	ori \$s1,\$s2,20	\$s1 = \$s2   20	Bit-by-bit OR reg with constant
	shift left logical	sll \$s1,\$s2,10	\$s1 = \$s2 << <b>10</b>	Shift left by constant
	shift right logical	srl \$s1,\$s2,10	\$s1 = \$s2 >> <b>10</b>	Shift right by constant
	branch on equal	beq \$s1,\$s2,25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch
	branch on not equal	bne \$s1,\$s2,25	if (\$s1!= \$s2) go to PC + 4 + 100	Not equal test; PC-relative
Conditional	set on less than	slt \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne
branch	set on less than unsigned	sltu \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than unsigned
	set less than immediate	slti \$s1,\$s2,20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0	Compare less than constant
	set less than immediate unsigned	sltiu \$s1,\$s2,20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0	Compare less than constant unsigned
11 190 1	jump	j 2500	go to 10000	Jump to target address
Unconditional .	jump register	jr \$ra	go to \$ra	For switch, procedure return
jump	jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call

FIGURE 2.1 MIPS assembly language revealed in this chapter. This information is also found in Column 1 of the MIPS Reference

# Jump Addressing

- Jump (j and jal) targets could be anywhere in text segment
  - Encode full address in instruction

ор	address
6 bits	26 bits

Name			Fie	Comments			
Field size	6 bits	5 bits	5 bits	5 bits 5 bits 6 bits			All MIPS instructions are 32 bits long
R-format	ор	rs	rt	rd	shamt	funct	Arithmetic instruction format
I-format	ор	rs	rt	add	ress/imme	diate	Transfer, branch, i mm. format
J-format	ор		ta	rget addres	ss	Jump instruction format	

# Target Addressing Example

- Loop code from earlier example
  - Assume Loop at location 80000

Loop:	s11	\$t1,	\$s3,	2	80000	0	0	19	9	4	0
	add	\$t1,	\$t1,	<b>\$</b> s6	80004	0	9	22	9	0	32
	٦w	\$t0,	0(\$t	L)	80008	35	9	8		0	
	bne	\$t0,	\$s5, Exit		80012	5	8.	21	*****	2	
	addi	\$s3,	\$s3,	1	80016	8	19	19	K K K K K	1	
	j	Loop			80020	2	**********		20000		
Exit:					80024						