

LE_BMS_A_V2 Fabrication Document

Layer Stack Legend


	Material	Layer	Thickness	Dielectric	Type	Gerber
	F,Paste				Paste Mask	
	F.Silkscreen				Legend	GBR
	F.Mask		0,02mm	Solder Resist	Solder Mask	GBR
	Copper	L1 (Sig, PWR)	0,07mm (2,00oz)		Signal	GBR
	Prepreg		0,1mm	FR4_7628	Dielectric	
	Copper	L2 (GND)	0,035mm (1,00oz)		Plane	GBR
	Core		1,21mm	FR4	Dielectric	
	Copper	L3 (Sig, PWR)	0,035mm (1,00oz)		Signal	GBR
	Prepreg		0,1mm	FR4_7628	Dielectric	
	Copper	L6 (Sig, PWR)	0,07mm (2,00oz)		Signal	GBR
	B.Mask		0,02mm	Solder Resist	Solder Mask	GBR
	B.Silkscreen				Legend	GBR
	B.Paste				Paste Mask	

Total thickness: 1,66mm
Note: external layer thicknesses are specified after plating

Impedance Table

Transmission Line	Impedance [ohms]	Tolerance [ohms]	Layer	Trace Width [mm]	Gap [mm]	Ref. Layers
Edge-Coupled Coated Microstrip	100	±10 %	L1	0,2032	0,28	L2

Top Fabrication (Scale 1:1)



FABRICATION NOTES (UNLESS OTHERWISE SPECIFIED)

- FABRICATE PER IPC-6012A CLASS 2.
- OUTLINE DEFINED IN SEPARATE GERBER FILE WITH "Edge_Cuts.GBR" SUFFIX.

DIMENSIONS OF CIRCUMSIZED RECTANGLE SHOWN ON THIS DRAWING FOR REFERENCE ONLY.
- SEE SEPARATE DRILL FILES WITH ".DRL" SUFFIX FOR HOLE LOCATIONS.


SELECTED HOLE LOCATIONS SHOWN ON THIS DRAWING FOR REFERENCE ONLY.
- SURFACE FINISH: IMMERSION GOLD
- SOLDERMASK ON BOTH SIDES OF THE BOARD SHALL BE LPI, COLOR BLACK.
- SILK SCREEN LEGEND TO BE APPLIED PER LAYER STACKUP USING YELLOW NON-CONDUCTIVE EPOXY INK.
- ALL VIAS ARE TENTED ON BOTH SIDES UNLESS SOLDERMASK OPENED IN GERBER.
- VENDOR SHOULD FOLLOW ROHS COMPLIANT PROCESS AND Pb FREE FOR MANUFACTURING
- PCB MATERIAL REQUIREMENTS:
 - FLAMMABILITY RATING MUST MEET OR EXCEED UL94V-0 REQUIREMENTS.
 - Tg 170 C OR EQUIVALENT.
 - EQUIVALENT MATERIAL SHALL BE RoHS COMPLIANT, HALOGEN FREE AND APPROVED BY COMPANY NAME.
- DESIGN GEOMETRY MINIMUM FEATURE SIZES:

BOARD SIZE	80,000 × 80,000 mm
BOARD THICKNESS	1,660 mm
TRACE WIDTH	0,200 mm
TRACE TO TRACE	0,200 mm
MIN. HOLE (PTH)	0,300 mm
MIN. HOLE (NPTH)	0,650 mm
ANNULAR RING	0,150 mm
COPPER TO HOLE	0,150 mm
COPPER TO EDGE	0,250 mm
HOLE TO HOLE	0,254 mm
- REFER TO IMPEDANCE TABLE FOR IMPEDANCE CONTROL REQUIREMENTS.
- CONFIRM SPACE WIDTHS AND SPACINGS.

All dimensions are in millimeters unless otherwise specified.

	Comments:	Company: Company Name		Variant: CHECKED	Git Hash: 8e27053
	Sheet Title: Top Fabrication (Scale 1:1)	Board Name: LE_BMS_A_V2		Project Name: LE_V2	
	Sheet Path:	File Name: LE_BMS_A_V2.kicad_pcb	Designer: Author	Date: 2024-04-13	Revision: + (Unreleased)
			Reviewer:	Size: A4	Sheet: 1 of 10

LE_BMS_A_V2 Fabrication Document



All dimensions are in millimeters unless otherwise specified.


	Comments:	Company:		Variant:	Git Hash:
		Company Name		CHECKED	8e27053
		Board Name:		Project Name:	
		LE_BMS_A_V2		LE_V2	
	Sheet Title:	File Name:	Designer:	Date:	Revision:
	Bottom Fabrication (Scale 1:1)	LE_BMS_A_V2.kicad_pcb	Author	2024-04-13	+ (Unreleased)
	Sheet Path:		Reviewer:	Size:	Sheet:
				A4	2 of 10

LE_BMS_A_V2 Fabrication Document

Drill Table

Symbol	Count	Hole Size	Plated	Hole Shape	Drill Layer Pair	Hole Type
×	101	0.30mm (11.81mils)	PTH	Round	L1 (Sig, PWR) - L6 (Sig, PWR)	Via
○	4	0.65mm (25.59mils)	PTH	Slot	L1 (Sig, PWR) - L6 (Sig, PWR)	Pad
+	8	0.94mm (37.01mils)	PTH	Round	L1 (Sig, PWR) - L6 (Sig, PWR)	Pad
□	8	0.95mm (37.40mils)	PTH	Round	L1 (Sig, PWR) - L6 (Sig, PWR)	Pad
◇	8	1.00mm (39.37mils)	PTH	Round	L1 (Sig, PWR) - L6 (Sig, PWR)	Pad
⊠	12	1.40mm (55.12mils)	PTH	Round	L1 (Sig, PWR) - L6 (Sig, PWR)	Pad
✱	2	1.50mm (59.06mils)	PTH	Round	L1 (Sig, PWR) - L6 (Sig, PWR)	Pad
⊞	2	1.60mm (62.99mils)	PTH	Round	L1 (Sig, PWR) - L6 (Sig, PWR)	Pad
⊠	2	1.62mm (63.78mils)	PTH	Round	L1 (Sig, PWR) - L6 (Sig, PWR)	Pad
⊕	4	3.20mm (125.98mils)	PTH	Round	L1 (Sig, PWR) - L6 (Sig, PWR)	Pad
Total 151						

Drill Drawing L1 - L4 (Scale 1:1)




	Comments:	Company:		Variant:	Git Hash:
		Company Name		CHECKED	8e27053
		Board Name:		Project Name:	
		LE_BMS_A_V2		LE_V2	
	Sheet Title:	File Name:	Designer:	Date:	Revision:
	Drill Drawing (L1 - L4)	LE_BMS_A_V2.kicad_pcb	Author	2024-04-13	+ (Unreleased)
	Sheet Path:		Reviewer:	Size:	Sheet:
				A4	3 of 10

LE_BMS_A_V2 Fabrication Document

Drill Table


Symbol	Count	Hole Size	Plated	Hole Shape	Drill Layer Pair	Hole Type
X	2	0,85mm (25,59mils)	NPTH	Round	L1 (Sig, PWR) - L6 (Sig, PWR)	Mechanical
O	2	3,30mm (129,92mils)	NPTH	Round	L1 (Sig, PWR) - L6 (Sig, PWR)	Mechanical
	Total 4					

Drill Drawing L1 - L4 (Scale 1:1)



	Comments:	Company:		Variant:	Git Hash:
		Company Name		CHECKED	8e27053
	Sheet Title:	Board Name:		Project Name:	
		LE_BMS_A_V2		LE_V2	
	Drill Drawing (L1 - L4)	File Name:	Designer:	Date:	Revision:
		LE_BMS_A_V2.kicad_pcb	Author	2024-04-13	+ (Unreleased)
	Sheet Path:		Reviewer:	Size:	Sheet:
				A4	4 of 10

LE_BMS_A_V2 Fabrication Document




All dimensions are in millimeters unless otherwise specified.

	Comments:	Company:		Variant:	Git Hash:
		Company Name		CHECKED	8e27053
		Board Name:		Project Name:	
		LE_BMS_A_V2		LE_V2	
	Sheet Title:	File Name:	Designer:	Date:	Revision:
	Top Test Points (Scale 1:1)	LE_BMS_A_V2.kicad_pcb	Author	2024-04-13	+ (Unreleased)
	Sheet Path:		Reviewer:	Size:	Sheet:
				A4	5 of 10

LE_BMS_A_V2 Fabrication Document

Bottom Test Points (Scale 1:1)




Ref.	Net	X [mm]	Y [mm]
------	-----	--------	--------

All dimensions are in millimeters unless otherwise specified.

	Comments:	Company: Company Name		Variant: CHECKED	Git Hash: 8e27053
		Board Name: LE_BMS_A_V2		Project Name: LE_V2	
	Sheet Title: Bottom Test Points (Scale 1:1)	File Name: LE_BMS_A_V2.kicad_pcb	Designer: Author	Date: 2024-04-13	Revision: + (Unreleased)
	Sheet Path:		Reviewer:	Size: A4	Sheet: 6 of 10

LE_BMS_A_V2 Fabrication Document


L1 (Sig, PWR) (Scale 1:1)



	Comments:	Company:		Variant:	Git Hash:
		Company Name		CHECKED	8e27053
		Board Name:		Project Name:	
		LE_BMS_A_V2		LE_V2	
	Sheet Title:	File Name:	Designer:	Date:	Revision:
	L1 (Sig, PWR) (Scale 1:1)	LE_BMS_A_V2.kicad_pcb	Author	2024-04-13	+ (Unreleased)
	Sheet Path:		Reviewer:	Size:	Sheet:
				A4	7 of 10

LE_BMS_A_V2 Fabrication Document


L2 (GND) (Scale 1:1)



	Comments:	Company:		Variant:	Git Hash:
		Company Name		CHECKED	8e27053
	Sheet Title:	Board Name:		Project Name:	
		L2 (GND) (Scale 1:1)		LE_V2	
	Sheet Path:		File Name:	Designer:	Date:
			LE_BMS_A_V2.kicad_pcb	Author	2024-04-13
			Reviewer:	Size:	Revision:
				A4	+ (Unreleased)
					8 of 10

LE_BMS_A_V2 Fabrication Document


L3 (Sig, PWR) (Scale 1:1)



	Comments:	Company:		Variant:	Git Hash:
		Company Name		CHECKED	8e27053
	Sheet Title:	Board Name:		Project Name:	
		LE_BMS_A_V2		LE_V2	
	L3 (Sig, PWR) (Scale 1:1)	File Name:	Designer:	Date:	Revision:
		LE_BMS_A_V2.kicad_pcb	Author	2024-04-13	+ (Unreleased)
	Sheet Path:		Reviewer:	Size:	Sheet:
				A4	9 of 10

LE_BMS_A_V2 Fabrication Document

L6 (Sig, PWR) (Scale 1:1)



	Comments:	Company:		Variant:	Git Hash:
		Company Name		CHECKED	8e27053
		Board Name:		Project Name:	
		LE_BMS_A_V2		LE_V2	
	Sheet Title:	File Name:	Designer:	Date:	Revision:
	L6 (Sig, PWR) (Scale 1:1)	LE_BMS_A_V2.kicad_pcb	Author	2024-04-13	+ (Unreleased)
	Sheet Path:		Reviewer:	Size:	Sheet:
				A4	10 of 10