```
module flipflop (clk, reset, D, Q);
 2
          // Just a basic flipflop
 4
          input logic clk, reset, D;
 5
6
7
8
9
          output logic Q;
          //initial Q <= 0;
1Ŏ
          always_ff @(posedge clk) begin
11
              if (reset)
12
                  Q \ll 0;
13
              else
14
                  Q \ll D;
15
          end
16
17
      endmodule
18
19
20
21
22
23
24
25
26
27
28
29
30
      module flipflop_testbench();
          logic clk, reset, D, Q;
          flipflop dut (clk, reset, D, Q);
          // Set up the clock.
parameter CLOCK_PERIOD=100;
initial begin
          clk <= 0:
          forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
          // Set_up the inputs to the design. Each line is a clock cycle.
          initial begin
31
32
                                              @(posedge clk);
33
                                              @(posedge clk);
              reset <= 1;
34
35
                                              @(posedge clk);
              reset \leftarrow 0; D \leftarrow 0;
                                             @(posedge clk);
@(posedge clk);
@(posedge clk);
36
37
38
                                              @(posedge clk)
              D \ll 1;
39
                                              @(posedge clk);
40
                                              @(posedge clk);
                                              @(posedge clk);
41
                                             @(posedge clk);
@(posedge clk);
@(posedge clk);
42
43
              D \ll 0;
44
45
                                              @(posedge clk);
              $stop; // End the simulation.
46
47
          end
48
      endmodule
```

49