```
module button_press (clk, reset, in, out);
          // Takes in a "button press", where 1 will only be output once // despite the actual input being on for many clock cycles
 3
 4
 5
6
7
8
9
          input logic clk, reset, in;
          output logic out;
          enum { NONE, WAITOFF } ps, ns;
10
          // NS logic + output
always_comb begin
11
12
13
              case (ps)
14
15
                 NONE:
                             begin
16
17
                                 if (in) begin
                                    ns = WAITOFF;
18
                                    out = 1'b1;
19
20
21
22
23
24
25
26
27
28
29
30
31
                                 end
                                 else
                                            begin
                                    ns = NONE;
                                    out = 1'b0;
                                 end
                             end
                 WAITOFF: begin
                                 if (in) begin
                                    ns = WAITOFF;
                                    out = 1'b0;
                                 end
                                 else
                                            begin
32
33
34
35
                                    ns = NONE;
                                    out = 1'b0;
                                 end
                             end
36
37
              endcase
          end
38
39
          always_ff @(posedge clk) begin
40
              if (reset)
41
                 ps <= NONE;
42
              else
43
                 ps <= ns;
44
          end
45
      endmodule
46
47
48
      module button_press_testbench();
49
          logic clk, reset, in, out;
50
51
52
53
54
55
56
          button_press dut (clk, reset, in, out);
          // Set up the clock.
          parameter CLOCK_PERIOD=100;
          initial begin
          clk \ll 0;
          forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
57
          end
58
59
          // Set up the inputs to the design. Each line is a clock cycle.
60
          initial begin
                                            @(posedge clk);
61
                                            @(posedge clk);
62
              reset \leftarrow 1;
63
              reset \leftarrow 0; in \leftarrow 0;
                                            @(posedge clk);
64
                                            @(posedge clk);
65
                                            @(posedge clk);
66
                                            @(posedge clk);
67
              in \leftarrow 1;
                                            @(posedge clk);
68
69
                                            @(posedge clk);
                                            @(posedge clk);
70
71
72
73
                                            @(posedge clk);
                                            @(posedge clk);
             in \leq 0;
                                            @(posedge clk);
                                            @(posedge clk);
74
                                            @(posedge clk);
75
76
              $stop; // End the simulation.
          end
```