```
// Top-level module that defines the I/Os for the DE-1 SoC board
      module DE1_SoC (HEXO, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, SW, LEDR, GPIO_1, CLOCK_50);
output logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
output logic [9:0] LEDR;
input logic [3:0] KEY;
input logic [9:0] SW;
output logic [35:0] GPIO_1;
input logic CLOCK 50:
 3
 4
5
6
7
8
           input logic CLOCK_50;
           // Turn off HEX displays
assign HEX0 = '1;
10
11
           assign HEX1 = '1;
12
           assign HEX2 = '1;
13
           assign HEX3 = '1;
14
           assign HEX4 = '1;
15
           assign HEX5 = '1;
16
17
18
19
           /* Set up system base clock to 1526 Hz (50 MHz / 2**(14+1))
20
21
           logic [31:0] clk;
22
           logic SYSTEM_CLOCK;
23
24
           clock_divider divider (.clock(CLOCK_50), .divided_clocks(clk));
25
26
27
           assign SYSTEM_CLOCK = clk[12]; // 1526 Hz clock signal
28
           /* If you notice flickering, set SYSTEM_CLOCK faster.
29
30
               However, this may reduce the brightness of the LED board. */
31
32
           /* Set up LED board driver
           logic [15:0][15:0]RedPixels; // 16 x 16 array representing red LEDs
logic [15:0][15:0]GrnPixels; // 16 x 16 array representing green LEDs
logic RST; // reset - toggle this on startup
34
35
36
37
38
           assign RST = SW[1];
39
           /* Standard LED Driver instantiation - set once and 'forget it'.
40
               See LEDDriver.sv for more info. Do not modify unless you know what you are doing! */
41
           LEDDriver Driver (.CLK(SYSTEM_CLOCK), .RST, .EnableCount(1'b1), .RedPixels, .GrnPixels,
42
      .GPIO_1);
43
44
45
           /* LED board test submodule - paints the board with a static pattern.
46
               Replace with your own code driving RedPixels and GrnPixels.
47
48
               KEY0
                            : Reset
49
50
           //LED_test test (.RST(~KEY[0]), .RedPixels, .GrnPixels);
51
            // update_cars -> draw_game -> board just by ouputting to Red and Grn Pixels
52
           logic [15:0] car2, car5, car7, car9, car11, car12;
53
           logic [3:0] frog_x, frog_y;
54
55
          // Set up player input
// UP:
56
57
          logic up_first_dff;
          logic up_second_dff;
59
          logic up_to_game;
          flipflop up_raw(.clk(SYSTEM_CLOCK), .reset(RST), .D(~KEY[3]), .Q(up_first_dff)); flipflop up_stable(.clk(SYSTEM_CLOCK), .reset(RST), .D(up_first_dff), .Q(up_second_dff)); button_press up_input(.clk(SYSTEM_CLOCK), .reset(RST), .in(up_second_dff), .out(
60
61
62
      up_to_game));
63
          // DOWN:
64
65
          logic down_first_dff;
          logic down_second_dff;
logic down_to_game;
flipflop down_raw(.clk(SYSTEM_CLOCK), .reset(RST), .D(~KEY[2]), .Q(down_first_dff));
66
67
68
          flipflop down_stable(.clk(SYSTEM_CLOCK), .reset(RST), .D(down_first_dff), .Q(
69
      down_second_dff));
70
          button_press down_input(.clk(SYSTEM_CLOCK), .reset(RST), .in(down_second_dff), .out(
      down_to_game));
71
72
          // LEFT:
```

```
logic left_first_dff;
 74
           logic left_second_dff;
 75
           logic
                  left_to_game;
           flipflop left_raw(.clk(SYSTEM_CLOCK), .reset(RST), .D(~KEY[1]), .Q(left_first_dff));
flipflop left_stable(.clk(SYSTEM_CLOCK), .reset(RST), .D(left_first_dff), .Q(
 76
 77
       left_second_dff));
 78
           button_press left_input(.clk(SYSTEM_CLOCK), .reset(RST), .in(left_second_dff), .out(
       left_to_game));
 79
 80
           // RIGHT:
 81
           logic right_first_dff
           logic right_second_dff;
 82
 83
           logic right_to_game;
           flipflop_right_raw(.clk(SYSTEM_CLOCK), .reset(RST), .D(~KEY[0]), .Q(right_first_dff));
 84
 85
           flipflop right_stable(.clk(SYSTEM_CLOCK), .reset(RST), .D(right_first_dff), .Q(
       right_second_dff));
 86
           button_press right_input(.clk(SYSTEM_CLOCK), .reset(RST), .in(right_second_dff), .out(
       right_to_game));
 87
 88
           logic [3:0] all_player_input;
 89
           assign all_player_input[1] = up_to_game;
           assign all_player_input [0] = down_to_game;
assign all_player_input [3] = left_to_game;
assign all_player_input [2] = right_to_game;
 90
 91
 92
 93
 94
           // Set up game logic / state
 95
           logic gameover;
           collision detect(.clk(SYSTEM_CLOCK), .reset(RST), .RedPixels, .frog_x, .frog_y, .gameover
 96
       );
       ' update_frog frog(.clk(SYSTEM_CLOCK), .new_game(SW[3]), .reset(RST), .gameover, .
player_input(all_player_input), .frog_x, .frog_y);
   update_cars cars(.clk(SYSTEM_CLOCK), .reset(RST), .car2, .car5, .car7, .car9, .car11, .
 97
 98
       car12);
 99
100
                          game(.clk(SYSTEM_CLOCK), .reset(RST), .gameover, .car2, .car5, .car7, .car9,
           draw_game
        .car11, .car12, .frog_x, .frog_y, .RedPixels, .GrnPixels);
101
102
103
       endmodule
104
105
106
       module DE1_SoC_testbench();
           logic [6:0]
logic [9:0]
107
                            HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
108
           logic
                            LEDR;
109
                   [3:0]
           logic
                            KEY;
110
           logic [9:0]
                            SW;
           logic [35:0] GPIO_1;
111
           logic CLOCK_50;
112
113
           DE1_SOC dut(HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, SW, LEDR, GPIO_1, CLOCK_50);
114
115
116
           // Set up the clock.
117
           parameter CLOCK_PERIOD=100;
118
           initial begin
119
           CLOCK_50 <= 0
120
           forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50;</pre>
121
           end
122
123
           // Set up the inputs to the design. Each line is a clock cycle.
124
           initial begin
                                                     @(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
125
126
127
                                                     @(posedge_CLOCK_50)
128
129
               just sending some basic player inputs. first set all keys = 0
130
           KEY[0] \leftarrow 0; KEY[1] \leftarrow 0; KEY[2] \leftarrow 0; KEY[3] \leftarrow 0;
                                                                                @(posedge CLOCK_50);
131
                                                     @(posedge CLOCK_50);
                                                     @(posedge CLOCK_50);
132
                                                                     @(posedge CLOCK_50);
@(posedge CLOCK_50);
133
           KEY[0] \ll 1;
           KEY[0] \leftarrow 0;
134
           KEY[0] <= 1;
                                                                     @(posedge CLOCK_50);
135
136
           KEY[0] \leftarrow 0;
                                                                     @(posedge CLOCK_50);
137
                                                     @(posedge CLOCK_50);
                                                     @(posedge CLOCK_50);
138
           KEY[1] <= 1;
KEY[1] <= 0;</pre>
                                                                     @(posedge CLOCK_50);
@(posedge CLOCK_50);
139
140
```

end

endmodule

Project: DE1_SoC