

8085 upBuses in 8085 up

- In this, 16 address lines ($A_0 - A_{15}$)
8 data lines ($D_0 - D_7$)

* Buses plays an important role to make a connection between ~~addres~~ up and Memory or I/O unit.

Address lines

- Address lines are unidirectional lines.
- Range is from 0000H to FFFFH. It can interface 64K addresses.

Data ~~bus~~ line

- Data bus is bidirectional
- 1 byte data is exchanged with single operation.

Control line

- Control lines are bidirectional
- Example
 - MERO → memory Read
 - MWR → memory write
 - IORD → I/O Read
 - IORW → I/O Write.

~~Programming Model~~

A, Flag. Reg.

~~Registers~~ → Two types of registers


8 bit, B, C, D, E, H, L

→ 16 bit (BC, DE, HL),
Stack pointer,
Program Counter.

~~ALU~~ → It is 8 bit register.

- ALU is used to perform various operations.
(Addition, Sub, multiplication, shifting, etc.)

uP Buses



Flag Reg → It shows status of program.

B, C, D, E, H, L → Individually - 8 bits

→ In pair i.e. BC, DE, HL as 16 bits register.

Stack pointer → It points the stack memory

Program counter → It points the address at which next instruction will get executed.

→ It loads the next instruction address



Flag Register

- ↳ Shows the status of program
- ↳ It is of 8 bits.
- ↳ There are 5 flag bits in 8085.

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
S	Z	-	AC	-	P	-	CY

↳ D₅, D₃, D₁ are unused bits in flag reg.

- S - Sign Flag.
- It is associated with MSB of accumulator
MSB (Most significant bit)
- if MSB = 0, then data is positive
- if MSB = 1, then data is negative

- Z flag (zero flag)
During execution if accumulator is set to 00H
then ~~accumulator~~ zero flag set to 1, otherwise
 $z=0$.

- AC (Auxiliary Carry)
→ Nibble to Nibble carry in operation.
(Nibble means 4 bits)
↳ carry.
- | | | | | | | | |
|---|---|---|---|---|---|---|---|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|
- ↓ ↓ ↓ ↓ ↓ ↓ ↓
- Nibble 2 Nibble 1
- then $AC = 1$, otherwise 0.

- P flag (Parity flag)
→ Even parity = 1
→ Odd parity = 0

- CY (Carry flag)
→ It shows carry in operation of ALU.

Example

$$\begin{array}{l}
 \text{Reg H} = BC \quad \text{Reg A} = DD \\
 \text{execute } \rightarrow \text{ADD H} \quad \rightarrow AC=1
 \end{array}$$

$$\begin{array}{r}
 H = \frac{25}{16} = 1 \\
 A = \frac{9}{9} = 13
 \end{array}
 \qquad
 \begin{array}{r}
 BC = 127 = 25 \\
 DD = 13
 \end{array}$$

$$\begin{array}{r}
 11101 \\
 10111100 \\
 +11011101 \\
 \hline
 010011001
 \end{array}$$

$$\begin{array}{r}
 9 \\
 9
 \end{array}$$

Answer →

$$\begin{array}{r}
 1 \ 001 \ 100 \\
 + \ 1001 \ 100 \\
 \hline
 \end{array}$$

\downarrow
 MSB=1
 $z=0$
 $AC=1$ $CY=1$
 $P=1$ (Even parity)

* Control Signals

ALE → Address latch Enable

- It is active high signal
- It is used to demultiplex AD_0 to AD_7 lines.
- If $ALE = 1$, $AD_0 - AD_7$ represents addresses
 $ALE = 0$, $AD_0 - AD_7$ represents data.

RD - Read data

- Active low signal.
- If $\overline{RD} = 0 \rightarrow$ MPU performs read operation.

WR = Write data

- Active low signal
- If $\overline{WR} = 0 \rightarrow$ MPU performs write operation

IO/M - Input output /Memory

- It is used to differentiate IO and M/M devices.
- $IO/M = 1$, IO operation will happen
- $IO/M = 0$, M/M operation will happen


S₀ & S₁ - Status signals

Operation	IO/M	S_1	S_0	Status
Opcode fetch	0	1	1	$\overline{\text{RD}} = 0$
M/M Read	0	1	0	$\overline{\text{RD}} = 0$
M/M Write	0	0	1	$\overline{\text{WR}} = 0$
IO Read	1	1	0	$\overline{\text{RD}} = 0$
IO write	1	0	1	WR $\overline{\text{WR}} = 0$
Interrupt Ack	1	1	1	$\overline{\text{INTA}} = 0$
HALT	Z	0	0	$\overline{\text{RD}}, \overline{\text{WR}} = Z$
HOLD	Z	X	X	
RESET	Z	X	X	

Z = high impedance mode

X = Don't care condition

* Generation of Control Signals.



Now why → All are active low signals.

* Addressing Modes in 8085

1) Immediate Addressing Mode

→ In this mode, the 8 or 16 bit data is specified in the instruction itself as one of its operand.

eg:- $MVI\ A, 2F\ h$
 $A = 2F\ h$ ← output

→ In this mode data is directly transferred into register.

2) Direct Addressing Mode

→ In this mode, data is directly copied from given address to the register.

eg:- $LDA\ 5000H$
 $A = 65\ h$ ← output

4FFFh
5000h → 65H
5001h

3) Indirect Addressing Mode

→ In this mode, data is transferred from memory location pointed by register.

- eg: $LDAX\ B$

B	C
10	50

1050 h	→ 224
--------	-------

$A = 22\ H$ ← output

4) Register Addressing Mode

→ In this we copy data from one register to other register.

eg - MOV A, B

Before execution

$$A = 10H \quad B = 20H$$

After execution

$$A = 20H \quad B = 20H$$

5) Implied Addressing Mode

→ In this mode, we don't need any operand.

→ Data execution will happen with that register only

eg - CMP A

$$\text{If } A = CCH = 1100$$

after execution

$$A = 33H = 0011$$

* Interrupt Service Routine (ISR)

Step 1: The interrupt process should be enabled by writing the EI instruction and disabled by DI instruction.

- EI (Enable Interrupt)
 - 1 byte instruction
 - It is used to enable interrupt
- DI (Disable Interrupt)
 - 1 byte instruction
 - It is used to disable interrupt

Step 2: During the execution of program in 8085 microprocessor checks the INTR line during execution of all instructions

Step 3: If the INTR is high then interrupt is enabled, then ~~up~~ CPU completes current instruction and then disable interrupt flip flop and then sends INTA (Interrupt Acknowledgment). The processor cannot accept any interrupt request until the interrupt flip flop is enabled again.


Step 4: The INTA is used to insert RST instruction through ~~hard drive~~ external hardware

Step 5: When CPU receives RST instruction, it saves the memory address to next instruction on the stack.
 → Then program control gets transferred to new location on page 00H.

Step 6: After performing interrupt task, CPU again jumps to original program. That's subroutine is known as ISR (Interrupt Service Routine)

Step 7: The ISR should include EI at the beginning.

Step 8: At the end of ISR, RET instruction retrieves the memory address at original address.



* Hardware Interrupts in 8085, uP

Interrupt is a signal to the processor, generated by hardware/software indicating an immediate attention needed by an event.

5 hardware interrupts are there in 8085.

No.	Name	Priority	Vector Add.	Masking	Types of trigger
1	TRAP	Highest	0024H	NMI	edge & level
2	RST 7.5	↓	003CH		edge trigger
3	RST 6.5	↓	0034H	Maskable	
4	RST 5.5	↓	002CH		level trigger
5	INTR	Lowest	NVI Non vectored interrupt		

INSTRUCTION SET FOR 8085 UP

There are 5 groups of instructions:

(I) Data Transfer Instructions

→ These instructions are used to transfer data in between register to register and register to memory.

(II) MOV R₁, R₂ (transfer data from R₂ to R₁)

example: MOV A, B

If B = 20H

then, after execution

A = 20H

(2) MOV M, R (transfer register data to memory)

example: H = 30H

L = 40H

M = 3040H

B = 30H

After execution: MOV M, B

M → 3040H = 30H

(3) MOV R, M (transfer memory data to Register)

H = 40H

L = 60H

M = 4060H = 11H data

After execution MOV C, M

C = 11H

8 bit

(4) MVI R, data (8 bit) } It moves data into register R }

example: MVI B, 77H

After execution B = 77H

(5) MVI M, data (8 bit) } It transfers 8 bit data into memory }

example:

MVI M, 77H

HL = 13040H = 77H

(6) LXI SP, 8 bit data } Data is transferred to stack pointer }

example: LXI SP, 77H

SP → 2010H = 77H

(II) Arithmetic Instructions

(1) Addition

(a) ADD R } Addition with Acc. and result is stored in Accumulator }

$$A = A + R$$

(b) ADD M } Memory data is indicated by HL pair }

$$A = A + \text{data (8 bit)}$$

(d) ADC R

$$A = A + R + CY$$

(e) ADC M

$$A = A + M + CY$$

(f) ADC data (8 bit)

$$A = A + \text{data(8 bit)} + CY$$

(g) Subtraction

(a) SUB R

$$A = A - R$$

(b) SUB M

$$A = A - M$$

(c) SUI (8 bit data)

$$A = A - \text{8 bit data}$$

(d) SBB R

$$A = A - R - CY \quad (CY = \text{Borrow})$$

(e) SBB M

$$A = A - M - CY$$

(f) SBI (8 bit data)

$$A = A - \text{8 bit data} - CY$$

(3) Increment

(a) INR R

$$R = R + 1$$

(b) INR M

$$M = M + 1$$

(c) INX Rp

$$Rp = Rp + 1$$

 $(Rp = \text{Register pair data})$ (4) Decrement

(a) DCR R

$$R = R - 1$$

(b) DCR M

$$M = M - 1$$

(c) DCX Rp

$$Rp = Rp - 1$$

(5) Special Arithmetic Instructions

DAD Rp

$$HL = HL + Rp$$

~~.....~~

(III) Logical Instructions

(1) AND Operation

(a) ANA R

$$A = A \text{ AND } R$$

(b) ANA M

$$A = A \text{ AND } M$$

(c) ANI (8bit data)

$$A = A \text{ AND } 8\text{bit data}$$

(2) OR Operation

(a) ORA R

$$A = A \text{ OR } R$$

(b) ORA M

$$A = A \text{ OR } M$$

(c) ORI (8bit data)

$$A = A \text{ OR } 8\text{bit data}$$

(3) XOR operation

(a) XRA R

$$A = A \oplus R$$

(b) XRA M

$$A = A \oplus M$$

(c) XRA 8bit data

$$A = A \oplus 8\text{bit data}$$

(4) Comparison

(a) CMP R

{ Compare Acc. and Reg. }

A-R is performed if

 $A > R$, sub is +ve, CY=0, Z=0 $A < R$, sub is -ve, CY=1, Z=0 $A = R$, CY=0, Z=1

(b) CMP M

{ compare memory data with Acc. }

(c) CPI (8 bit)

(5) Rotate

(a) RLC

{ Rotate data left without carry }

(b) RRC

{ Rotating data right without carry }

(c) RAL

{ Rotating data left with carry }

(d) RAR

{ Rotating data right with carry }

(6) Special operation

(a) CMA

{ Complementing Acc. }

$$A = \bar{A}$$

(b) CMC

{ Complementing carry }

$$CY = \bar{C}$$

(c) STC

{ used to set carry }

$$CY = 1$$

(IV) Branching Instructions

Jump	Call	Return
- Unconditional JMP (Address)	- Unconditional CALL (Address)	- Unconditional RET (Address)
Conditional	Conditional	Conditional

Conditional Jump, Call, return.

Condition	Jump	Call	Return
Z=0	JNZ Addres	CNZ Add.	RNZ Add.
Z=1	JNZ JZ Add.	CZ Add.	RZ Add.
C=0	JNC JC Add.	CNC CC Add.	RNC Add.
C=1	JC Add.	CC Add.	RC Add.
P=1	JPE Add.	CPE Add.	RPE Add.
P=0	JPO Add.	CPO Add.	RPO Add.
S=0	JP Add.	CP Add.	RP Add.
S=1	JM JM Add.	CM Add.	RM Add.

Note:- (1) for call instruction

$$SP \rightarrow SP - 2$$

(2) for return instruction

$$SP \rightarrow SP + 2$$

(V) Special Instructions

(1) SPHL

copy HL register into stack pointer.

example: If $H = 25H$, $L = 35H$

After execution of SPHL

SP $\rightarrow 2535H$

Address

(2) PCHL

~~Copy~~ load program counter with HL pair.

example:

If $H = 01H$, $L = FFH$

After execution of PCHL

PC $\rightarrow 01FFH$

Address

(3) SHLD

Store HL pair direct

example: If $H = 01H$, $L = FFH$

After execution

if

SHLD $2050H$

$2050H \rightarrow L = FFH$

$2051H \rightarrow H = 01H$

(4) LHLD

Load HL pair direct.

example: If $2001 = 90H$

$2002 = 01H$

After execution

~~LHLD 2001H~~

After execution

LHLD 2001H

$\rightarrow L = 90H$

$H = 01 H$

(5) XTHL

exchange HL pair with top of stack

example: if $H = A2H$, $L = 57H$

$SP \rightarrow 2001H = 25H$

$2002H = 35H$

After execution of XTHL

$L = 25H$

and $SP \rightarrow 2001H = 57H$

$H = 35H$

$2002H = A2H$

(6) STC

→ set carry instruction

→ $CY = 1$

(7) NOP


→ No operation

→ It is utilized to provide delay.


(V) RIM & SIM Instruction

(1) RIM (Read Interrupt Mask)

- This is multipurpose instruction used to read the status of interrupts 7.5, 6.5, 5.5 and serial data input bit.
- This instruction loads eight bit data of accumulator with following interpretations :




→ If Accumulator data $A = 49H$, RIM



(2) SIM (Set Interrupt Mask)

- This instruction is used to implement interrupts (RST 7.5, 6.5 & 5.5) and serial data output.
- This instruction interrupts following data of accumulator.




→ example

MVI A, 0EH
SIM

0 0 0 0 1 1 1 0
SOD SDE X R7.5 MSE M7.5M6.5 M5.5

8085 Pin Configuration



→ Crystal input :- It is used to tune the internal frequency of 8085 μP.

→ RESET IN :- • It is active low signal.
• When signal on this pin is low for atleast 3 clocking cycles, it forces the ~~micro~~ microprocessor to reset itself.

→ RESET OUT

- It is an active high signal.
- The output on this pin goes high whenever RESET IN is given low signal.
- The output remains high as long as RESET IN is kept low.

→ SID (Serial Input Data)

- Store the bit at 8th position(MSB) of Accumulator.
- RIM (Read Interrupt Mask) instruction is used to transfer the bit.

→ SOD (Serial Output Data)

- Takes the bit from the 8th position (MSB) of Accumulator.
- ~~SIM~~ SIM (Set Interrupt Mask) instruction is used to transfer the bit.

* Note : Maskable Interrupts are those interrupts which can be enabled or disabled.

→ HOLD

It indicates that another device is requesting to use of the address and data bus. Having received HOLD request the MP relinquishes the use of the buses as soon as the current machine cycle is completed.

Internal processing may continue. After the removal of the HOLD signal the processor regains the bus.

→ HLDA

- UP uses this pin to acknowledge the receipt of HOLD signal.
- When HLDA signal goes high, address bus, data bus, RD, WR, IO/M pins are cut-off from external environment (tri-stated).