



Ques1 Implement a CMOS inverter driving capacitive loads of 10 fF, 50 fF, and 100 fF.


a) 10fF




b) 50 fF



c) 100fF



Ques2 Measure tpHL, tpLH, and dynamic power for each case.



For 10fF

Dynamic power for 10fF is 15.52 E-6

$$\text{tphl} = 73.7281\text{p} \quad \text{tplh} = \\ 59.2745\text{p}$$

For 50fF

Dynamic power for 50fF is 25.52 E-6

$$\text{tphl} = 866.837\text{p} \\ \text{tphl} = 878.307\text{p}$$


For 100fF

Dynamic power for 100fF is 15.52 E-6

$$\text{tphl} = 1.85424\text{n} \\ \text{tphl} = 1.7281\text{n}$$

Ques 3 Plot delay vs load capacitance.


CL (fF)	tp(ps)
10	66.5
50	872.57
100	1791.17



From this trend, we can say that Delay is directly proportional to Load Capacitance.

Ques 4 Plot power vs. load capacitance.

CL (fF)	Pdyn (μW)
10 50	5.10 25.52
100	51.04



From this trend, we can say that Dynamic Power is directly proportional to Load Capacitance.