
Hardware Assignment-3 Part-2 AES decryption operation

We took input of 128 bits for each component, and read RAM block 8 bits at a time.

Explanation of each sub-component


1. BRAM Instantiate



2. Inverse Mixed Columns

Galois Field Multiplication

Here, we implemented GF(2⁸) for specific row of inverse mix columns matrix and column input matrix.



0E	0B	0D	09
09	0E	0B	0D
0D	09	0E	0B
0B	0D	09	0E

8B	0C	68	DA
42	70	43	4E
6D	30	00	D7
D5	1F	8A	EE

63	F9	5B	6F
A2	AA	12	63
67	63	6A	23
D7	63	82	82


Here M_{00} = xtimes_0e(c_{00}) \oplus xtimes_0b(c_{01}) \oplus xtimes_0d(c_{02}) \oplus xtimes_09(c_{03}) and so on.

Where M is output matrix.

We chose to define polynomial $x^8 + x^4 + x^3 + x + 1$ as std_logic_vector 100011011, and took modulo after shifting and xor operations.

For example, for multiplication with x0e, i.e. 1110 (x^3+x^2+x), we xor'ed element shifted by 1, shifted by 2 and shifted by 3, then took the modulo with 9-bit polynomial.

-For Inverse Mixed Columns we finally combined all Galois field operations in one matrix



3. InvShiftRows




No shift for 0th row, shift last element to left for 1st row, shift last 2 elements to left for 2nd row, and shift last 3 elements to left for 3rd row.

For Inverse Shift Rows, we did not use muxes. We used logic_vector slicing and concatenation operator &.

4. Add Round Key

We simply xor'ed 128 bit input with round key.



5. Display unit

Since we are supposed to represent only ASCII characters 0-9 and A-F, blank space and for the rest, we considered hex values 20 (blank), 30-39 (0-9), and 41-46 (A-F).

Then, we created truth table for the same and implemented a, b, c, d, e, f, g for 7-segment decoder through if-else statements.


We used simultaneous 4 digit display from HW-2.

For scrolling, we implemented timing block to display each row of matrix for 1-2 s each (for simulation).

Design Decisions

1. For Inverse SubBytes, considering input file to be column major, we took input of 128 bits. For ROM file reading we extracted 8 bits at a time and address of 8 bits. The value is stored in array ram and ram_vector, and operations performed to yield output subbytes.

Inverse SubBytes (Reading from invsubbytes.coe)





- 2. Inverse Mixed Columns and
- 3. Inverse Shift Rows

For Inverse Mixed Columns, we created component galois for implementing Galois Field Arithmetic, for each column of input and row of inverse matrix.

(Reading from sample.coe)

This is bram_access.vhd






Here, ram_vector represents values read from initial .coe file, and ram_new_vector represents values read from updated .coe file after performing inverse mixed columns.

4. Add Round Key

								1,001,000
Name	Value	0.001000999994	5	0.001000 999996	S	0.001000 999998	s	0.0010016
> W c[127:0	54493665		544936656	873424b3141796	73317479			
> 👹 rou:0]	00695706		006957060	01a623958320a00	00011110d			
> 👹 o[127:0	54206163		542061636	8692 0 7269737365	73206574			
> 😻 bin:0]	54206163		542061636	8692 0 726973736	73206574			

5. Display ASCII on 7 segment (scrolling)



Name	Value	4.734760000000	s	4.734782000000	s 	4.73478400000) s	4.734786000000	 	4.734788000000	s	4.734790000000) s	4.734792000000	ıs
ill clka	1														ШШ
> 👹 dat0]	33f9206fa						33f920	fa2aa126367636	a23d7638220						
∨ W an1)	7			2											
₩ [4]	0														
14 [3]	1														
₩ [2]	1														
14 [1]	1														
ll a_m	0														
₩ b_m	0														
₩ c_m	0														
ill d_m	0														
⊯ e_m	0														
₩ f_m	0														
⊯ g_m	1														
¼ counter	40	100000000000000000000000000000000000000	XXXXXXXXXXXX	XXXXXXXXXXXX	XXXXXXXXXXX	000000000000000000000000000000000000000	XXXXXXXXXXXX	XXXXXXXXXXX	XXXXXXXXXX	XXXXXXXXXXX	XXXXXXXXXXX	XXXXXXXXXXXX	XXXXXXXXXX	XXXXXXXXXX	XXXXXX
¼ cycle	0							1							
> ₩ str[1:4]								"3"							
> № mux:0	0							0							
> ⊌ ma6]	"3							*3							
W N	1000000							10000000							

For FSM implementation:

For 128 bits:

We maintained count from 0 to 8 rounds and performed 0th round and last round (9th) differently.

We defined r_main register (array of length 8 (round) and width 640). For each operation, it stores at first the input (639 downto 512), then the round key xor result (511 downto 384), the inverse mixed columns operation result (383 downto 256), inverse shift rows operation (255 downto 128) and finally the inverse sub bytes operation (127 downto 0).

The DoneM, DoneS, DoneSh and DoneR signals store when each operation has been completed. The Done signal stores when final operations have been completed. It is only after this delay that the value enters the register.



For 256 bits:


We considered 2 blocks of 128 bits, and otherwise implemented the same procedure as for 128 bits.


However, for key register (2559 downto 0), we created 2 repeating blocks i.e. 2 times the size of the previous register.


We defined r_main register (array of length 8 (round) and width 1280). For each operation, it stores at first the input (1279 downto 1024), then the round key xor result (1023 downto 768), the inverse mixed columns operation result (767 downto 512), inverse shift rows operation (511 downto 255) and finally the inverse sub bytes operation (255 downto 0).




Schematic:








For 8 rounds, State machine:





Done = 1, M = 0

We maintained signal cur_state and next_state, wherein cur_state is updated to next state at each clock cycle and when Done=1.

Resource Utilisation:







Primitives

Ref Name	Used	Functional Category
FDRE	1555	Flop & Latch
LUT6	1466	LUT
RAMS32	640	Distributed Memory
LUT2	607	LUT
LUT4	586	LUT
LUT3	493	LUT
MUXF7	304	MuxFx
LUT5	250	LUT
CARRY4	187	CarryLogic
LDCE	112	Flop & Latch
MUXF8	104	MuxFx
LUT1	69	LUT
OBUF	11	10
FDSE	9	Flop & Latch
RAMB18E1	2	Block Memory
IBUF	1	10
BUFG	1	Clock