CSE 675.02: Introduction to Computer Architecture

# Designing MIPS Processor (Single-Cycle)

Presentation G

Reading Assignment: 5.1-5.4


Slides by Gojko Babić

### Introduction


- We're now ready to look at an implementation of the system that includes MIPS processor and memory.
- The design will include support for execution of only:
  - memory-reference instructions: Iw & sw,
  - arithmetic-logical instructions: add, sub, and, or, slt & nor,
  - control flow instructions: beq & j,
  - exception handling: illegal instruction & overflow.
- But that design will provide us with principles, so many more instructions could be easily added such as: addu, lb, lbu, lui, addi, adiu, sltu, slti, andi, ori, xor, xori, jal, jr, jalr, bne, beqz, bgtz, bltz, nop, mfhi, mflo, mfepc, mfco, lwc1, swc1, etc.

# **Single Cycle Design**

- We will first design a simpler processor that executes each instruction in only one clock cycle time.
- This is not efficient from performance point of view, since:
  - a clock cycle time (i.e. clock rate) must be chosen such that the longest instruction can be executed in one clock cycle and
  - that makes shorter instructions execute in one unnecessarily long cycle.
- Additionally, no resource in the design may be used more than once per instruction, thus some resources will be duplicated.
- The singe cycle design will require:
  - two memories (instruction and data),
  - two additional adders.




# **Abstract /Simplified View (1st look)**



- · This generic implementation:
  - uses the program counter (PC) to supply instruction address,
  - gets the instruction from memory,
  - reads registers,
  - uses the instruction opcode to decide exactly what to do.  $_{\scriptscriptstyle{5}}$


# **Abstract /Simplified View (2<sup>nd</sup> look)**




- PC is incremented by 4 by most instructions, and 4 + 4xoffset by branch instructions.
- Jump instructions change PC differently (not shown).


# **Our Implementation**


- An edge triggered methodology
- Typical execution:
  - read contents of some state elements at the beginning of the clock cycle,
  - send values through some combinational logic,
  - write results to one or more state elements at the end of the clock cycle.





• An edge triggered methodology allows a state element to be read and written in the same clock cycle.























Truth table for (Main) Control Offic										
	Input	Output								
				Memto-	Reg	Mem	Mem			
	Op-code	RegDst	ALUSrc	Reg	Write	Read	Write	Branch	ALUOp1	ALUp0
R-type	000000	1	0	0	1	d	0	0	1	0
lw	100011	0	1	1	1	1	0	0	0	0
sw	101011	d	1	d	0	0	1	0	0	0
beq	000100	d	0	d	0	d	0	1	0	1


Truth Table for (Main) Control Unit

- ALUOp[1-0] = 00 → signal to ALU Control unit for ALU to perform add function, i.e. set Ainvert = 0, Binvert=0 and Operation=10
- ALUOp[1-0] = 01 → signal to ALU Control unit for ALU to perform subtract function, i.e. set Ainvert = 0, Binvert=1 and Operation=10
- ALUOp[1-0] = 10 → signal to ALU Control unit to look at bits I<sub>[5-0]</sub> and based on its pattern to set Ainvert, Binvert and Operation so that ALU performs appropriate function, i.e. add, sub, slt, and, or & nor









## **Cycle Time Calculation**

- Let us assume that the only delays introduced are by the following tasks:
  - Memory access (read and write time = 3 nsec)
  - Register file access (read and write time = 1 nsec)
  - ALU to perform function (= 2 nsec)
- Under those assumption here are instruction execution times:

```
Instr
                  Reg
                           ALU
                                     Data
                                                 Rea
        fetch
                  read
                           oper
                                   memory
                                                 write
                                                          Total
         3 +
                                                      = 7 nsec
R-type
lw
                                                      = 10 \text{ nsec}
                                                      = 9 \, \text{nsec}
SW
branch
                                                      = 6 \text{ nsec}
                                                      = 3 \, \text{nsec}
jump
```

 Thus a clock cycle time has to be 10nsec, and clock rate = 1/10 nsec = 100MHz

g. babic Presentation G 21

### **Single Cycle Processor: Conclusion**

- · Single Cycle Problems:
  - what if we had a more complicated instruction like floating point?
  - a clock cycle would be much longer,
  - thus for shorter and more often used instructions, such as add & lw, wasteful of time.
- · One Solution:
  - use a "smaller" cycle time, and
  - have different instructions take different numbers of cycles.
- And that is a "multi-cycle" processor.