	Page: 27	/51 Table 3-1 Corte	x-M0+ instruction summary	(continued)
	Operation	Description	Assembler	Cycles
	Logical	AND	ANDS Rd, Rd, Rm	1
add the	S	Exclusive OR	EORS Rd, Rd, Rm	1
nstructio	ons n RP2040	OR	ORRS Rd, Rd, Rm	1
S suffix.		Bit clear	BICS Rd, Rd, Rm	1
orted in ode.		Move NOT	MVNS Rd, Rm	1
oue.		AND test	TST Rn, Rm	1

Page: 27	751 Table 3-1 Cortex-M0+ in	nstruction summary	y (continued)	
Operation	Description	Assembler	Cycles	
Shift	Logical shift left by immediate	LSLS Rd, Rm, # <shift></shift>	1	
ie S	Logical shift left by register	LSLS Rd, Rd, Rs	1	
etions	Logical shift right by immediate	LSRS Rd, Rm, # <shift></shift>	1	
on RP2040 x.	Logical shift right by register	LSRS Rd, Rd, Rs	1	
n	Arithmetic shift right	ASRS Rd, Rm, # <shift></shift>	1	
	Arithmetic shift right by register	ASRS Rd, Rd, Rs	1	
Rotate	Rotate right by register	RORS Rd, Rd, Rs	1	

Subtract	Lo and Lo	SUBS Rd, Rn, Rm	1
	3-bit immediate	SUBS Rd, Rn, # <imm></imm>	1
	8-bit immediate	SUBS Rd, Rd, # <i mm=""></i>	1
	With carry	SBCS Rd, Rd, Rm	1
	Immediate from SP	SUB SP, SP, # <imm></imm>	1
	Negate	RSBS Rd, Rn, #0	1
Multiply	Multiply	MULS Rd, Rm, Rd	1 or 32

<pre>Syntax: <instruction>{<cond>}{S} Rd, Rn, N</cond></instruction></pre>						
	ADC	add two 32-bit values and carry	Rd = Rn + N + carry			
	ADD	add two 32-bit values	Rd = Rn + N			
	RSB	reverse subtract of two 32-bit values	Rd = N - Rn			
	RSC	reverse subtract with carry of two 32-bit values	Rd = N - Rn - !(carry flag)			
	SBC	subtract with carry of two 32-bit values	Rd = Rn - N - !(carry flag)			
	SUB	subtract two 32-bit values	Rd = Rn - N			

Condition Code	Interpretation	Status Flag State
EQ	Equal / equals zero	Z set
NE	Not equal	Z clear
CS / HS	Carry set / unsigned higher or same	C set
CC/LO	Carry clear / unsigned lower	C clear
MI	Minus / negative	N set
PL	Plus / positive or zero	N clear
VS	Overflow	V set
VC	No overflow	V clear
HI	Unsigned higher	C set and Z clear
LS	Unsigned lower or same	C clear or Z set
GE	Signed greater than or equal	N equals V
LT	Signed less than	N is not equal to V
GT	Signed greater than	Z clear and N equals V
LE	Signed less than or equal	Z set or N is not equal to V
AL	Always (optional)	Any

Operation	Description	Assembler	Cycles
Move	8-bit immediate	MOVS Rd, # <imm></imm>	1
	Lo to Lo	MOVS Rd, Rm	1
	Any to Any	MOV Rd, Rm	1
	Any to PC	MOV PC, Rm	2
Add	3-bit immediate	ADDS Rd, Rn, # <imm></imm>	1
S suffix	All registers Lo	ADDS Rd, Rn, Rm	1
uctions. d for	Any to Any	ADD Rd, Rd, Rm	1
e instructions	Any to PC	ADD PC, PC, Rm	2
ffix	8-bit immediate	ADDS Rd, Rd, # <imm></imm>	1
	With carry	ADCS Rd, Rd, Rm	1
	Immediate to SP	ADD SP, SP, # <imm></imm>	1
	Form address from SP	ADD Rd, SP, # <imm></imm>	1
	Form address from PC	ADR Rd, < label>	1

54	7.00	N 0.58 19	16 ASS SES	
Branch	Conditional	B <cc> <label></label></cc>	1 or 2e	
ge: 28/51	Unconditional	B <label></label>	2	
cycles if the	With link	BL <label></label>	3	CALL THE PROPERTY SERVICES
ch is taken, cycle if	With exchange	BX Rm	2	Compare
taken.	With link and exchange	BLX Rm	2	ı ge : 26/51
Transfer to the Sec	LOUGH FOR MANUAL SECTION AND S	ELLER COLORS BY MANAGEMENT -		ige. 20/31

Compare Compare CMP Rn, Rm 1

e: 26/51 Negative CMN Rn, Rm 1

Immediate CMP Rn, #<imm> 1