Skip to content
The root repo for lowRISC project and FPGA demos.
SystemVerilog Makefile Scala C++ Python C Other
Branch: master
Clone or download
Pull request Compare This branch is even with lowRISC:master.
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
chisel @ 4d1d1dc
context-dependent-environments @ 2c601e0
fpga @ 2691865
hardfloat @ b7644fa
jenkins
junctions @ dba4204
minion_subsystem @ 4de5f88
opensocdebug
project
riscv-tools @ d86cf0e
rocket @ 8c5ffea
socip @ 76be049
src
uncore @ 0295db2
unitest
vcs
vsim
.gitignore
.gitmodules
.travis.yml
CONTRIBUTORS
LICENSE.Berkeley
LICENSE.Cambridge
Makefrag
Makefrag-build
README.md
sbt-launch.jar
set_env.sh

README.md

lowRISC chip

The root git repo for lowRISC development and FPGA demos.

master status: master build status

update status: update build status

dev status: dev build status

Current version: Release version 0.4 (05-2017) --- lowRISC with tagged memory and minion core

To download the repo:

git clone -b minion-v0.4 --recursive https://github.com/lowrisc/lowrisc-chip.git

For the previous release:

################
# Version 0.3: lowRISC with a trace debugger (07-2016)
################
git clone -b debug-v0.3 --recursive https://github.com/lowrisc/lowrisc-chip.git

################
# Version 0.2: untethered lowRISC (12-2015)
################
git clone -b untether-v0.2 --recursive https://github.com/lowrisc/lowrisc-chip.git

################
# Version 0.1: tagged memory (04-2015)
################
git clone -b tagged-memory-v0.1 --recursive https://github.com/lowrisc/lowrisc-chip.git

traffic statistics

You can’t perform that action at this time.