

Compilers

Introduction to Code Generation

We focus on generating code for a stack machine with accumulator

- We want to run the resulting code on a real machine
 - e.g., the MIPS processor (or simulator)

We simulate stack machine instructions using MIPS instructions and registers

- The accumulator is kept in MIPS register \$a0
- The stack is kept in memory
 - The stack grows towards lower addresses
 - Standard convention on MIPS

- The address of the next location on the stack is kept in MIPS register \$\frac{\\$5p}{\\$5p}\$
 - The top of the stack is at address $\frac{$sp + 4}{}$

MIPS architecture

- Prototypical Reduced Instruction Set Computer (RISC)
- Most operations use registers for operands & results
- Use load & store instructions to use values in memory
- 32 general purpose registers (32 bits each)
 - We use \$sp, \$a0 and \$t1 (a temporary register)
- Read the SPIM documentation for details

- #
- Iw reg₁ offset(reg₂)
 - Load 32-bit word from address reg₂ + offset into reg₁
- add reg₁ reg₂ reg₃
 - $reg_1 \leftarrow reg_2 + reg_3$
- <u>sw</u> reg₁ <u>offset(reg₂)</u>
 - Store 32-bit word in reg₁ at address reg₂ + offset
- addiu reg₁ reg₂ imm
 - $reg_1 \leftarrow reg_2 + imm$
 - "u" means overflow is not checked
- li reg imm
 - reg ← imm

The stack-machine code for 7 + 5 in MIPS:

```
acc \leftarrow 7
li $a0 7

push acc
sw $a0 0($sp)

addiu $sp $sp -4

acc \leftarrow 5
li $a0 5

acc \leftarrow acc + top_of_stack
lw $t1 4($sp)

add $a0 $a0 $t1

pop
addiu $sp $sp 4
```