## $HW4\_Report$

## 林炫廷 111550087

August 12, 2023

## 1. Describe the input fields of each pipeline register Ans:

register	input field		
IFID	instruction		
IDEX	9 bit control signal(including 3 bits op code) RSdata RTdata sign-extend		
	rt		
	rd		
	shift amount		
	function code		
EXMEM	4 bit control signal		
	result of ALU RTdata		
	the destination of writeback		
MEMWB	the signal of MemToReg and RegWrite		
	read data from data memory		
	RTdata the destination of writeback		

2. Explain your control signals in the sixth cycle (both test data test\_1.txt and test\_2.txt are needed) Ans:

${ m Te}$	$\operatorname{st1}$	${f Test 2}$		
RegWrite	0	RegWrite	1	
ALUSrc	1	ALUSrc	1	
RegDst	0	RegDst	0	
ALUOp	010(RType)	ALUOp	011(addi)	
func	0000(and)	func	0010(add)	
MemWrite	0	MemWrite	0	
MemRead	0	MemRead	0	
MemToReg	0	MemToReg	0	