



Introduction to Verilog


Chien-Ming Wu
TSRI, NARL, Taiwan, R.O.C.
Lan-Da Van
Department of Computer Science
National Yang Ming Chiao Tung University
Taiwan, R.O.C.
Fall, 2023





設計流程 (Design Flow)















Verilog History (from Wikipedia)

- ◆ Verilog HDL是一種硬體描述語言(hardware description language),為 了製作數位電路而用來描述ASICs和FPGA的設計之用。
- 1995年,Verilog被提交到IEEE併成為IEEE 1364-1995標準。我們通常 稱這一標準為Verilog-95。
- ◆ 2001年,提交了一個改善Verilog-95標準缺陷的新的標準。這一擴展版 本成為了IEEE1364-2001標準,也就是Verilog-2001。













Gate (Structural)

- The structural level in Verilog is appropriate for <u>small</u> <u>components</u> such as ASIC and FPGA cells.
 - Verilog has <u>built-in primitives</u>, such as the AND gate, that describe basic logic functions. (用內建的**邏輯閘(and, or …)**描述電路)
 - You can describe your own User Defined Primitives (UDPs).
 - The resulting netlist from synthesis is often purely structural, but you can also use structural modeling for glue logic.
- The function of the following structural model is represented in Verilog primitives, or gates. It also contains propagation delays:

```
module twomux (out, a,b,sl);
input a,b,sl;
output out;

not ul (nsl, sl);
and #1 u2 (sela, a, nsl);
and #1 u3 (selb, b, sl);
or #2 u4 (out, sela, selb);
endmodule
```









Dataflow


Mat 2

◆ Describe the algorithm in terms of logical data flow. (描述電路中暫存器值資料流動方式)

```
module mux2_1 (out, a, b, sel);
output out;
input a, b, sel;
assign out = (a&~sel) | (b&sel);
// or assign out = (sel == 0) ? a :
endmodule
```










Behavioral

- Describe the algorithm without concern for the actual logic required to implement it.
- The behavior of the following MUX is: always, at any change in signals a or b or sl, if sl is 0 pass the value of a to out, else pass the value of b to out.

```
module muxtwo (out, a, b, sl);
input a,b,sl;
output out; reg out;
always @(sl or a or b)
    if (!sl)
       out = a;
    else
       out = b;
endmodule
```



- In a behavioral model, the function of the logic is modeled using high level language constructs, such as @, while, wait, if and case.
- Test benches, or test fixtures, are typically modeled at the behavioral level. All behavioral constructs are legal for test benches.



DataFlow/Behavioral/Structural

Mat 2

Data Flow Modeling

```
module DF_AND (in1, in2, Out)
```

```
input in1, in2;
output Out;
wrie Out;
```

```
assign Out = in1 \& in2;
```

and a1(Out, in1, in2);

endmodule

Gate/structural Modeling

Behavioral Modeling

```
module Beh_AND (in1, in2, Out)
```

```
input in1, in2;
output Out;
reg Out;
```

always @ (in1 or in2)
begin
Out = in1 & in2
end

endmodule



Lexical Conventions in Verilog




Key Language Features: Verilog Module (1/2)

Mat 2

(1) Verilog Module

◆ 模組(module)是組成一個電路的基本單位







Key Language Features: Verilog Module (2/2)


Mat 2

(1) Verilog Module

- Modules are the <u>basic building blocks</u> in the design hierarchy.
- You place the <u>descriptions of the logic</u> being modeled <u>inside modules</u>.
- Modules can represent:
 - A physical block such as an IC or ASIC cell
 - A logical block such as the ALU portion of a CPU design
 - The complete system
- Every module description starts with the keyword module, has a name (SN74LS74, DFF, ALU, etc.), and ends with the keyword endmodule
- Modules define a new scope (level of hierarchy) in Verilog.
- Example is shown as below :









Key Language Features: Module Ports

Mat 2


(2) Module Ports


- Modules communicate with the outside world through ports.
- Module ports are equivalent to the pins in hardware.
- You list a module's ports in parentheses "()" after the module name.


You declare ports to be input, output, or inout (bidirectional) in the

module description.

DFF Example:










4-Value Logic System in Verilog

Mat 2

The Verilog HDL value set consists of four basic values :



- The <u>"unknown"</u> logic value in Verilog is <u>not the same</u> as <u>"don't care"</u>. It represents a situation where the value of a node <u>cannot be predicted</u>. In real hardware, this node will most be at either 1 or 0.
- When the Z value is present at the input of a gate, or when it is encountered in an expression, the effect is usually the same as an x value.



Integer Constants

Mat 2

In Verilog, **constant** values (literals) can be <u>integers</u> or <u>reals</u>.

Integers can be sized or unsized. Sized integers are represented as <size>'<base><value>

- <size> is the size in bits.
- <base> can be b(binary), o(octal), d(decimal), or h(hexadecimal).
- <value> is any legal number in the selected base, including x and z bits.
- Underscores(_) in number are ignored (4'b10_11 = 4'b1011)
 - Underscores(_) can be put anywhere in a constant number, except the beginning, to <u>improve readability</u>.
- Unsized integers default to 32bits (Ex: c='ha5; This is a 32bits hexadecimal, c=a5)
- The base <u>default to decimal</u>
- ◈ The base and value fields are case insensitive (Ex: Decimal (d or D都可以))
- Example:

■ 8'b1001_0011 is a 8-bits binary number

is a 3-bits binary number with the LSB unknown

659 is a decimal number

is a hexadeciml number

'h837FF



Identifiers

Mat 2

- An identifier is used to given an object, such as a <u>register</u> or a <u>module</u> a <u>name</u> so that it can be referenced from other places in a description.
- An identifier shall be any sequence of <u>letters</u> (a-z, A-Z), <u>digits</u> (0-9), <u>dollar signs</u> '\$', and <u>underscore characters</u> '_'.
- The first character of an identifier shall be a <u>letter</u> or an <u>underscore character</u>.
- The first character must not be a digit or \$
- Identifiers can be up to 1023 characters long.
- Names of modules, ports, and instances are identifiers.


```
module MUX2_1 (out,a,b,sel);
output out
input a,b,sel;
not not1 (sel_,sel);
and and1 (al,a,sel_);
and and2 (b1,b,sel);
or or1 (out,al,b1);
endmodule
```

Example of illegal identifiers:

- 34net
- a*b_net

Verilog Identifiers

n@238






Special Language Tokens: \$



System Tasks and Functions

\$<identifier>

- The '\$' sign denotes Verilog system tasks and functions.
- A number of system tasks and functions are available to perform different operations, such as:
 - Finding the current simulation time (\$time))
 - Displaying/monitoring the values of the signal (\$display, \$monitor)
 - Stopping the simulation (\$stop)
 - Finishing the simulation (\$finish) \$monitor (time, "a = %b, b = %h", a, b);





Special Language Tokens:

Mat 2

Delay Specification

- The pound sign (#) character denotes the delay specification for procedural statements, and for gate instances but not module instances.
- The # delay for gate instances is referred to by many names, including gate delay, propagation delay, intrinsic delay, and intraobject delay.

```
module MUX2_1 (out, a, b, sel);
output out;
input a, b, sel;
not #1 not1(sel_,sel);
and #2 and1(a1,a,sel_);
and #2 and2(b1,b,sel);
or #1 or1(out,a1,b1);
endmodule
```





Data Types

Mat 2

Nets

- Represent physical connection between devices (default = z)
- Verilog <u>automatically propagates a new value onto a net when the drivers on the net change value</u>. (不斷被驅動 => 改變它的內含值)
- Value is that of its drivers such as a <u>continuous assignment (data flow modeling)</u>or a <u>gate</u>

```
wire [MSB:LSB] DAT; // vector wire
wire RDY, START;
wire [2:0] ADDR;
```

Registers

- Represent <u>a variable that can hold a value</u>. (default = x). (reg表示<u>資</u> 料儲存,除非給定新的數值,否則數值會一直維持。)
- They are used in <u>procedural blocks</u> (<u>behavioral modeling</u>).

```
reg A, B, C;  // 1-bit scalars
reg [0:3] STRANGE;
reg [0:7] QBUS;
```



Structural Modeling



Structural Modeling

Mat 2

- A structural model in Verilog represents a schematic.
- A structural model is created <u>using existing components</u>.

When you use components to create another model, you create

```
instances of these components.

module MUX4x1(Z, D0, D1, D2, D3, S0, S1)

output Z;

input D0, D1, D2, D3, S0,S1;
```

and (T0, D0, S0_, S1_), (T1, D1, S0_, S1), (T2, D2, S0, S1_), (T3, D3, S0, S1);

not (S0_,S0), (S1_,S1); or (Z, T0, T1, T2, T3);

endmodule


module rs_latch (y, yb, r, s);


output y, yb; input r, s;

nor n1(y, r, yb);

nor n2(yb, s, y);

endmodule







Verilog Expressions and Operators



Verilog Expressions

Mat 2

- An expression is a construct that combines operands with operators to produce a result that is a function of the values of the operands and the semantic meaning of the operator.
- An operand can be one of the following:
 - Number (including real)
 - net, net bit-select, net part-select.
 - register, integer, time, register bit-select, register part-select.
 - memory element
 - A call to a user-defined function or system-defined <u>function</u> that returns any of the value.

Example:

- real a, b, c;c = a + b; // a and b are real operands
- reg_out = reg1[3:0] + reg2[3:0] // reg1[3:0], reg2[3:0] are part-select register operands
- ret_value = calculate_parity (A, B) // calculate_parity is user-defined function




Operator Types

Mat 2

- The following table shows the operators in Verilog, in order of precedence.
- Note that "and" operators always have higher precedence than "or" operators of the same type.

| Type of Operators | Symbols | Highest |
|---------------------------------|----------------|------------|
| Concatenate & Replicate (連接運算子) | { } {{ }} | † |
| Unary (精簡運算子) | ! ~ & ^ | |
| Arithmetic (算數運算子) | ** * / % + - | |
| Logical shift (位移運算子) | <<< >>> << >>> | Precedence |
| Relational (關係運算子) | > < >= <= | |
| Equality (等於運算子) | == !== !== | |
| Binary bit-wise (位元邏輯運算子) | & ^ ~^ | |
| Binary logical (邏輯運算子) | && | |
| Conditional (條件運算子) | ?: | Lowest |




a < b-1 && c != d || e == f worse (a < b-1) && (c != d) || (e == f) better



Concatenation and Replication Operators

♦ { } concatenatio
Ex. a = {b, c};
MSB LSB
b[2:0]
a[5:0]

{{ }} replication
Ex. a = {2{c}};



```
a[4:0] = \{b[3:0], 1'b0\}; a = b << 1; {a, b[3:0], c, 2'b01} = {a, b[3], b[2], b[1], b[0], c, 1'b0, 1'b1} {a, {3{a, b}}, b} = {a, a, b, a, b, a, b, b}
```






Unary Reduction Operators

| & | and |
|----|------|
| I | or |
| ٨ | xor |
| ~^ | xnor |
| ^~ | xnor |

- Reduction operators perform a <u>bit-</u> <u>wise operation</u> on all the bits of a <u>single operand</u>.
- The result is always 1'b1,1'b0 or 1'bx.

```
module reduction();
reg val;
reg [3:0] rega, regb;
initial begin
    rega = 4'b0100;
    regb = 4'b1111;
end
initial fork
    #10 \text{ val} = \& \text{rega}; // \text{val} = 0
    #20 val = |rega; // val = 1
    #30 val = &regb; // val = 1
    #40 \text{ val} = |\text{regb}; // \text{val} = 1
    \#60 \text{ val} = \text{regb} ; 	 // \text{val} = 0
    #70 \text{ val} = \sim |\text{rega}; // (\text{nor}) \text{ val} = 0
    #80 \text{ val} = \text{-}\&\text{rega}; // (\text{nand}) \text{ val} = 1
    #90 val = \rega && &regb; // val = 1
    #99 $finish;
join
endmodule
```





Arithmetic Operators

- + add
- subtract
- * multiply
- / divide
- % modulus
- ** exponent (power) (verilog-2001)
- An assignment of a negative result to a <u>reg</u> or <u>other unsigned variable</u> uses the <u>2</u>'s complement.
- If any bit of any operand is unknown(x) or tristate(z), the result is simply unknown(x).
- In integer division, the <u>remainder is</u> <u>discarded</u>.

```
module arithops ();
integer ans, int;
parameter five = 5;
reg [3:0] rega, regb;
reg [3:0] num;
initial begin
     rega = 3;
     regb = 4'b1010;
     int = -3;
end
initial fork
     #10 ans = five * int;
                                           // ans = -15
                                           // ans = 1
     #20 \text{ ans} = (\text{int} + 5)/2;
                                          // ans = -1
     #30 ans = five/int:
     #40 \text{ num} = \text{rega} + \text{regb};
                                           // \text{ num} = 1101
     #50 \text{ num} = \text{rega} + 1;
                                           // \text{ num} = 0100
     #60 \text{ num} = \text{int}:
                                           // \text{ num} = 1101
                                                       (2補數)
     #70 num = regb % rega;
                                           // num = 1
     #80 \text{ ans} = 2**3
                                          // ans = 8
     #90 $finish;
join
endmodule
                                                26
```





Shift Operators

- shift right >> shift left <<
- >>> arithmetic shift right (verilog-2001)
- <<< arithmetic shift left (verilog-2001)</pre>
- ♦ a << n</p>
 - a shift left n bits, and fills in zero bits
- b >> n
 - b shift right n bits, and fills in zero bits
- C <<< n</p>
 - c shift left n bits, and fills in zero bits
- ♦ d >>> n
 - d shift right n bits, and fills in signed bits
- Shift operators perform left or right bit shifts to the first operand.
- The <u>second operand</u> is treated as unsigned.
- If the second operand has unknown or tristate bits, the result is unknown.


```
module shift ();
reg [5:0] numa, numb, numc, numd, nume;
reg [3:0] rega;
reg signed [3:0] regb;
initial begin
   rega = 4'b1011;
   regb = 4'b1101;
end
initial begin
   #10 numa = rega << 2; // rega = 1 0 1 1
                          // numa= 1 0 1 1 0 0
   #20 numb = rega >> 3; // rega = 1 0 1 1
                          // numb= 0 0 0 0 0 1
   #30 numc = regb <<< 1; // regb = 1 1 0 1
                          // numc= 1 1 1 0 1 0
   #40 numd = regb >>> 2; // regb = 1 1 0 1
                          // numd= 1 1 1 1 1 1
   #50 nume = regb >> 2; // regb = 1 1 0 1
                          // nume= 0 0 1 1 1 1
#300 $finish;
end
endmodule
```

Relational Operators

- > greater than
- < less than
- >= greater than or equal
- <= less than or equal</pre>
- The result is always 1'b1,1'b0 or 1'bx.
- Note: <u>relational operations</u> have lower precedence than <u>arithmetic</u> <u>operations</u>.

$$size - (1 < a)$$

 $size - 1 < a$ different expression



```
module relationals ();
reg [3:0] rega, regb, regc;
reg val;
initial begin
    rega = 4'b0011; // 3
    regb = 4'b1010; // 10
    regc = 4'b0x10;
end
initial fork
    #10 \text{ val} = \text{regc} > \text{rega}; // \text{val} = x
    #20 \text{ val} = \text{regb} < \text{rega}; // \text{val} = 0
    #30 val = regb >= rega; // val = 1
    #40 val = regb > regc; // val = 1
    #50 $finish;
join
endmodule
```



Equality Operators (1/3)


Mat 2

== logical equality
!= logical inequality

The result is always 1'b1,1'b0 or 1'bx

| == | 0 | 1 | Х | z |
|----|---|---|---|---|
| 0 | 1 | 0 | х | х |
| 1 | 0 | 1 | х | х |
| х | х | х | х | х |
| Z | х | х | х | х |

```
module equalities1();
reg [3:0] rega, regb, regc;
reg val;
initial begin
    rega = 4'b0011; // 3
    regb = 4'b1010; // 10
    regc = 4'b1x10;
end
initial fork
    #10 \text{ val} = \text{rega} == \text{regb}; // \text{val} = 0
    #20 val = rega != regc; // val = 1
    #30 \text{ val} = \text{regb} != \text{regc}; // \text{val} = x
    #40 \text{ val} = \text{regc} == \text{regc}; // \text{val} = x
    #50 $finish;
join
endmodule
```





Equality Operators (2/3)


Mat 2

=== identity (case equality)
!== nonidentity (case inequality)

The result is always 1'b1 or 1'b0

| === | 0 | 1 | Х | z |
|-----|---|---|---|---|
| 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| х | 0 | 0 | 1 | 0 |
| Z | 0 | 0 | 0 | 1 |

```
module equalities2();
reg [3:0] rega, regb, regc;
reg val;
initial begin
   rega = 4'b0011; // 3
   regb = 4'b1010; // 10
   regc = 4'b1x10;
end
Initial fork
   #10 val = rega === regb; // val = 0
   #20 val = rega !== regc; // val = 1
   #30 val = regb !== regc; // val = 1
   #40 val = regc === regc; // val = 1
   #50 $finish;
join
endmodule
```





Equality Operators (3/3)

- = is the assignment operator. It copies the value of the RHS of the expression to the LHS.
- == is the <u>logical</u> equality operator
 - Which the logical equality operator, an X in either of the operand is logicality unknown.
- === is the <u>case</u> equality operator
 - With the case equality operator, the result can still evaluate to true (1) or false (0) when x or z values are present in the operands.

| == | 0 | 1 | Х | z |
|----|---|---|---|---|
| 0 | 1 | 0 | х | х |
| 1 | 0 | 1 | х | х |
| х | х | х | х | х |
| z | х | х | х | х |

| === | 0 | 1 | х | z |
|-----|---|---|---|---|
| 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| х | 0 | 0 | 1 | 0 |
| Z | 0 | 0 | 0 | 1 |

- 2'b0x === 2'b1x evaluates to 0, because they are not equal.
- 2'b1x == 2'b1x evaluates to 1'bx, because they may or may not be equal.



Bit-Wise Operators

Mat 2

- ~ not
- & and
- or
- ^ xor
- ~^ xnor
- ^~ xnor
- Bit-wise binary operators perform bit-wise manipulations on two operands. They compare each bit in one operand with its corresponding bit in the other operand to calculate each bit for the result.
- Because you can declare the operands to be of different sizes, the <u>smaller</u> operand is <u>zero-</u> <u>extended</u> to the size of the larger operand <u>during the operation</u>.

Note: <u>Unknown bits in an operand do not</u>

<u>necessarily lead to unknown bits in the result</u>.

For example, at time 50 above, the unknown bit in *regc* is ORed with a 1 in *regb*, resulting in a 1.

```
module bitwise ();
reg [3:0] rega, regb, regc;
reg [3:0] num;
initial begin
   rega = 4'b1001;
   regb = 4'b1010;
   regc = 4'b11x0;
end
initial fork
#10 num = rega & 0; // num = 0000
#20 num = rega & regb; // num = 1000
#30 num = rega | regb; // num = 1011
#40 num = regb & regc; // num = 10x0
#50 num = regb | regc; // num = 1110
#60 $finish;
join
endmodule
                                 32
```



Logical Operators (Binary)

Mat 2

! not && and || or

- The result of a logical operation is always1'b0, 1'b1 or 1'bx.
- Logical binary operators operate on logic values. If an operand contains all zeroes, it is false (logic 0). If it contains any ones, it is true (logic 1). If it is unknown (contains only zeroes and/or unknown bits), its logical value is ambiguous.
- The logical negation operator reduces an operand to its logical inverse. For example, if an operand contains all zeroes, it is false (logic 0), so its inverse is true (logic 1).

```
module logical ();
parameter five = 5;
reg ans;
reg [3:0] rega, regb, regc;
Initial begin
   rega = 4'b0011;
   regb = 4'b10xz;
   regc = 4'b0z0x;
end
initial fork
   #10 ans = rega && 0; // ans = 0
   #20 ans = rega || 0; // ans = 1
   #30 ans = rega && five; // ans = 1
   #40 ans = regb && rega; // ans = 1
   #50 ans = regc || 0;
                            // ans = X
   #60 $finish;
join
endmodule
                                  33
```

Note

Mat 2

$$a = 1011$$

 $b = 0010$

bit-wise unary reduction logical $a \mid b = 1011 \qquad |a = 1 \qquad a \mid b = 1$ $a \& b = 0010 \qquad \& a = 0 \qquad a \&\& b = 1$






Logical Versus Bit-Wise Negation

- logical (not)
- bit-wise (not)
- The logical negation will return 1'b0, 1'b1, or 1'bx.
- Bit-wise negation returns a value with the same number of bits that are in the operand.

```
module negation();
reg [3:0] rega, regb;
reg [3:0] bit;
reg log;
initial begin
   rega = 4'b1011;
   regb = 4'b0000;
end
initial fork
   #10 bit = \simrega; // num = 0100
   #20 bit = ~regb; // num = 1111
   #30 log = !rega; // num = 0
   #40 log = !regb; // num = 1
   #50 $finish;
join
endmodule
                               35
```






Conditional Operator (1/2)

Mat 2

- The syntax for the conditional operator is :
 - <LHS> = <condition> ? <true_expression> :
 <false_expression>;
- This can be read as :
 - If condition is TRUE,
 then LHS = true_expression, else LHS = false_expression.
- If the <u>condition</u> is <u>unknown</u>, and the true_expression and false_expression are not equal, the <u>output</u> is <u>unknown</u>.
 - if sel is 0 then out is set equal to a, if sel is 1 then out is set equal to b, if sel is unknown, a is 0, and b is 0, then out is set equal to 0, if sel is unknown, a is 0, and b is 1, then out is unknown.



assign out = (sel == 0)? a : b;





Conditional Operator (2/2)

Mat 2

?: conditional

An unknown value on the condition will result in an unknown value on out.





```
module likebufif (in,en,out);
input in;
input en;
output out;
   assign out = (en == 1)? in : 'bz;
endmodule
module like4to1 (a,b,c,d,sel,out);
input a,b,c,d;
input [1:0] sel;
output out;
assign out = (sel == 2'b00) ? a :
             (sel == 2'b01) ? b :
             (sel == 2'b10) ? c : d;
endmodule
```




Dataflow Modeling



A Full Adder Example

```
module fadder (sum,cout,a,b,ci);
                                                                   sum
  //port declaration
  output sum, cout;
  input a, b, ci;
  //netlist declaration
                                                                  cout
  xor u0 (sum, a, b, ci);
  and u1 (net1, a, b);
  and u2 (net2, b, ci);
  and u3 (net3, ci, a);
  or u4 (cout, net1, net2, net3);
endmodule
                               assign {cout, sum} = a + b + ci;
```






Continuous Assignments (1/4)

- You can model <u>combinational logic</u> with <u>continuous assignments</u>, instead of using gates and interconnect nets.
- Use continuous assignments <u>outside</u> of a procedural block.
- Use a continuous assignment to drive a value onto a <u>net</u>.
- The LHS is updated at any change in the RHS expression, after a specified delay.
 - Continuous assignments can only contain simple, left-hand side delay (i.e. <u>limited to a # delay</u>), but because of their continuous nature, <u>@ timing control</u> is <u>unnecessary</u>.
- Syntax for an explicit continuous assignment:
 - <assign> [#delay] [strength] <net_name> = <expression>
 - <assign> [#delay] [strength] <net1_name> = <exp1> [#delay] [strength] <net2_name> = <exp2>

• • •

[#delay] [strength] <netn_name> = <expn>





Continuous Assignments (2/4)

- The assignment is always active (continuous assignment)
 - Whenever any change on the RHS of the assignment occurs, it is evaluated and assigned to the LHS.
- You can make continuous assignments <u>explicit</u> or <u>implicit</u>: wire [3:0] a; assign a = b + c; // explicit | wire [3:0] a = b + c; // implicit
- It's not allowed which required a concatenation on the LHS.

```
wire [7:0] {co, sum} = a + b + ci; \longrightarrow Error !! assign {co, sum} = a + b + ci; \longrightarrow OK !!
```

- <assign> [#delay] [strength] <net_name> = <expression>
 - ♦ wire [7:0] (strong1, weak0) #(3,5,2) o1 = in; // strength and delays





Continuous Assignments (3/4)

```
module assigns (o1, o2, eq, AND, OR, even, odd, one, SUM, COUT, a, b, in, sel, A, B, CIN);
output [7:0] o1, o2;
output [31:0] SUM;
output eq, AND, OR, even, odd, one, COUT;
input a, b, CIN;
input [1:0]sel;
input [7:0] in;
input [31:0] A, B;
   wire [7:0] #3 o2;
                                                   // No assignment yet, but a delay
   tri AND = a\&b, OR = a|b;
                                                   // two assignments
   wire #10 eq = (a == b);
                                                   // implicit, with delay
   wire [7:0] (strong1, weak0) \#(3,5,2) o1 = in;
                                                   // strength and delays
   assign o2 [7:4] = in [3:0], o2 [3:0] = in [7:4];
                                                   // part-select
   tri #5 even = ^in, odd = ^in;
                                                   // delay, two assignments
   wire one = 1'b1;
                                                   // Constant assignment
   assign \{COUT, SUM\} = A + B + CIN;
                                                   // Assignment to a concatenation
endmodule
```



Continuous Assignments (4/4)

<assign> [#delay] [strength] <net_name> = <expression>

- LHS (left hand side)
 - To any net type
 - To bit- or part-selects of vectored nets // assign o2 [7:4] = 4'hc;
 - To several nets at once in a concatenation // assign {COUT, SUM} = A + B + CIN;
- RHS (right hand side)
 - From any expression (composed of <u>nets</u> or <u>registers</u> or <u>both</u>), including a <u>constant</u> // assign w = ({a, b} & c) | r; assign w = 1'b1;
 - With a propagation delay and strengths // wire [7:0] (strong1, weak0) #(3,5,2) o1 = in
 - From the return values of user-defined functions // assign w = f(...)





Behavioral Modeling




Behavioral Modeling

Mat 2

- Behavioral modeling enables you to describe the system at a high level of abstraction.
 - At this level of abstraction, <u>implementation is not as important</u> as the overall functionality of the system. (ps. 並不是Behavioral Modeling就不能合成)
- High-level programming language constructs are available in Verilog for behavioral modeling.
 - These include wait, while, if then, case, and forever.

Behavioral modeling in Verilog is described by specifying a set of concurrently active procedural blocks that together describe the

operation of the system.



```
At every positive edge of Clk
If Clr is not low
Set Q to the value of Data
Set Qb to inverse of Data

Whenever Clr goes low
Set Q to 0
Set Qb to 1
```

```
always @(posedge clk)
begin

if (clr == 0)
begin


q <= 1'b0;
qb <= 1'b1;
end
else
begin

q <= d;
qb <= ~d;
end
end
```




Procedural Blocks


- Procedural blocks are the basis for behavioral modeling.
- Procedural blocks are of two types:
 - *initial* procedural blocks, which **execute only once**. (initialization and waveform generation)
 - always procedural blocks, which execute in a loop.
- The initial and always constructs are enabled at the beginning of a simulation.
- Any number of initial and always statements may appear within a module
- initial and always statements all execute in parallel. (no imply order)






Example of *initial* Statements








Example of *always* Statements









Block Statements


Mat 2


Block statements are used to group two or more statements together.

- Sequential block statements are enclosed between the key words begin and end.
- Parallel block (concurrent block) statements are enclosed between the key words fork and join.
 - Note that *fork-join* blocks are typically <u>not synthesizable</u> and result in inconsistent synthesis result, it is also handled <u>inefficiently</u> by some simulators.











Block Statements: Examples

Mat 2

In a sequential block, statements are evaluated and executed one after the other.


```
begin

#5 a = 3; // #5

#5 a = 5; // #10

#5 a = 4; // #15

end
```



In a concurrent block, all statements are immediately scheduled to be evaluated and executed after their respective delays.


```
fork


#5 a = 3; // #5

#15 a = 5; // #15

#10 a = 4; // #10

join
```







Components in Procedural Blocks

Mat 2




Procedural blocks have the following components:

控制電路何時/何種條件動作

描述電路行為

- Timing controls to control the execution of the block and the statements in the block
 - Procedural assignment statements to describe the data flow within the block
 - High-level constructs (loops, conditional statements) to describe the functional operation of the block





Edge-sensitive Timing Control (Even-Based)

Mat 2

Sensitivity List !!

Edge-sensitive (Even-based) timing controls: @(<signal>)

- Delays execution until an edge occurs on signal.
- Syntax of <event>

```
@(<sensitivity>), for a single variable  // always @(a)
@(<sensitivity_list>), for several variables  // always @(a or b or c)
```

- A regular event is that signal < sensitivity > has
 - a change
 - E.g. @(a) b = -a;
 - a positive edge transition
 - E.g. @(posedeg clk) q = d;
 - a negative edge transition
 - E.g. @(negedge clk) q = d;



The keywords posedge and negedge will imply a FF.



Edge-sensitive Timing Control (Even-Based)

- Use the @ timing control for combinational and sequential models at the RTL and behavioral levels.
- You can qualify signal sensitivity with the negedge and posedge keywords, and you can wait for changes on multiple signals by using the or keyword.

```
module reg_adder (out, a, b, clk);
                          input clk;
                          input [2:0]a,b;
                          output [3:0]out;
                                            Sensitivity List !!
                          reg [3:0] out;
                          reg [3:0] sum;
                          always @(a or b) // When any change occurs on a or b
Combinational block
                                   #5 sum = a + b;
                          always @(negedge clk) // at every negative edge of clk
   Sequential block
                                   out = sum:
                          endmodule
```




Edge-sensitive Timing Control Examples (1/2)

Combinational circuit

- @ (a): act if signal 'a' changes.
 - Ex. always @ (a) c <= a + 1;
- @ (a or b): act if signal 'a' or 'b' changes.
 - Ex. always @ (a or b) c <= a + b;
- The sensitivity list must include all inputs

Sequential circuit (Register)

- @ (posedge clk): act at the rising edge of clk signal.
 - Ex. always @ (posedge clk) c <= a + 1;
- @ (negedge clk): act at the falling edge of clk signal.
 - Ex. always @ (negedge clk) c <= a + 1;







Edge-sensitive Timing Control Examples (2/2)

Mat 2

Register Inference

```
module SEQ (CLK, A, B, C, Y);
module Comb (A, B, C, Y);
   input A, B, C;
                                          input CLK, A, B, C;
   output Y;
                                          output Y;
   reg Y;
                                          reg Y;
   always @ (A or B or C)
                                          always @ (posedge CLK)
   begin
                                          begin
     Y = A \mid B \mid C;
                                             Y = A \mid B \mid C;
     end
                                           end
   endmodule
                                       endmodule
                                                                  CLK Q
                                             CLK
```



Components in Procedural Blocks


Mat 2

Procedural blocks have the following components:

控制電路<u>何時</u>/ <u>何種條件</u>動作

描述電路行為

- <u>Timing controls</u> to control the execution of the block and the statements in the block
- Procedural assignment statements to describe the data flow within the block
- High-level constructs (loops, conditional statements) to describe the functional operation of the block





Procedural Assignments

Mat 2


- Assignments made <u>inside</u> procedural blocks are called procedural assignments.
- All signals on the left-hand side must be a register data type (such as type reg).
- The right-hand side of a procedural assignment can be any valid expression. The data types used here are not restricted.
- If you forget to declare a signal, it defaults to type wire. If you make a procedural assignment to a wire, it is an ERROR.

```
module adder (out, a, b, cin); input a, b, cin; output [1:0] out; wire a, b, cin; reg sum; reg [1:0] out;
```

always @(a or b or cin)

endmodule

```
begin
sum = a ^ b ^ cin; // OK
carry = a & b | b & cin | a & cin;
// ERROR! (必須宣告為reg)
// carry is not declared,
// and defaults to a 1-bit wire.
out = {carry, sum};
end
```



Procedural Assignments




Procedural Assignments

Mat 2

- The Verilog HDL contains two types of <u>procedural</u> <u>assignment</u>
 - <u>Blocking</u> procedural assignment //循序式的方式執行程式
 - <u>Non-blocking</u> procedural assignment //平行式的方式執 行程式

Blocking:


Non-blocking:





Blocking vs. Nonblocking


- A blocking procedural assignment is executed (assign) <u>before</u> the next statement in the sequential block is scheduled (read).
- A nonblocking assignment does not block the procedural flow, so as soon as the assignment is read by the simulator and scheduled, the <u>next assignment can be read</u>. Then, they are <u>assigned (execute)</u> <u>concurrently</u>.
 - When all assignments in a procedural block are nonblocking, the assignments happen in two steps:
 - 1. The simulator <u>evaluates all the RHS expressions</u>, <u>stores the resulting values</u>, and schedules the assignments to take place at the time specified by timing control.
 - After each <u>delay has expired</u>, the simulator <u>executes</u> the <u>assignment</u> by assigning the stored values to the LHS expression.





Examples (1/3)

```
module non_block1;
 reg a, b, c, d, e, f;
 initial begin //blocking assignments
                                            The simulation result :
   a = #10.1; // time 10
                                                 a=x b=x c=x d=x e=x f=x
   b = #2 0; // time 12
                                             2 a=x b=x c=x d=x e=0 f=x
   c = #4.1; // time 16
                                             4 a=x b=x c=x d=x e=0 f=1
 end
                                             10 a=1 b=x c=x d=1 e=0 f=1
 initial begin //non-blocking assignments
   d <= #10 1; // time 10
                                             12 a=1 b=0 c=x d=1 e=0 f=1
   e <= #2 0 ; // time 2
                                             16 a=1 b=0 c=1 d=1 e=0 f=1
   f <= #4 1 ; // time 4
 end
 initial begin
   $monitor($time,,"a= %b b= %b c= %b d= %b e= %b f= %b", a, b, c, d, e, f);
   #100 $finish;
 end
endmodule
```





Examples (2/3)

Mat 2

```
module swap_vals;
     reg a, b, clk;
     initial
      begin
             a = 0;
             b = 1;
             clk = 0;
      end
     always #5 clk = \simclk;
     always @(posedge clk)
      begin
             a = b; // a = 1
             b = a; // b = a = 1
      end
endmodule
```

```
always @(posedge clk)

begin

a <= b; // a = 1

b <= a; // b = 0

end
```

swaps the values of a and b.







Examples (3/3)

Mat 2


Blocking assignment





Nonblocking assignment


```
always @ (posedge clk)
begin
   b <= a;
   c <= b;
end
   clk</pre>
```






Coding Style for Synthesis (1/2)

- Use <u>non-blocking</u> assignments within <u>sequential</u> always block.
- Example:







Coding Style for Synthesis (2/2)

- Use <u>blocking</u> assignments within <u>combinational</u> always block.
- Example:


```
always @(a or b or x) begin

x = a & b;

y = x | b;

x = a;
end

Usually you expect
```





Components in Procedural Blocks


Mat 2



控制電路<u>何時</u>/ <u>何種條件</u>動作

描述電路行為

- <u>Timing controls</u> to control the execution of the block and the statements in the block
- Procedural assignment statements to describe the data flow within the block
- High-level constructs (loops, conditional statements) to describe the functional operation of the block





Behavioral Control Statements

- Conditional Statements
 - If; If-else
 - case
- Looping Statements
 - forever loop
 - repeat loop
 - while loop
 - for loop





Conditional Statements: if (1/4)

- If true (1), the true_statement is executed. If false (0) or ambiguous (x), the false_statement is executed
- To ensure proper readability and proper association, use begin...end block statements.
- Types of Conditional Statements
 - Type 1: no else statement
 - Type 2: one else statement
 - Type 3: nested if-else-if statement



FALSE



Conditional Statements: if (2/4)

Type 1: no else statement

Syntax:


if <condition_expression> <statement>

Type 2: one else statement

Syntax:


if <condition_expression> <statement 1>

else <statement 2>



condition

expression





Conditional Statements: if (3/4)

Example

```
<u>always #20</u>
if (index > 0) // Beginning of outer if
    if (rega > regb) // Beginning of the 1st inner if
             result = rega;
    else
             result = 0; // End of the 1st inner if
else
    if (index == 0)
       begin
             $display("Note: Index is zero");
             result = regb;
       end
    else
             $display("Note: Index is negative");
```



Conditional Statements: if (4/4)

Mat 2


Type 3: nested if-else-if statement

Syntax:

```
if <condition_expression1> <statement1>
else if <condition_expression2> <statement2>
.....
else if <condition_expressionN> <statementN>
else <default_statement>
```

- The expressions are evaluated <u>in order</u>; if any expression is true, the statement associated with it is executed, and this terminates the whole chain.
- Each statement is either a <u>single</u> statement or a <u>block</u> (<u>begin...end</u>) statements.
- The <u>last else</u> part of the if-else-if construct handles the <u>default</u> case where none of the other conditions was satisfied.

```
always
if (index < stage1)
  result = a + b;
else if (index < stage2)
  result = a - b;
else
  result = a;</pre>
```






Conditional Statements: case (1/4)

- The case statement is a special multiway conditional statement that tests whether the expression matches one of a number of other expressions and branches accordingly.
 - The case statement does a <u>bit-by-bit comparison</u> for an <u>exact match</u> (including x and z)
 - The *default* statement is <u>optional</u>. It is executed when none of the statements match the case expression. If it is not specified, Verilog takes no action.
 - Use of <u>multiple default</u> statements is <u>illegal</u>.
- It is a good programming practice to always use the default statement, especially to check for x and z (To avoid synthesis tool to produce Latch device).





Conditional Statements: case (2/4)





Conditional Statements: case (3/4)

case is <u>easier to read</u> than a long string of if...else statements

```
module mux_2_to_1(a, b, out, sel);
input a, b, sel;
output out;
reg out;

always @ (a or b or sel)
begin
if (sel) out = a;
else out = b;
end

case
1'
1'
ende
```

```
case (sel)
1'b1: out = a;
1'b0: out = b;
endcase
```

endmodule





Conditional Statements: case (4/4)

```
module compute (result, rega, regb, opcode);
input [7:0] rega, regb;
input [2:0] opcode;
output [7:0] result;
reg [7:0] result;
always @(rega or regb or opcode)
```

```
case (opcode)

3'b000 : result = rega + regb;

3'b001 : result = rega - regb;

...

3'b010 : result = rega * regb;

3'b100 : result = rega / regb;

default : begin

result = 8'b0;

$display ("no match");

end

endcase
```

endmodule



Behavioral Control Statements


- Conditional Statements
 - If; if-else
 - case
- Looping Statements
 - forever loop
 - repeat loop
 - while loop
 - for loop





Looping Statements

- There are four types of looping statements. They provide a means of controlling the execution of a statement zero, one, or more times.
 - <u>forever</u> continuously executes a statement.
 - repeat executes a statement a fixed number of times.
 - while executes a statement until an expression becomes false. If the expression starts out false, the statement is not executed at all.
 - for controls execution of its associated statement by a three-step process, as follows:
 - 1. initialize a variable
 - 2. evaluates an expression
 - 3. modify the value of the loop-control variable





Looping Statements: forever

- The following style of <u>behavioral clock</u> is very flexible (you can control the start time and duty cycle) and simulates very efficiently.
- A forever loop executes a statement (or block of statements) until the simulation ends.
- A forever loop should be the <u>last item in a procedural begin/end block</u>, as any statement that followed it would <u>never be executed</u>.
- forever loops are not synthesizable. They are generally implemented in test benches only.





Ex1:

Ex2:

Looping Statements: repeat

Mat 2

- A **repeat** loop executes a block of statements a fixed number of times.
- The value of loop count variable is determined once at the beginning of the execution of the loop. It's <u>not possible</u> to exit loop by changing the loop count variable. (see EX2)
- The **repeat** is not efficient for synthesis, it could be used in testbench modules only.

```
parameter wordlength = 16;
reg CRC valid;
initial begin
           repeat (wordlength-1) begin
           CRC valid = check ^ datai:
           end
```

initial begin

end

end

count = 0; NUM = 10: #30 NUM = 30:

end

initial begin repeat (NUM) begin #10 count = count+1; // count = 10 end

Changing loop count variable can

not interrupt the repeat loops



Looping Statements: while

Mat 2

- A while loop executes a statement (or block of statements) as long as its expression is <u>true</u> (or nonzero).
- If the expression is initially false, the statements are not executed.
- The while loop is not efficient for synthesis, it could be used in testbench modules only.

```
reg [7:0] tempreg;
reg [3:0] count;
...

count = 0;
while (tempreg) // Count the ones in tempreg
begin
if (tempreg[0]) count = count + 1;
tempreg = t
tempreg = t
tempreg count
101 1
010 1
```

001





Looping Statements: for

- Syntax: for (<initialization>; <condition>; <operation>)
 - 1. The *initialization* is performed on the loop index.
 - 2. The loop executes as long as the condition evaluates to TRUE.
 - 3. After each time the loop executes, the *operation* is performed.
- A simple comparison to zero often suffices in a for loop, and is usually handled much faster. However, this type of comparison may not be accepted by your synthesis tool.

```
// X detection

for (index = 0; index < size; index = index + 1)

if (val[index] === 1'bx)

$display ("found an X");

// Memory load; "!= 0" is simulated efficiently

for (i = size; i != 0; i = i - 1)


memory[i-1] = 0;

// Factorial sequence

factorial = 1;

for (j = num; j != 0; j = j - 1)

factorial = factorial * j;
```





Put Things at the Right Place

```
module adder (...);

always @(...)
begin

and (a, b, c);
assign sum = a + b;
end

endmodule
```

```
module adder (...);

sum = a + b;

always @(...)
begin
....
end

endmodule
```

```
module adder (...);
If (sl==1);
  sum = a+b;
always @(...)
begin
end
endmodule
```





References

Mat 2

- Cadencd, "Verilog-XL Reference", Product version 3.1, August 2000.
- Synopsys, "HDL Compiler for Verilog: Reference Manual", Version 1999.05, May 1999.
- Samir Palnitkar, "Verilog HDL: A Guide to Digital Design and Synthesis", Prentice Hall.
- Michael D.Ciletti, "Advanced Digital Design with the VERILOG HDL", Prentice Hall.
- ◆ 教育部「超大型積體電路與系統設計」教育改進計畫課程 資料
- ◆ 黄俊銘, "Cell-Based IC Design Concepts", CIC訓練課程
- 王旭昇, "Logic Synthesis with Design Compiler", CIC訓練課程

Verilog教學網站