{"payload":{"header_redesign_enabled":false,"results":[{"id":"274340480","archived":false,"color":"#DAE1C2","followers":2,"has_funding_file":false,"hl_name":"taraBarghian/multi-cycle-RISK-V-CPU","hl_trunc_description":"Multi-Cycle Processor Design & Implementation The final project of computer architecture course (SBU)","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":274340480,"name":"multi-cycle-RISK-V-CPU","owner_id":48308097,"owner_login":"taraBarghian","updated_at":"2020-09-13T15:56:18.470Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":68,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AtaraBarghian%252Fmulti-cycle-RISK-V-CPU%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/taraBarghian/multi-cycle-RISK-V-CPU/star":{"post":"ykrJAwFuFd_6HXinSJiigZ9UHjCZXzyvuBi5MscmOpxHGUdcSxAFzdFWYzJtGlapGtDZ-7q50ELsWcP508vQNQ"},"/taraBarghian/multi-cycle-RISK-V-CPU/unstar":{"post":"vnqN6g9SuNYutiqy8sbGySa6vwRCibiGYX9jcfvoZmm07-B5Tb1eSWEKja4Hyf4mZ9ofvIckb9gBb7TGFqi5_g"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"nNN6zkGhoOfE5yt9CyayUSh6y8bvf91O-NXdyAwku0WY0sgjM_VT_sU4IFhcYw2sZAj1jxguiSAgy8SETYQ-Cw"}}},"title":"Repository search results"}