


Microcontroller

Department of Electrical Engineering
Iran University of Science and Technology




ADC

- Sampling Rate
- Resolution





ADC





ADC modes

- Single Conversion Mode
- Continuous Conversion Mode
- Scan Mode



ADC in STM32F103

- 12-bit resolution
- 18 multiplexed channels
- The ADC input clock is generated from the PCLK2 clock divided by a prescaler and it must not exceed 14 MHz
- Single and continuous conversion modes
- Self-calibration



ADC Interrupts

Interrupt event	Event flag	Enable Control bit
End of conversion regular group	EOC	EOCIE
End of conversion injected group	JEOC	JEOCIE
Analog watchdog status bit is set	AWD	AWDIE



RCC_APB2ENR

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Res	erved					TIM11 EN	TIM10 EN	TIM9 EN		Reserved	I
										rw	rw	rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADC3 EN	USART 1EN	TIM8 EN	SPI1 EN	TIM1 EN	ADC2 EN	ADC1 EN	IOPG EN	IOPF EN	IOPE EN	IOPD EN	IOPC EN	IOPB EN	IOPA EN	Bos	AFIO EN
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	Res.	rw



RCC_CFGR: ADCPRE

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Reserved	ł			MCO[2:0]		Res.	USB PRE		PLLM	JL[3:0]		PLL XTPRE	PLL SRC
					rw	rw	rw		rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCPI	ADCPRE[1:0] PPRE2[2:0] PPRE1[2:0]						0]		HPRI	E[3:0]		SWS	S[1:0]	sw[[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw



ADC_SMPR2 : SMPx

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Rese	Reserved		SMP9[2:0)]		SMP8[2:0)]	,	SMP7[2:0]		SMP6[2:0]	SMP	5[2:1]
Re	es.	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMP 5_0	SMP4[2:0]				SMP3[2:0)]		SMP2[2:0]		SMP1[2:0]		SMP0[2:0	1
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 29:0 SMPx[2:0]: Channel x Sample time selection

These bits are written by software to select the sample time individually for each channel.

During sample cycles channel selection bits must remain unchanged.

000: 1.5 cycles 001: 7.5 cycles 010: 13.5 cycles 011: 28.5 cycles 100: 41.5 cycles 101: 55.5 cycles 110: 71.5 cycles

111: 239.5 cycles

Note: ADC3 analog input Channel9 is connected to V_{SS}.



ADC_SQRx

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Doce	anyed			SQ6[4:0]					SQ5[4:0]				SQ4	[4:1]	
Rese	Reserved		rw	rw	rw	rw	rw	rw	rw	rw	rw	гw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SQ4_0		SQ3[4:0]						SQ2[4:0]					SQ1[4:0]		
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:30 Reserved, must be kept at reset value.

Bits 29:25 SQ6[4:0]: 6th conversion in regular sequence

These bits are written by software with the channel number (0..17) assigned as the 6th in the sequence to be converted.

Bits 24:20 SQ5[4:0]: 5th conversion in regular sequence

Bits 19:15 SQ4[4:0]: fourth conversion in regular sequence

Bits 14:10 SQ3[4:0]: third conversion in regular sequence

Bits 9:5 SQ2[4:0]: second conversion in regular sequence

Bits 4:0 SQ1[4:0]: first conversion in regular sequence



ADC_CR2: ADON

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Res	erved				TSVRE FE	SWSTA RT	JSWST ART	EXTTR IG	E	XTSEL[2:	0]	Res.
								rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JEXTT RIG	I IEXISELIZOI LALIGNI Reserved I DM				DMA		Rese	erved		RST CAL	CAL	CONT	ADON		
rw	rw	rw	rw	rw	Res. rw							rw	rw	rw	rw




ADC_CR2: CONT

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Res	erved				TSVRE FE	SWSTA RT	JSWST ART	EXTTR IG	E	XTSEL[2:	0]	Res.
								rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JEXTT RIG	IEXISELL2() ALIGN Reserved L				DMA		Rese	erved		RST CAL	CAL	CONT	ADON		
rw	rw	rw	rw	rw	Re	s.	rw					rw	rw	rw	rw



ADC_CR2: CAL

Calibration timing diagram





ADC_CR2: CAL

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Res	erved				TSVRE FE	SWSTA RT	JSWST ART	EXTTR IG	E	XTSEL[2:	0]	Res.
								rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JEXTT RIG	IEXISELL201 ALIGN Reserved DM				DMA		Rese	erved		RST CAL	CAL	CONT	ADON		
rw	rw	rw	rw	rw	Re	es.	rw					rw	rw	rw	rw



ADC_DR

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ADC2DATA[15:0]														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DATA[15:0]														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r



ADC_CR1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Res	erved				AWDE N	JAWDE N	Rese	erved		DUALN	IOD[3:0]	
									rw			rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DIS	DISCNUM[2:0] JDISCE DISC SGL SCAN JEOC						JEOC IE	AWDIE	EOCIE		А	WDCH[4:	0]		
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw



Contact us



tarasarpoolaki@gmail.com

amin.feizi751381@gmail.com



www.linkedin.com/in/Tara-Sarpoolaki

www.linkedin.com/in/aminfeizishahri