


# Microcontroller

Department of Electrical Engineering  
Iran University of Science and Technology

# Interrupt/Polling



# Interrupt




Fig 1. Automatic stacking and unstacking for interrupt handler

# Interrupt Mechanism







Fig 2. Steps of stacking and unstacking for interrupt handler


# Interrupt



# External interrupt/event GPIO mapping



# NVIC







# RCC\_APB2ENR :IOPCEN

```
RCC->APB2ENR |= RCC_APB2ENR_IOPCEN;
```

## GPIO<sub>x</sub>\_CRL :MODE<sub>y</sub>[1:0]

# GPIO<sub>x</sub>\_CRL :MODE<sub>y</sub>[1:0]

```
RCC->APB2ENR |= RCC_APB2ENR_IOPCEN;  
GPIOC->CRL &= ~GPIO_CRL_MODE0;
```

# GPIOx\_CRL :CNFy[1:0]

## **GPIOx\_CRL :CNFy[1:0]**

```
RCC->APB2ENR |= RCC_APB2ENR_IOPCEN;  
GPIOC->CRL |= GPIO_CRL_MODE0;  
GPIOC->CRL &= ~GPIO_CRL_CNF0;  
GPIOC->CRL |= ~GPIO_CRL_CNF0_1;
```

# Pull-down/Pull-up


**Table 20. Port bit configuration table**

Configuration mode		CNF1	CNF0	MODE1	MODE0	PxODR register	
General purpose output	Push-pull	0	0	01 10 11 see <a href="#">Table 21</a>		0 or 1	
	Open-drain		1			0 or 1	
Alternate Function output	Push-pull	1	0				Don't care
	Open-drain		1				Don't care
Input	Analog	0	0	00		Don't care	
	Input floating		1			Don't care	
	Input pull-down	1	0			0	
	Input pull-up					1	

# GPIOx\_ODR

```
GPIOC->CRL &= ~GPIO_CRL_CNF0;  
GPIOC->CRL |= ~GPIO_CRL_CNF0_1;  
GPIOC->ODR |= GPIO_ODR_ODR0;
```

# AFIO\_EXTICR1





# RCC\_APB2ENR :AFION


```
RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
```

0110: PG[x] pin

[illegible]

# EXT Interrupt controller

Figure 20. External interrupt/event controller block diagram





# EXTI\_FTSR


```
EXTI->FTSR |= EXTI_FTSR_TR0;
```

OR

```
EXTI->FTSR &= ~EXTI_FTSR_TR0;
```

# EXT Interrupt controller

Figure 20. External interrupt/event controller block diagram





# EXTI\_RTSR

```
EXTI->RTSR &= ~EXTI_RTSR_TR0;
```


OR

```
EXTI->RTSR |= EXTI_RTSR_TR0;
```




# EXT Interrupt controller

Figure 20. External interrupt/event controller block diagram



# EXT Interrupt controller

Figure 20. External interrupt/event controller block diagram






# EXTI\_IMR

```
EXTI->IMR |= EXTI_IMR_MR0;
```


# EXT Interrupt controller

Figure 20. External interrupt/event controller block diagram



# EXT Interrupt controller

Figure 20. External interrupt/event controller block diagram



# Contact us



[tarasarpoolaki@gmail.com](mailto:tarasarpoolaki@gmail.com)

[amin.feizi751381@gmail.com](mailto:amin.feizi751381@gmail.com)



[www.linkedin.com/in/Tara-Sarpoolaki](https://www.linkedin.com/in/Tara-Sarpoolaki)

[www.linkedin.com/in/aminfeizishahri](https://www.linkedin.com/in/aminfeizishahri)

