



IUUST

Iran University of  
Science and Technology


---

# Microcontroller


Department of Electrical Engineering  
Iran University of Science and Technology

# Clock configuration


Three different clock sources can be used to drive the system clock (SYSCLK).



# Clock tree



# Clock tree



# Main buses

Three different clock sources can be used to drive the system clock (SYSCLK).

**AHB**

- Transfers data between the CPU and high-speed peripherals

**APB2**

- The maximum frequency of the AHB and the APB2 domains is 72 MHz


**APB1**

- The maximum allowed frequency of the APB1 domain is 36 MHz

# Main buses

Prescaler : divide the clock frequency

PLL : synthesize higher frequencies from a lower-frequency clock source



# Library

## main.c

```
#include <stdio.h>
#include "Blink.h"

int main()
{
    ....

    ....
    return 0;
}
```

## Blink.c

```
#include "Blink.h"

void Blink_func(void)
{

}
```

## Blink.h

```
#ifndef __Blink_H
#define __Blink_H

#include <string.h>
#define LED GPIO_PIN_13

void Blink_func(void);

#endif
```

# Library

## ClkConfig.h

```
#ifndef __ClkConfig_H  
#define __ClkConfig_H  
#include "stm32f1xx.h"
```

```
void system_config(void);  
void clock_config (void);
```

```
#endif
```



# Library

## ClkConfig.c

```
#include “ClkConfig.h”
```

```
void system_config(void){
```

```
//our code comes here!
```


```
}
```

```
void clock_config(void){
```

```
//our code comes here!
```

```
}
```

# HSE ENABLE




# RCC\_CR :HSEBYP

External high-speed clock bypass  
 0: external 4-16 MHz oscillator not bypassed  
 1: external 4-16 MHz oscillator bypassed  
 with external clock

|             |    |    |    |    |    |         |       |              |    |    |    |        |         |         |        |
|-------------|----|----|----|----|----|---------|-------|--------------|----|----|----|--------|---------|---------|--------|
| 31          | 30 | 29 | 28 | 27 | 26 | 25      | 24    | 23           | 22 | 21 | 20 | 19     | 18      | 17      | 16     |
| Reserved    |    |    |    |    |    | PLL RDY | PLLON | Reserved     |    |    |    | CSS ON | HSE BYP | HSE RDY | HSE ON |
|             |    |    |    |    |    | r       | rw    |              |    |    |    | rw     | rw      | r       | rw     |
| 15          | 14 | 13 | 12 | 11 | 10 | 9       | 8     | 7            | 6  | 5  | 4  | 3      | 2       | 1       | 0      |
| HSICAL[7:0] |    |    |    |    |    |         |       | HSITRIM[4:0] |    |    |    |        | Res.    | HSI RDY | HSION  |
| r           | r  | r  | r  | r  | r  | r       | r     | rw           | rw | rw | rw | rw     |         | r       | rw     |

# RCC\_CR :HSEBYP



# RCC\_CR :HSEBYP

```
#include "ClkConfig.h"
```

```
void clock_config(void){
```

```
RCC->CR &= ~RCC_CR_HSEBYP;
```

```
}
```

# RCC\_CR :HSEON

HSE clock enable  
0: HSE oscillator OFF  
1: HSE oscillator ON

| 31          | 30 | 29 | 28 | 27 | 26 | 25      | 24    | 23           | 22 | 21 | 20 | 19     | 18      | 17      | 16     |
|-------------|----|----|----|----|----|---------|-------|--------------|----|----|----|--------|---------|---------|--------|
| Reserved    |    |    |    |    |    | PLL RDY | PLLON | Reserved     |    |    |    | CSS ON | HSE BYP | HSE RDY | HSE ON |
|             |    |    |    |    |    | r       | rw    |              |    |    |    | rw     | rw      | r       | rw     |
| 15          | 14 | 13 | 12 | 11 | 10 | 9       | 8     | 7            | 6  | 5  | 4  | 3      | 2       | 1       | 0      |
| HSICAL[7:0] |    |    |    |    |    |         |       | HSITRIM[4:0] |    |    |    |        | Res.    | HSI RDY | HSION  |
| r           | r  | r  | r  | r  | r  | r       | r     | rw           | rw | rw | rw | rw     |         | r       | rw     |

# RCC\_CR :HSEON

```
#include "ClkConfig.h"
```

```
Void clock_config(void){  
RCC->CR &= ~RCC_CR_HSEBYP;  
RCC->CR |= RCC_CR_HSEON;  
  
}
```

# RCC\_CR :HSERDY

External high-speed clock ready flag  
0: HSE oscillator not ready  
1: HSE oscillator ready

|             |    |    |    |    |    |         |       |              |    |    |    |        |         |         |        |
|-------------|----|----|----|----|----|---------|-------|--------------|----|----|----|--------|---------|---------|--------|
| 31          | 30 | 29 | 28 | 27 | 26 | 25      | 24    | 23           | 22 | 21 | 20 | 19     | 18      | 17      | 16     |
| Reserved    |    |    |    |    |    | PLL RDY | PLLON | Reserved     |    |    |    | CSS ON | HSE BYP | HSE RDY | HSE ON |
|             |    |    |    |    |    | r       | rw    |              |    |    |    | rw     | rw      | r       | rw     |
| 15          | 14 | 13 | 12 | 11 | 10 | 9       | 8     | 7            | 6  | 5  | 4  | 3      | 2       | 1       | 0      |
| HSICAL[7:0] |    |    |    |    |    |         |       | HSITRIM[4:0] |    |    |    |        | Res.    | HSI RDY | HSION  |
| r           | r  | r  | r  | r  | r  | r       | r     | rw           | rw | rw | rw | rw     |         | r       | rw     |




# RCC\_CR :HSERDY

```
#include "ClkConfig.h"
```

```
Void clock_config(void){  
RCC->CR &= ~RCC_CR_HSEBYP;  
RCC->CR |= RCC_CR_HSEON;  
  
while ((RCC->CR & RCC_CR_HSERDY) == 0x00) {  
}  
  
}
```

# PLL CONFIGURATIONS



# RCC\_CFGR :PLLXTPRE:

HSE divider for PLL entry  
0: HSE clock not divided  
1: HSE clock divided by 2

|             |    |            |    |    |            |    |    |           |            |             |    |          |    |         |              |            |
|-------------|----|------------|----|----|------------|----|----|-----------|------------|-------------|----|----------|----|---------|--------------|------------|
| 31          | 30 | 29         | 28 | 27 | 26         | 25 | 24 | 23        | 22         | 21          | 20 | 19       | 18 | 17      | 16           |            |
| Reserved    |    |            |    |    | MCO[2:0]   |    |    | Res.      | USB<br>PRE | PLLMUL[3:0] |    |          |    |         | PLL<br>XTPRE | PLL<br>SRC |
|             |    |            |    |    | rw         | rw | rw |           | rw         | rw          | rw | rw       | rw | rw      | rw           |            |
| 15          | 14 | 13         | 12 | 11 | 10         | 9  | 8  | 7         | 6          | 5           | 4  | 3        | 2  | 1       | 0            |            |
| ADCPRE[1:0] |    | PPRE2[2:0] |    |    | PPRE1[2:0] |    |    | HPRE[3:0] |            |             |    | SWS[1:0] |    | SW[1:0] |              |            |
| rw          | rw | rw         | rw | rw | rw         | rw | rw | rw        | rw         | rw          | rw | r        | r  | rw      | rw           |            |

# RCC\_CFGR :PLLXTPRE:

```
#include "ClkConfig.h"
```

```
Void clock_config(void){
```

```
...
```

```
while ((RCC->CR & RCC_CR_HSERDY) == 0x00) { }
```

```
if(RCC->CR & RCC_CR_HSERDY) != 0x0){
```

```
    RCC->CFGR &= ~RCC_CFGR_PLLXTPRE;
```

```
}
```

```
}
```

# RCC\_CFGR : PLLSRC

PLL entry clock source

0: HSI oscillator clock / 2 selected as PLL input clock

1: HSE oscillator clock selected as PLL input clock

|             |    |            |    |    |            |    |    |           |            |             |    |          |    |         |              |            |
|-------------|----|------------|----|----|------------|----|----|-----------|------------|-------------|----|----------|----|---------|--------------|------------|
| 31          | 30 | 29         | 28 | 27 | 26         | 25 | 24 | 23        | 22         | 21          | 20 | 19       | 18 | 17      | 16           |            |
| Reserved    |    |            |    |    | MCO[2:0]   |    |    | Res.      | USB<br>PRE | PLLMUL[3:0] |    |          |    |         | PLL<br>XTPRE | PLL<br>SRC |
|             |    |            |    |    | rw         | rw | rw |           | rw         | rw          | rw | rw       | rw | rw      | rw           |            |
| 15          | 14 | 13         | 12 | 11 | 10         | 9  | 8  | 7         | 6          | 5           | 4  | 3        | 2  | 1       | 0            |            |
| ADCPRE[1:0] |    | PPRE2[2:0] |    |    | PPRE1[2:0] |    |    | HPRE[3:0] |            |             |    | SWS[1:0] |    | SW[1:0] |              |            |
| rw          | rw | rw         | rw | rw | rw         | rw | rw | rw        | rw         | rw          | rw | r        | r  | rw      | rw           |            |

# RCC\_CFGR : PLLSRC

```
#include "ClkConfig.h"
```

```
Void clock_config(void){
```

```
...
```

```
while ((RCC->CR & RCC_CR_HSERDY) == 0x00) { }
```

```
if(RCC->CR & RCC_CR_HSERDY) != 0x0){
```

```
    RCC->CFGR &= ~RCC_CFGR_PLLXTPRE;
```

```
    RCC->CFGR |= RCC_CFGR_PLLSRC;
```

```
}
```

```
}
```

# RCC\_CFGR : PLLMULL

PLL multiplication factor  
0111: PLL input clock x 9

|             |    |            |    |    |            |    |    |           |            |             |    |          |    |              |            |
|-------------|----|------------|----|----|------------|----|----|-----------|------------|-------------|----|----------|----|--------------|------------|
| 31          | 30 | 29         | 28 | 27 | 26         | 25 | 24 | 23        | 22         | 21          | 20 | 19       | 18 | 17           | 16         |
| Reserved    |    |            |    |    | MCO[2:0]   |    |    | Res.      | USB<br>PRE | PLLMUL[3:0] |    |          |    | PLL<br>XTPRE | PLL<br>SRC |
|             |    |            |    |    | rw         | rw | rw |           | rw         | rw          | rw | rw       | rw | rw           | rw         |
| 15          | 14 | 13         | 12 | 11 | 10         | 9  | 8  | 7         | 6          | 5           | 4  | 3        | 2  | 1            | 0          |
| ADCPRE[1:0] |    | PPRE2[2:0] |    |    | PPRE1[2:0] |    |    | HPRE[3:0] |            |             |    | SWS[1:0] |    | SW[1:0]      |            |
| rw          | rw | rw         | rw | rw | rw         | rw | rw | rw        | rw         | rw          | rw | r        | r  | rw           | rw         |

# RCC\_CR : PLLON

PLL enable  
0: PLL OFF  
1: PLL ON

|             |    |    |    |    |    |    |         |              |          |    |    |    |        |         |         |        |
|-------------|----|----|----|----|----|----|---------|--------------|----------|----|----|----|--------|---------|---------|--------|
| 31          | 30 | 29 | 28 | 27 | 26 | 25 | 24      | 23           | 22       | 21 | 20 | 19 | 18     | 17      | 16      |        |
| Reserved    |    |    |    |    |    |    | PLL RDY | PLLON        | Reserved |    |    |    | CSS ON | HSE BYP | HSE RDY | HSE ON |
|             |    |    |    |    |    |    | r       |              |          |    |    |    | rw     | rw      | rw      | r      |
| 15          | 14 | 13 | 12 | 11 | 10 | 9  | 8       | 7            | 6        | 5  | 4  | 3  | 2      | 1       | 0       |        |
| HSICAL[7:0] |    |    |    |    |    |    |         | HSITRIM[4:0] |          |    |    |    | Res.   | HSI RDY | HSION   |        |
| r           | r  | r  | r  | r  | r  | r  | r       | rw           | rw       | rw | rw | rw |        | r       | rw      |        |



# RCC\_CR : PLLRDY

PLL clock ready flag  
0: PLL unlocked  
1: PLL locked

|             |    |    |    |    |    |         |       |              |    |    |    |        |         |         |        |
|-------------|----|----|----|----|----|---------|-------|--------------|----|----|----|--------|---------|---------|--------|
| 31          | 30 | 29 | 28 | 27 | 26 | 25      | 24    | 23           | 22 | 21 | 20 | 19     | 18      | 17      | 16     |
| Reserved    |    |    |    |    |    | PLL RDY | PLLON | Reserved     |    |    |    | CSS ON | HSE BYP | HSE RDY | HSE ON |
|             |    |    |    |    |    | r       | rw    |              |    |    |    | rw     | rw      | r       | rw     |
| 15          | 14 | 13 | 12 | 11 | 10 | 9       | 8     | 7            | 6  | 5  | 4  | 3      | 2       | 1       | 0      |
| HSICAL[7:0] |    |    |    |    |    |         |       | HSITRIM[4:0] |    |    |    |        | Res.    | HSI RDY | HSION  |
| r           | r  | r  | r  | r  | r  | r       | r     | rw           | rw | rw | rw | rw     |         | r       | rw     |

# RCC\_CR : PLLRDY

```
#include "ClkConfig.h"
```

```
Void clock_config(void){
```

```
...
```

```
if(RCC->CR & RCC_CR_HSERDY) != 0x0){
```


```
...
```

```
while( (RCC->CR & RCC_CR_PLLRDY)==0x0 );
```

```
}
```

```
}
```

# RCC\_CFGR :HPRE



# RCC\_CFGR :HPRE

AHB prescaler0xx: HCLK not divided  
0xxx: SYSCLK not divided  
1000: SYSCLK divided by 2  
...

|             |    |            |    |    |            |    |    |           |         |             |    |          |    |           |         |
|-------------|----|------------|----|----|------------|----|----|-----------|---------|-------------|----|----------|----|-----------|---------|
| 31          | 30 | 29         | 28 | 27 | 26         | 25 | 24 | 23        | 22      | 21          | 20 | 19       | 18 | 17        | 16      |
| Reserved    |    |            |    |    | MCO[2:0]   |    |    | Res.      | USB PRE | PLLMUL[3:0] |    |          |    | PLL XTPRE | PLL SRC |
|             |    |            |    |    | rw         | rw | rw |           | rw      | rw          | rw | rw       | rw | rw        | rw      |
| 15          | 14 | 13         | 12 | 11 | 10         | 9  | 8  | 7         | 6       | 5           | 4  | 3        | 2  | 1         | 0       |
| ADCPRE[1:0] |    | PPRE2[2:0] |    |    | PPRE1[2:0] |    |    | HPRE[3:0] |         |             |    | SWS[1:0] |    | SW[1:0]   |         |
| rw          | rw | rw         | rw | rw | rw         | rw | rw | rw        | rw      | rw          | rw | r        | r  | rw        | rw      |


**Warning:** the software has to set correctly these bits to not exceed 36 MHz on this domain

# RCC\_CFGR :PPRE1

Hz)

Hz)

k Mux



e CSS

# RCC\_CFGR :PPRE1

APB low-speed prescaler (APB1)  
 0xx: HCLK not divided  
 100: HCLK divided by 2  
 101: HCLK divided by 4  
 110: HCLK divided by 8  
 111: HCLK divided by 16

|             |    |            |    |    |            |    |    |           |            |             |    |          |    |         |              |            |
|-------------|----|------------|----|----|------------|----|----|-----------|------------|-------------|----|----------|----|---------|--------------|------------|
| 31          | 30 | 29         | 28 | 27 | 26         | 25 | 24 | 23        | 22         | 21          | 20 | 19       | 18 | 17      | 16           |            |
| Reserved    |    |            |    |    | MCO[2:0]   |    |    | Res.      | USB<br>PRE | PLLMUL[3:0] |    |          |    |         | PLL<br>XTPRE | PLL<br>SRC |
|             |    |            |    |    | rw         | rw | rw |           | rw         | rw          | rw | rw       | rw | rw      | rw           |            |
| 15          | 14 | 13         | 12 | 11 | 10         | 9  | 8  | 7         | 6          | 5           | 4  | 3        | 2  | 1       | 0            |            |
| ADCPRE[1:0] |    | PPRE2[2:0] |    |    | PPRE1[2:0] |    |    | HPRE[3:0] |            |             |    | SWS[1:0] |    | SW[1:0] |              |            |
| rw          | rw | rw         | rw | rw | rw         | rw | rw | rw        | rw         | rw          | rw | r        | r  | rw      | rw           |            |

**Warning:** the software has to set correctly these bits to not exceed 36 MHz on this domain

# RCC\_CFGR :PPRE1

```
#include "ClkConfig.h"
```

```
Void clock_config(void){
```

```
...
```

```
RCC->CFGR &= ~RCC_CFGR_PPRE1;
```

```
RCC->CFGR |= RCC_CFGR_PPRE1_2;
```

```
// or RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
```

```
}
```


```
}
```

# RCC\_CFGR :PPRE2

Hz)

Hz)

k Mux





# RCC\_CFGR :PPRE2

APB high-speed prescaler (APB2)  
 0xx: HCLK not divided  
 100: HCLK divided by 2  
 101: HCLK divided by 4  
 110: HCLK divided by 8  
 111: HCLK divided by 16

|             |    |            |    |    |            |    |    |           |            |             |    |          |    |              |            |
|-------------|----|------------|----|----|------------|----|----|-----------|------------|-------------|----|----------|----|--------------|------------|
| 31          | 30 | 29         | 28 | 27 | 26         | 25 | 24 | 23        | 22         | 21          | 20 | 19       | 18 | 17           | 16         |
| Reserved    |    |            |    |    | MCO[2:0]   |    |    | Res.      | USB<br>PRE | PLLMUL[3:0] |    |          |    | PLL<br>XTPRE | PLL<br>SRC |
|             |    |            |    |    | rw         | rw | rw |           | rw         | rw          | rw | rw       | rw | rw           |            |
| 15          | 14 | 13         | 12 | 11 | 10         | 9  | 8  | 7         | 6          | 5           | 4  | 3        | 2  | 1            | 0          |
| ADCPRE[1:0] |    | PPRE2[2:0] |    |    | PPRE1[2:0] |    |    | HPRE[3:0] |            |             |    | SWS[1:0] |    | SW[1:0]      |            |
| rw          | rw | rw         | rw | rw | rw         | rw | rw | rw        | rw         | rw          | rw | r        | r  | rw           | rw         |


# FLASH\_ACR :LATENCY, PRFTBE

## Latency

000 Zero wait state, if  $0 < \text{SYSCLK} < 24 \text{ MHz}$


001 One wait state, if  $24 \text{ MHz} < \text{SYSCLK} < 48 \text{ MHz}$

010 Two wait states, if  $48 \text{ MHz} < \text{SYSCLK} < 72 \text{ MHz}$



Prefetch buffer enable  
0: Prefetch is disabled  
1: Prefetch is enabled

# RCC\_CFGR :SW



# RCC\_CFGR :SW

System clock switch

00: HSI selected as system clock

01: HSE selected as system clock

10: PLL selected as system clock

11: not allowed

|             |    |            |    |    |            |    |    |           |            |             |    |          |    |         |              |            |
|-------------|----|------------|----|----|------------|----|----|-----------|------------|-------------|----|----------|----|---------|--------------|------------|
| 31          | 30 | 29         | 28 | 27 | 26         | 25 | 24 | 23        | 22         | 21          | 20 | 19       | 18 | 17      | 16           |            |
| Reserved    |    |            |    |    | MCO[2:0]   |    |    | Res.      | USB<br>PRE | PLLMUL[3:0] |    |          |    |         | PLL<br>XTPRE | PLL<br>SRC |
|             |    |            |    |    | rw         | rw | rw |           | rw         | rw          | rw | rw       | rw | rw      | rw           |            |
| 15          | 14 | 13         | 12 | 11 | 10         | 9  | 8  | 7         | 6          | 5           | 4  | 3        | 2  | 1       | 0            |            |
| ADCPRE[1:0] |    | PPRE2[2:0] |    |    | PPRE1[2:0] |    |    | HPRE[3:0] |            |             |    | SWS[1:0] |    | SW[1:0] |              |            |
| rw          | rw | rw         | rw | rw | rw         | rw | rw | rw        | rw         | rw          | rw | r        | r  | rw      | rw           |            |

# RCC\_CFGR :SW

```
#include "ClkConfig.h"
```

```
Void clock_config(void){
```

```
...
```

```
if(RCC->CR & RCC_CR_HSERDY) != 0x0){
```

```
...
```

```
RCC->CFGR &= ~RCC_CFGR_SW;
```

```
RCC->CFGR |= RCC_CFGR_SW_PLL;
```

```
}
```

```
}
```

# RCC\_CFGR :SWS

System clock switch status

00: HSI oscillator used as system clock

01: HSE oscillator used as system clock

10: PLL used as system clock

11: not applicable

|             |    |            |    |    |            |    |    |           |            |             |    |          |    |              |            |
|-------------|----|------------|----|----|------------|----|----|-----------|------------|-------------|----|----------|----|--------------|------------|
| 31          | 30 | 29         | 28 | 27 | 26         | 25 | 24 | 23        | 22         | 21          | 20 | 19       | 18 | 17           | 16         |
| Reserved    |    |            |    |    | MCO[2:0]   |    |    | Res.      | USB<br>PRE | PLLMUL[3:0] |    |          |    | PLL<br>XTPRE | PLL<br>SRC |
|             |    |            |    |    | rw         | rw | rw |           | rw         | rw          | rw | rw       | rw | rw           | rw         |
| 15          | 14 | 13         | 12 | 11 | 10         | 9  | 8  | 7         | 6          | 5           | 4  | 3        | 2  | 1            | 0          |
| ADCPRE[1:0] |    | PPRE2[2:0] |    |    | PPRE1[2:0] |    |    | HPRE[3:0] |            |             |    | SWS[1:0] |    | SW[1:0]      |            |
| rw          | rw | rw         | rw | rw | rw         | rw | rw | rw        | rw         | rw          | rw | r        | r  | rw           | rw         |

# RCC\_CFGR :SWS

```
#include "ClkConfig.h"
```

```
Void clock_config(void){
```

```
...
```

```
RCC->CFGR &= ~RCC_CFGR_SW;
```

```
RCC->CFGR |= RCC_CFGR_SW_PLL;
```

```
while( (RCC->CFGR & RCC_CFGR_SWS) != 0x08);
```

```
}
```

```
}
```

# **SYSTEM CONFIGS**



# DEBUG :SERIAL WIRE

The screenshot displays the 'SYS Mode and Configuration' interface, which is divided into two main sections: 'Mode' and 'Configuration'.

**Mode Section:**

- Debug:** A dropdown menu is set to 'Serial Wire'. Below it, a list of options includes 'No Debug', 'Serial Wire' (selected), 'JTAG (4 pins)', 'JTAG (5 pins)', and 'Trace Asynchronous Sw'.
- Timebase:** A section for configuring the timebase, currently empty.

**Configuration Section:**

- A warning message states: "Warning: This peripheral has no parameters to be configured."

**Pinout View:**

The 'Pinout view' tab is active, showing a diagram of the microcontroller's pins. The pins are arranged in two columns:

- Left Column (Top to Bottom):** PB6, PB5, PB4, PB3, PA15, PA14 (highlighted in green).
- Right Column (Top to Bottom):** VDD, VSS, PA13 (highlighted in green), PA12, PA11, PA10.

Labels for the pinout view include:

- SYS\_JTCK-SWCLK:** Located vertically next to the top of the pinout diagram.
- SYS\_JTMS-SWDIO:** Located to the right of the bottom of the pinout diagram.

The bottom of the interface features a toolbar with icons for zooming, panning, and other navigation functions.

# RCC\_APB2ENR : AFIOEN

Alternate function IO clock enable  
0: Alternate Function IO clock disabled  
1: Alternate Function IO clock enabled

| 31         | 30           | 29         | 28         | 27         | 26         | 25         | 24         | 23         | 22         | 21          | 20          | 19         | 18         | 17   | 16         |
|------------|--------------|------------|------------|------------|------------|------------|------------|------------|------------|-------------|-------------|------------|------------|------|------------|
| Reserved   |              |            |            |            |            |            |            |            |            | TIM11<br>EN | TIM10<br>EN | TIM9<br>EN | Reserved   |      |            |
|            |              |            |            |            |            |            |            |            |            | rw          | rw          | rw         |            |      |            |
| 15         | 14           | 13         | 12         | 11         | 10         | 9          | 8          | 7          | 6          | 5           | 4           | 3          | 2          | 1    | 0          |
| ADC3<br>EN | USART<br>1EN | TIM8<br>EN | SPI1<br>EN | TIM1<br>EN | ADC2<br>EN | ADC1<br>EN | IOPG<br>EN | IOPF<br>EN | IOPE<br>EN | IOPD<br>EN  | IOPC<br>EN  | IOPB<br>EN | IOPA<br>EN | Res. | AFIO<br>EN |
| rw         | rw           | rw         | rw         | rw         | rw         | rw         | rw         | rw         | rw         | rw          | rw          | rw         | rw         |      | rw         |

# RCC\_APB2ENR :AFIOEN

```
#include "ClkConfig.h"
```

```
Void system_config(void){  
    RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;  
  
}
```

## 100: JTAG-DP Disabled and SW-DP Disabled

[illegible]


# AFIO\_MAPR :SWJ\_CFG[2:0]

```
#include "ClkConfig.h"
```


```
Void system_config(void){  
    RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;  
    AFIO->MAPR &= ~AFIO_MAPR_SWJ_CFG;  
    AFIO->MAPR |= AFIO_MAPR_SWJ_CFG_1;  
  
}
```

**GPIO Enable**

# GPIO MAP




# **GPIO MODE**






# PUSH PULL / OPEN DRAIN



Push/Pull Output Driver



Open-Drain Output Driver



# RCC\_APB2ENR :IOPAEN

**RCC->APB2ENR |= RCC\_APB2ENR\_IOPAEN**

## GPIO<sub>x</sub>\_CRL :MODE<sub>y</sub>[1:0]

# GPIOA\_CRL :MODE<sub>y</sub>[1:0]

```
RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;  
GPIOA->CRL |= GPIO_CRL_MODE0;
```

[illegible]

## **GPIOA\_CRL :CNFy[1:0]**

```
RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;  
GPIOA->CRL |= GPIO_CRL_MODE0;  
GPIOA->CRL &= ~GPIO_CRL_CNF0;
```