


Microcontroller

Department of Electrical Engineering
Iran University of Science and Technology




Clock configuration

Three different clock sources can be used to drive the system clock (SYSCLK).






Clock tree





Clock tree





Main buses

Three different clock sources can be used to drive the system clock (SYSCLK).

AHB

APB2

APB1


- Transfers data between the CPU and high-speed peripherals
- The maximum frequency of the <u>AHB</u> and the <u>APB2</u> domains is 72 MHz
- The maximum allowed frequency of the <u>APB1</u> domain is 36 MHz



Main buses

Prescaler: divide the clock frequency

PLL: synthesize higher frequencies from a lower-frequency clock source





Library

main.c

Blink.c

Blink.h

```
#include <stdio.h>
#include "Blink.h"
int main()
 return 0;
```

```
#include "Blink.h"
void Blink_func(void)
```

```
#ifndef __Blink_H
#define Blink H
#include <string.h>
#define LED GPIO PIN 13
void Blink_func(void);
#endif
```



Library

ClkConfig.h

```
#ifndef ClkConfig_H
#define ClkConfig_H
#include "stm32f1xx.h"
void system_config(void);
void clock_config (void);
#endif
```




Library

ClkConfig.c

```
#include "ClkConfig.h"
void system_config(void){
//our code comes here!
void clock_config(void){
//our code comes here!
```

HSE ENABLE





RCC_CR:HSEBYP

External high-speed clock bypass 0: external 4-16 MHz oscillator not bypassed 1: external 4-16 MHz oscillator bypassed with external clock 31 20 19 18 17 16 30 29 28 27 26 25 24 23 22 21 **HSE** PLL CSS **HSE HSE PLLON RDY** BYP ON **RDY** ON Reserved Reserved rw rw rw r rw 15 14 13 12 11 10 5 4 3 2 9 8 6 0 HSI HSICAL[7:0] HSITRIM[4:0] **HSION RDY** Res. rw rw rw rw rw rw



RCC_CR:HSEBYP

Clock source	Hardware configuration
External clock	OSC_IN OSC_OUT GPIO (OSC_EN as AF) External source
Crystal/Ceramic resonators	OSC_IN OSC_OUT CL1 Load capacitors



RCC_CR : HSEBYP

```
#include "ClkConfig.h"
void clock_config(void){
RCC->CR &= ~RCC_CR_HSEBYP;
```



RCC_CR : HSEON

HSE clock enable

0: HSE oscillator OFF

1: HSE oscillator ON

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Rese	erved			PLL RDY	PLLON		Reserved				HSE BYP	HSE RDY	HSE ON
						r	rw					rw	rw	r	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	HSICAL[7:0]									SITRIM[4	:0]		Res.	HSI RDY	HSION
r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw		r	rw




RCC_CR : HSEON

```
#include "ClkConfig.h"
Void clock_config(void){
RCC->CR &= ~RCC_CR_HSEBYP;
RCC->CR |= RCC_CR_HSEON;
```



RCC_CR : HSERDY






RCC_CR : HSERDY


```
#include "ClkConfig.h"
Void clock_config(void){
RCC->CR &= ~RCC_CR_HSEBYP;
RCC->CR |= RCC_CR_HSEON;
while ((RCC->CR & RCC_CR_HSERDY) == 0x00) {
```

PLL CONFIGURATIONS





RCC_CFGR :PLLXTPRE:





RCC_CFGR :PLLXTPRE:

```
#include "ClkConfig.h"
Void clock_config(void){
while ((RCC->CR \& RCC\_CR\_HSERDY) == 0x00) \{ \}
if(RCC->CR & RCC\_CR\_HSERDY) != 0x0){
  RCC->CFGR &= ~RCC_CFGR_PLLXTPRE;
```



RCC_CFGR :PLLSRC

PLL entry clock source

0: HSI oscillator clock / 2 selected as PLL input clock

1: HSE oscillator clock selected as PLL input clock

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Reserved	l			MCO[2:0]	l	Res.	USB PRE		PLLM	JL[3:0]		PLL XTPRE	PLL SRC
					rw	rw	rw		rw	rw rw rw			rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCP	RE[1:0]	Р	PRE2[2:0	0]	F	PRE1[2:0	0]		HPRI	E[3:0] SWS[1:0]			3[1:0]	SW[1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw




RCC_CFGR :PLLSRC

```
#include "ClkConfig.h"
Void clock_config(void){
while ((RCC->CR & RCC_CR_HSERDY) == 0x00) {}
if(RCC->CR & RCC\_CR\_HSERDY) != 0x0){
  RCC->CFGR &= ~RCC_CFGR_PLLXTPRE;
  RCC->CFGR |= RCC_CFGR_PLLSRC;
```




RCC_CFGR :PLLMULL






RCC_CR:PLLON






RCC_CR :PLLRDY





RCC_CR :PLLRDY

```
#include "ClkConfig.h"
Void clock_config(void){
if(RCC->CR & RCC\_CR\_HSERDY) != 0x0){
while((RCC->CR & RCC_CR_PLLRDY)==0x0);
```






AHB prescaler0xx: HCLK not divided

0xxx: SYSCLK not divided 1000: SYSCLK divided by 2


. . .

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Reserved	I			MCO[2:0]		Res.	USB PRE	PLLMUL[3:0] rw rw rw rw			PLL XTPRE	PLL SRC	
					rw	rw	rw		rw				rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCP	RE[1:0]	P	PRE2[2:0	0]	PPRE1[2:0]			HPRE[3:0] SI			SWS	[1:0]	SW[[1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw

Warning: the software has to set correctly these bits to not exceed 36 MHz on this domain









Warning: the software has to set correctly these bits to not exceed 36 MHz on this domain



```
#include "ClkConfig.h"
Void clock_config(void){
RCC->CFGR &= ~RCC_CFGR_PPRE1;
RCC->CFGR |= RCC_CFGR_PPRE1_2;
// or RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
```









FLASH_ACR :LATENCY, PRFTBE


Latency
000 Zero wait state, if 0 < SYSCLK < 24 MHz
001 One wait state, if 24 MHz < SYSCLK < 48 MHz
010 Two wait states, if 48 MHz < SYSCLK < 72 MHz

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Doc	PRFTBS	PRFTBE	HLFCYA	l	ATENCY	′					
Reserved											rw	rw	rw	rw	rw

Prefetch buffer enable 0: Prefetch is disabled

1: Prefetch is enabled

RCC_CFGR :SW





RCC_CFGR :SW

System clock switch

00: HSI selected as system clock

01: HSE selected as system clock

10: PLL selected as system clock

11: not allowed

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Reserved	I			MCO[2:0]		Res.	USB PRE		PLLM	JL[3:0]		PLL XTPRE	PLL SRC
					rw	rw	rw		rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCPRE[1:0] PPRE2[2:0]				0]	PPRE1[2:0]				HPRI	E[3:0] SWS[1:0]		SW[1:0]		
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw



RCC_CFGR :SW

```
#include "ClkConfig.h"
Void clock_config(void){
if(RCC->CR & RCC\_CR\_HSERDY) != 0x0){
RCC->CFGR &= ~RCC_CFGR_SW;
RCC->CFGR |= RCC_CFGR_SW_PLL;
```



RCC_CFGR :SWS

System clock switch status

00: HSI oscillator used as system clock

01: HSE oscillator used as system clock

10: PLL used as system clock

11: not applicable

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Reserved	I			MCO[2:0]		Res.	USB PRE		PLLM		PLL XTPRE	PLL SRC	
					rw	rw	rw		rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCPI	ADCPRE[1:0] PPRE2[2:0]					PPRE1[2:0]			HPRI	E[3:0]		SWS	3[1:0]	SW[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw
	•	•	•	•	•			•	•						




RCC_CFGR :SWS

```
#include "ClkConfig.h"
Void clock_config(void){
RCC->CFGR &= ~RCC_CFGR_SW;
RCC->CFGR |= RCC_CFGR_SW_PLL;
while (RCC->CFGR & RCC_CFGR_SWS) != 0x08);
```

SYSTEM CONFIGS

DEBUG: SERIAL WIRE





RCC_APB2ENR :AFIOEN

	Alternate function IO clock enable 0: Alternate Function IO clock disabled 1: Alternate Function IO clock enabled]
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TIM11 TIM10 TIM9													Reserved	
										rw	rw	rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADC3	USART 1EN	TIM8	SPI1	TIM1	ADC2	ADC1	IOPG	IOPF	IOPE	IOPD	IOPC	IOPB	IOPA		AFIO
EN		EN	Res.	EN											
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw		rw




RCC_APB2ENR : AFIOEN

```
#include "ClkConfig.h"
Void system_config(void){
RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
```



AFIO_MAPR:SWJ_CFG[2:0]





AFIO_MAPR :SWJ_CFG[2:0]

```
#include "ClkConfig.h"
Void system_config(void){
RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
AFIO->MAPR &= ~AFIO_MAPR_SWJ_CNF;
AFIO->MAPR |= AFIO_MAPR_SWJ_CNF_1;
```



Contact us



tarasarpoolaki@gmail.com

amin.feizi751381@gmail.com



www.linkedin.com/in/Tara-Sarpoolaki

www.linkedin.com/in/aminfeizishahri