


# Microcontroller

Department of Electrical Engineering
Iran University of Science and Technology




## **Clock configuration**

Three different clock sources can be used to drive the system clock (SYSCLK).






#### **Clock tree**





#### **Clock tree**





#### Main buses

Three different clock sources can be used to drive the system clock (SYSCLK).

**AHB** 

APB2

APB1


- Transfers data between the CPU and high-speed peripherals
- The maximum frequency of the <u>AHB</u> and the <u>APB2</u> domains is 72 MHz
- The maximum allowed frequency of the <u>APB1</u> domain is 36 MHz



#### Main buses

Prescaler: divide the clock frequency

PLL: synthesize higher frequencies from a lower-frequency clock source





## Library

#### main.c

#### Blink.c

#### Blink.h

```
#include <stdio.h>
#include "Blink.h"
int main()
 return 0;
```

```
#include "Blink.h"
void Blink_func(void)
```

```
#ifndef __Blink_H
#define Blink H
#include <string.h>
#define LED GPIO PIN 13
void Blink_func(void);
#endif
```



### Library

ClkConfig.h

```
#ifndef ClkConfig_H
#define ClkConfig_H
#include "stm32f1xx.h"
void system_config(void);
void clock_config (void);
#endif
```




## Library

ClkConfig.c

```
#include "ClkConfig.h"
void system_config(void){
//our code comes here!
void clock_config(void){
//our code comes here!
```

## **HSE ENABLE**





#### RCC\_CR:HSEBYP

External high-speed clock bypass 0: external 4-16 MHz oscillator not bypassed 1: external 4-16 MHz oscillator bypassed with external clock 31 20 19 18 17 16 30 29 28 27 26 25 24 23 22 21 **HSE** PLL CSS **HSE HSE PLLON RDY** BYP ON **RDY** ON Reserved Reserved rw rw rw r rw 15 14 13 12 11 10 5 4 3 2 9 8 6 0 HSI HSICAL[7:0] HSITRIM[4:0] **HSION RDY** Res. rw rw rw rw rw rw



# **RCC\_CR:**HSEBYP

Clock source	Hardware configuration
External clock	OSC_IN OSC_OUT  GPIO  (OSC_EN as AF)  External source
Crystal/Ceramic resonators	OSC_IN OSC_OUT  CL1  Load capacitors



### RCC\_CR : HSEBYP

```
#include "ClkConfig.h"
void clock_config(void){
RCC->CR &= ~RCC_CR_HSEBYP;
```



# **RCC\_CR: HSEON**

HSE clock enable

0: HSE oscillator OFF

1: HSE oscillator ON

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Rese	erved			PLL RDY	PLLON		Rese	erved		CSS ON	HSE BYP	HSE RDY	HSE ON
						r	rw					rw	rw	r	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	HSICAL[7:0]								HSITRIM[4:0]					HSI RDY	HSION
r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw		r	rw




#### RCC\_CR : HSEON

```
#include "ClkConfig.h"
Void clock_config(void){
RCC->CR &= ~RCC_CR_HSEBYP;
RCC->CR |= RCC_CR_HSEON;
```



#### RCC\_CR : HSERDY






#### RCC\_CR : HSERDY


```
#include "ClkConfig.h"
Void clock_config(void){
RCC->CR &= ~RCC_CR_HSEBYP;
RCC->CR |= RCC_CR_HSEON;
while ((RCC->CR & RCC_CR_HSERDY) == 0x00) {
```

## PLL CONFIGURATIONS





#### RCC\_CFGR :PLLXTPRE:





#### RCC\_CFGR :PLLXTPRE:

```
#include "ClkConfig.h"
Void clock_config(void){
while ((RCC->CR \& RCC\_CR\_HSERDY) == 0x00) \{ \}
if(RCC->CR \& RCC\_CR\_HSERDY) != 0x0){
  RCC->CFGR &= ~RCC_CFGR_PLLXTPRE;
```



## RCC\_CFGR :PLLSRC

PLL entry clock source

0: HSI oscillator clock / 2 selected as PLL input clock

1: HSE oscillator clock selected as PLL input clock

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Reserved				MCO[2:0]		Res.	USB PRE		PLLM	PLL XTPRE	PLL SRC		
					rw	rw	rw		rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCPI	RE[1:0]	Р	PPRE2[2:0]			PPRE1[2:0]			HPRI	E[3:0]		SWS	3[1:0]	SW[1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw




### RCC\_CFGR :PLLSRC

```
#include "ClkConfig.h"
Void clock_config(void){
while ((RCC->CR & RCC_CR_HSERDY) == 0x00) {}
if(RCC->CR & RCC\_CR\_HSERDY) != 0x0){
  RCC->CFGR &= ~RCC_CFGR_PLLXTPRE;
  RCC->CFGR |= RCC_CFGR_PLLSRC;
```




### RCC\_CFGR :PLLMULL






## **RCC\_CR:PLLON**






### RCC\_CR :PLLRDY





#### RCC\_CR :PLLRDY

```
#include "ClkConfig.h"
Void clock_config(void){
if(RCC->CR & RCC\_CR\_HSERDY) != 0x0){
while((RCC->CR & RCC_CR_PLLRDY)==0x0);
```






AHB prescaler0xx: HCLK not divided

0xxx: SYSCLK not divided 1000: SYSCLK divided by 2


. . .

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Reserved	ı			MCO[2:0]		Res.	USB PRE		PLLM		PLL XTPRE	PLL SRC	
					rw	rw	rw		rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCP	PRE[1:0] PPRE2[2:0] PPRE1[2:0]				0]		HPRE	[3:0]		SWS	[1:0]	SW[1:0]			
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw

Warning: the software has to set correctly these bits to not exceed 36 MHz on this domain









Warning: the software has to set correctly these bits to not exceed 36 MHz on this domain



```
#include "ClkConfig.h"
Void clock_config(void){
RCC->CFGR &= ~RCC_CFGR_PPRE1;
RCC->CFGR |= RCC_CFGR_PPRE1_2;
// or RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
```










## FLASH\_ACR :LATENCY, PRFTBE




31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	David											HLFCYA	l	ATENCY	′
Reserved										r	rw	rw	rw	rw	rw

Prefetch buffer enable 0: Prefetch is disabled

1: Prefetch is enabled

# RCC\_CFGR :SW





#### RCC\_CFGR :SW

System clock switch

00: HSI selected as system clock

01: HSE selected as system clock

10: PLL selected as system clock

11: not allowed

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Reserved	l			MCO[2:0]		Res.	USB PRE		PLLM		PLL XTPRE	PLL SRC	
						rw	rw	rw		rw	rw	rw	rw	rw	rw	rw
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ADCPRE[1:0] PPRE2[2:0]				0]	PPRE1[2:0]			HPRE[3:0]				SWS[1:0]			[1:0]
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw



#### RCC\_CFGR :SW

```
#include "ClkConfig.h"
Void clock_config(void){
if(RCC->CR & RCC\_CR\_HSERDY) != 0x0){
RCC->CFGR &= ~RCC_CFGR_SW;
RCC->CFGR |= RCC_CFGR_SW_PLL;
```



#### RCC\_CFGR :SWS

System clock switch status

00: HSI oscillator used as system clock

01: HSE oscillator used as system clock

10: PLL used as system clock

11: not applicable

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Reserved	d			MCO[2:0]		Res.	USB PRE		PLLM	JL[3:0]	PLL XTPR		PLL SRC
					rw	rw	rw		rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCPI	ADCPRE[1:0] PPRE2[2:0] PPRE1				PRE1[2:0	0]		HPRI	HPRE[3:0]			SWS[1:0]		1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw
	•	•	•	•	•	•		•	•						




#### RCC\_CFGR :SWS

```
#include "ClkConfig.h"
Void clock_config(void){
RCC->CFGR &= ~RCC_CFGR_SW;
RCC->CFGR |= RCC_CFGR_SW_PLL;
while (RCC->CFGR & RCC_CFGR_SWS) != 0x08);
```

# **SYSTEM CONFIGS**

# **DEBUG: SERIAL WIRE**





# RCC\_APB2ENR :AFIOEN

	Alternate function IO clock enable  0: Alternate Function IO clock disabled  1: Alternate Function IO clock enabled														]
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TIM11   TIM10   TIM9     Reserved   EN   EN   EN   Re											Reserved			
										rw	rw	rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADC3	USART 1EN	TIM8	SPI1	TIM1	ADC2	ADC1	IOPG	IOPF	IOPE	IOPD	IOPC	IOPB	IOPA		AFIO
EN		EN	EN	Res.	EN										
rw	rw	rw	rw	ΓW	ΓW	rw	rw		rw						




#### RCC\_APB2ENR :AFIOEN

```
#include "ClkConfig.h"
Void system_config(void){
RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
```



#### AFIO\_MAPR :SWJ\_CFG[2:0]






#### AFIO\_MAPR :SWJ\_CFG[2:0]

```
#include "ClkConfig.h"
Void system_config(void){
RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
AFIO->MAPR &= ~AFIO_MAPR_SWJ_CNF;
AFIO->MAPR |= AFIO_MAPR_SWJ_CNF_1;
```

# **GPIO** Enable




#### **GPIO MAP**






# **GPIO MODE**





#### **PUSH PULL / OPEN DRAIN**





#### RCC\_APB2ENR :IOPAEN

IO port A clock enable

0: IO port A clock disabled

1: IO port A clock enabled

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved											TIM9 EN		Reserved	ı
												rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADC3 EN	USART 1EN	TIM8 EN	SPI1 EN	TIM1 EN	ADC2 EN	ADC1 EN	IOPG EN	IOPF EN	IOPE EN	IOPD EN	IOPC EN	IOPB EN	IOPA EN	Res.	AFIO EN
rw	rw	rw	гw	rw		rw									



# RCC\_APB2ENR :IOPAEN

RCC->APB2ENR  = RCC_APB2ENR_IOPAEN	



#### GPIOx\_CRL :MODEy[1:0]

Port x mode bits (y=0..7)

00: Input mode (reset state)

01: Output mode, max speed 10 MHz.

10: Output mode, max speed 2 MHz.

11: Output mode, max speed 50 MHz.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CNF	7[1:0] MODE7[1:0]		CNF6[1:0]		MODE6[1:0]		CNF5[1:0]		MODE5[1:0]		CNF4[1:0]		MODE4[1:0]		
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	гw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CNF	3[1:0]	MODE	E3[1:0]	CNF	2[1:0]	MODE	2[1:0]	CNF	1[1:0]	:0] MODE1[1:0]		CNF	0[1:0]	MODE	E0[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	гw	rw



### GPIOA\_CRL :MODEy[1:0]

RCC->APB2ENR |= RCC\_APB2ENR\_IOPAEN;

**GPIOA->CRL** |= **GPIO\_CRL\_MODE0**;



#### GPIOx\_CRL :CNFy[1:0]

Port x configuration bits (y= 0 .. 7) In output mode (MODE[1:0]  $> \square 00$ ):

00: General purpose output push-pull

01: General purpose output Open-drain

10: Alternate function output Push-pull

11: Alternate function output Open-drain

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CNF	CNF7[1:0]		MODE7[1:0]		CNF6[1:0]		MODE6[1:0]		CNF5[1:0]		MODE5[1:0]		CNF4[1:0]		E4[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	ΓW	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CNF	CNF3[1:0]		MODE3[1:0]		CNF2[1:0]		MODE2[1:0]		CNF1[1:0]		MODE1[1:0]		CNF0[1:0]		E0[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	гw	rw



#### GPIOA\_CRL :CNFy[1:0]

RCC->APB2ENR |= RCC\_APB2ENR\_IOPAEN; GPIOA->CRL |= GPIO\_CRL\_MODE0; GPIOA->CRL &= ~GPIO\_CRL\_CNF0;