



IUUST


Iran University of
Science and Technology

Microcontroller


Department of Electrical Engineering
Iran University of Science and Technology

Clock configuration

Three different clock sources can be used to drive the system clock (SYSCLK).



Clock tree



Main buses

Three different clock sources can be used to drive the system clock (SYSCLK).

AHB

- Transfers data between the CPU and high-speed peripherals

APB2

- The maximum frequency of the AHB and the APB2 domains is 72 MHz


APB1

- The maximum allowed frequency of the APB1 domain is 36 MHz

Main buses

Prescaler : divide the clock frequency

PLL : synthesize higher frequencies from a lower-frequency clock source



Library

main.c

```
#include <stdio.h>
#include "Blink.h"

int main()
{
    ....

    ....
    return 0;
}
```

Blink.c

```
#include "Blink.h"

void Blink_func(void)
{

}
```

Blink.h

```
#ifndef __Blink_H
#define __Blink_H

#include <string.h>
#define LED GPIO_PIN_13

void Blink_func(void);

#endif
```

Library

ClkConfig.h

```
#ifndef __ClkConfig_H  
#define __ClkConfig_H  
#include "stm32f1xx.h"
```

```
void system_config(void);  
void clock_config (void);
```

```
#endif
```


Library

ClkConfig.c

```
#include “ClkConfig.h”
```

```
void system_config(void){
```

```
//our code comes here!
```


```
}
```

```
void clock_config(void){
```

```
//our code comes here!
```

```
}
```

HSE ENABLE




RCC_CR :HSEBYP

External high-speed clock bypass
 0: external 4-16 MHz oscillator not bypassed
 1: external 4-16 MHz oscillator bypassed
 with external clock

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved						PLL RDY	PLLON	Reserved				CSS ON	HSE BYP	HSE RDY	HSE ON
						r	rw					rw	rw	r	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HSICAL[7:0]								HSITRIM[4:0]					Res.	HSI RDY	HSION
r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw		r	rw

RCC_CR :HSEBYP



RCC_CR :HSEBYP

```
#include "ClkConfig.h"
```

```
void clock_config(void){
```

```
RCC->CR &= ~RCC_CR_HSEBYP;
```

```
}
```

RCC_CR :HSEON

HSE clock enable
0: HSE oscillator OFF
1: HSE oscillator ON

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved						PLL RDY	PLLON	Reserved				CSS ON	HSE BYP	HSE RDY	HSE ON
						r	rw					rw	rw	r	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HSICAL[7:0]								HSITRIM[4:0]					Res.	HSI RDY	HSION
r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw		r	rw

RCC_CR :HSEON

```
#include "ClkConfig.h"
```

```
Void clock_config(void){  
RCC->CR &= ~RCC_CR_HSEBYP;  
RCC->CR |= RCC_CR_HSEON;  
  
}
```

RCC_CR :HSERDY

External high-speed clock ready flag
0: HSE oscillator not ready
1: HSE oscillator ready


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved						PLL RDY	PLLON	Reserved				CSS ON	HSE BYP	HSE RDY	HSE ON
						r	rw					rw	rw	r	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HSICAL[7:0]								HSITRIM[4:0]					Res.	HSI RDY	HSION
r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw		r	rw

RCC_CR :HSERDY

```
#include "ClkConfig.h"
```

```
Void clock_config(void){  
RCC->CR &= ~RCC_CR_HSEBYP;  
RCC->CR |= RCC_CR_HSEON;  
  
while ((RCC->CR & RCC_CR_HSERDY) == 0x00) {  
}  
  
}
```

PLL CONFIGURATIONS



RCC_CFGR :PLLXTPRE:

HSE divider for PLL entry
0: HSE clock not divided
1: HSE clock divided by 2

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved					MCO[2:0]			Res.	USB PRE	PLLMUL[3:0]				PLL XTPRE	PLL SRC
					rw	rw	rw		rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCPRE[1:0]		PPRE2[2:0]			PPRE1[2:0]			HPRE[3:0]				SWS[1:0]		SW[1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw

RCC_CFGR :PLLXTPRE:

```
#include "ClkConfig.h"
```

```
Void clock_config(void){
```

```
...
```

```
while ((RCC->CR & RCC_CR_HSERDY) == 0x00) { }
```

```
if(RCC->CR & RCC_CR_HSERDY) != 0x0){
```

```
    RCC->CFGR &= ~RCC_CFGR_PLLXTPRE;
```

```
}
```

```
}
```

RCC_CFGR : PLLSRC

PLL entry clock source

0: HSI oscillator clock / 2 selected as PLL input clock

1: HSE oscillator clock selected as PLL input clock

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Reserved					MCO[2:0]			Res.	USB PRE	PLLMUL[3:0]					PLL XTPRE	PLL SRC
					rw	rw	rw		rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ADCPRE[1:0]		PPRE2[2:0]			PPRE1[2:0]			HPRE[3:0]				SWS[1:0]		SW[1:0]		
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw	

RCC_CFGR :PLLSRC

```
#include "ClkConfig.h"
```

```
Void clock_config(void){
```

```
...
```

```
while ((RCC->CR & RCC_CR_HSERDY) == 0x00) { }
```

```
if(RCC->CR & RCC_CR_HSERDY) != 0x0){
```

```
    RCC->CFGR &= ~RCC_CFGR_PLLXTPRE;
```

```
    RCC->CFGR |= RCC_CFGR_PLLSRC;
```

```
}
```

```
}
```

RCC_CFGR : PLLMULL

PLL multiplication factor
0111: PLL input clock x 9

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved					MCO[2:0]			Res.	USB PRE	PLLMUL[3:0]				PLL XTPRE	PLL SRC
					rw	rw	rw		rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCPRE[1:0]		PPRE2[2:0]			PPRE1[2:0]			HPRE[3:0]				SWS[1:0]		SW[1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw

RCC_CR : PLLON

PLL enable
0: PLL OFF
1: PLL ON

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Reserved							PLL RDY	PLLON	Reserved				CSS ON	HSE BYP	HSE RDY	HSE ON
							r						rw	rw	rw	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
HSICAL[7:0]								HSITRIM[4:0]					Res.	HSI RDY	HSION	
r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw		r	rw	

RCC_CR : PLLRDY

PLL clock ready flag
0: PLL unlocked
1: PLL locked

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved						PLL RDY	PLLON	Reserved				CSS ON	HSE BYP	HSE RDY	HSE ON
						r	rw					rw	rw	r	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HSICAL[7:0]								HSITRIM[4:0]					Res.	HSI RDY	HSION
r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw		r	rw

RCC_CR : PLLRDY

```
#include "ClkConfig.h"
```

```
Void clock_config(void){
```

```
...
```

```
if(RCC->CR & RCC_CR_HSERDY) != 0x0){
```


```
...
```

```
while( (RCC->CR & RCC_CR_PLLRDY)==0x0 );
```

```
}
```

```
}
```

RCC_CFGR :HPRE



RCC_CFGR :HPRE

AHB prescaler0xx: HCLK not divided
0xxx: SYSCLK not divided
1000: SYSCLK divided by 2
...

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved					MCO[2:0]			Res.	USB PRE	PLLMUL[3:0]				PLL XTPRE	PLL SRC
					rw	rw	rw		rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCPRE[1:0]		PPRE2[2:0]			PPRE1[2:0]			HPRE[3:0]				SWS[1:0]		SW[1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw


Warning: the software has to set correctly these bits to not exceed 36 MHz on this domain

RCC_CFGR :PPRE1

Hz)

Hz)

k Mux



RCC_CFGR :PPRE1

APB low-speed prescaler (APB1)
 0xx: HCLK not divided
 100: HCLK divided by 2
 101: HCLK divided by 4
 110: HCLK divided by 8
 111: HCLK divided by 16

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved					MCO[2:0]			Res.	USB PRE	PLLMUL[3:0]				PLL XTPRE	PLL SRC
					rw	rw	rw		rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCPRE[1:0]		PPRE2[2:0]			PPRE1[2:0]			HPRE[3:0]				SWS[1:0]		SW[1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw

Warning: the software has to set correctly these bits to not exceed 36 MHz on this domain

RCC_CFGR :PPRE1

```
#include "ClkConfig.h"
```

```
Void clock_config(void){
```

```
...
```

```
RCC->CFGR &= ~RCC_CFGR_PPRE1;
```

```
  RCC->CFGR |=  RCC_CFGR_PPRE1_2;
```

```
// or RCC->CFGR |=  RCC_CFGR_PPRE1_DIV2;
```

```
}
```


```
}
```

RCC_CFGR :PPRE2

Hz)

Hz)

k Mux



RCC_CFGR :PPRE2

APB high-speed prescaler (APB2)
 0xx: HCLK not divided
 100: HCLK divided by 2
 101: HCLK divided by 4
 110: HCLK divided by 8
 111: HCLK divided by 16

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved					MCO[2:0]			Res.	USB PRE	PLLMUL[3:0]				PLL XTPRE	PLL SRC
					rw	rw	rw		rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCPRE[1:0]		PPRE2[2:0]			PPRE1[2:0]			HPRE[3:0]				SWS[1:0]		SW[1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw


FLASH_ACR :LATENCY, PRFTBE

Latency

000 Zero wait state, if $0 < \text{SYSCLK} < 24 \text{ MHz}$


001 One wait state, if $24 \text{ MHz} < \text{SYSCLK} < 48 \text{ MHz}$

010 Two wait states, if $48 \text{ MHz} < \text{SYSCLK} < 72 \text{ MHz}$



Prefetch buffer enable
0: Prefetch is disabled
1: Prefetch is enabled

RCC_CFGR :SW



RCC_CFGR :SW

System clock switch

00: HSI selected as system clock

01: HSE selected as system clock

10: PLL selected as system clock

11: not allowed

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Reserved					MCO[2:0]			Res.	USB PRE	PLLMUL[3:0]					PLL XTPRE	PLL SRC
					rw	rw	rw		rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ADCPRE[1:0]		PPRE2[2:0]			PPRE1[2:0]			HPRE[3:0]				SWS[1:0]		SW[1:0]		
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw	

RCC_CFGR :SW

```
#include "ClkConfig.h"
```

```
Void clock_config(void){
```

```
...
```

```
if(RCC->CR & RCC_CR_HSERDY) != 0x0){
```

```
...
```

```
RCC->CFGR &= ~RCC_CFGR_SW;
```

```
RCC->CFGR |= RCC_CFGR_SW_PLL;
```

```
}
```

```
}
```

RCC_CFGR :SWS

System clock switch status

00: HSI oscillator used as system clock

01: HSE oscillator used as system clock

10: PLL used as system clock

11: not applicable

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved					MCO[2:0]			Res.	USB PRE	PLLMUL[3:0]				PLL XTPRE	PLL SRC
					rw	rw	rw		rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCPRE[1:0]		PPRE2[2:0]			PPRE1[2:0]			HPRE[3:0]				SWS[1:0]		SW[1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw

RCC_CFGR :SWS

```
#include "ClkConfig.h"
```

```
Void clock_config(void){
```

```
...
```

```
RCC->CFGR &= ~RCC_CFGR_SW;
```

```
RCC->CFGR |= RCC_CFGR_SW_PLL;
```

```
while( (RCC->CFGR & RCC_CFGR_SWS) != 0x08);
```

```
}
```

```
}
```

SYSTEM CONFIGS

DEBUG :SERIAL WIRE

The screenshot displays the 'SYS Mode and Configuration' interface, which is divided into two main sections: 'Mode' and 'Configuration'.

Mode Section:

- Debug:** A dropdown menu is set to 'Serial Wire'. Below it, a list of options is shown: 'No Debug', 'Serial Wire' (selected), 'JTAG (4 pins)', 'JTAG (5 pins)', and 'Trace Asynchronous Sw'.
- Timebase:** A dropdown menu is also visible, currently showing 'Serial Wire'.

Configuration Section:

- A warning message is displayed: **Warning: This peripheral has no parameters to be configured.**

Pinout View:

The 'Pinout view' tab is active, showing a diagram of the microcontroller's pins. The pins are arranged in two columns:

- Left Column:** PB6, PB5, PB4, PB3, PA15, PA14.
- Right Column:** VDD, VSS, PA13, PA12, PA11, PA10.

Labels for the pinout view include:

- SYS_JTCK-SWCLK:** Points to the PA14 pin.
- SYS_JTMS-SWDIO:** Points to the PA13 pin.

The PA14 and PA13 pins are highlighted in green, indicating they are configured for Serial Wire debug.

RCC_APB2ENR : AFIOEN

Alternate function IO clock enable
0: Alternate Function IO clock disabled
1: Alternate Function IO clock enabled

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved										TIM11 EN	TIM10 EN	TIM9 EN	Reserved		
										rw	rw	rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADC3 EN	USART 1EN	TIM8 EN	SPI1 EN	TIM1 EN	ADC2 EN	ADC1 EN	IOPG EN	IOPF EN	IOPE EN	IOPD EN	IOPC EN	IOPB EN	IOPA EN	Res.	AFIO EN
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw		rw

RCC_APB2ENR :AFIOEN

```
#include "ClkConfig.h"
```

```
Void system_config(void){  
    RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;  
  
}
```


AFIO_MAPR :SWJ_CFG[2:0]

```
#include "ClkConfig.h"
```

```
Void system_config(void){  
    RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;  
    AFIO->MAPR &= ~AFIO_MAPR_SWJ_CFG;  
    AFIO->MAPR |= AFIO_MAPR_SWJ_CFG_1;  
  
}
```

Contact us



tarasarpoolaki@gmail.com

amin.feizi751381@gmail.com



www.linkedin.com/in/Tara-Sarpoolaki

www.linkedin.com/in/aminfeizishahri