




IUUST
Iran University of
Science and Technology


Microcontroller

Department of Electrical Engineering
Iran University of Science and Technology

TIMER



TIMER




Notes:

Reg Preload registers transferred to active registers on U event according to control bit

⚡ Event

⚡ Interrupt & DMA output

TIMER



* All STM32 timers are based on the same scalable architecture.

TIMER

KEY FEATURES

All timers are based on the same scalable architecture

Multiple timers can be linked and synchronized

Each timer channel is configurable independently


Multiple interconnect with other peripherals

Number of IO


16 bit

Features

TIMER




TIMER-OUTPUT COMPARE



TIMER-OUTPUT COMPARE TOGGLE

Three-phase pulse train from the Output Compare Channels of a general purpose timer



TIMER-OUTPUT COMPARE

To configure the timer in one of these modes:

1. Select the clock source.
2. Write the desired data in the ARR and CCRx registers.
3. Configure the output mode:
 - a) Select the output compare mode: timing / active / inactive / toggle.
 - b) In case of active, inactive and toggle modes, select the polarity by writing CCxP in CCER register.
 - c) Disable the preload feature for CCx by writing OCxPE in CCMRx register.
 - d) Enable the capture / compare output by writing CCxE in CCER register.
4. Enable the counter by setting the CEN bit in the TIMx_CR1 register.
5. Set the CCxIE / CCxDE bit if an interrupt / DMA request is to be generated.

1. Select the clock source.

2. Write the desired data in the ARR and CCRx registers.

TIMx_ARR

ARR[15:0]: Auto-reload value

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ARR[15:0]															
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w

CCR1[15:0]: Capture/Compare 1 value

[illegible]

TIMx_CCMR1

OC1M: Output compare 1 mode
011: Toggle - OC1REF toggles when
TIMx_CNT=TIMx_CCR1.

[illegible]

3. Configure the output mode:

b) select the polarity by writing CCxP in CCER register.

TIMx_CCER

CC1P: Capture/Compare 1 output polarity
CC1 channel configured as output:
0: OC1 active high.
1: OC1 active low.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved		CC4P	CC4E	Reserved		CC3P	CC3E	Reserved		CC2P	CC2E	Reserved		CC1P	CC1E
		rw	rw			rw	rw			rw	rw			rw	rw

TIMx_CCMR1

OC1PE: Output compare 1 preload enable
0: Preload register on TIMx_CCR1 disabled.
1: Preload register on TIMx_CCR1 enabled

[illegible]

3. Configure the output mode:

d) Enable the capture / compare output

TIMx_CCER

CC1E: Capture/Compare 1 output enable

CC1 channel configured as output:

0: Off - OC1 is not active.

1: On - OC1 signal is output on the corresponding output pin

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	CC4P	CC4E	Reserved	Reserved	Reserved	CC3P	CC3E	Reserved	Reserved	CC2P	CC2E	Reserved	Reserved	CC1P	CC1E
	rw	rw				rw	rw			rw	rw			rw	rw

TIMx_CR1

CEN: Counter enable
0: Counter disabled
1: Counter enabled

[illegible]

Contact us



tarasarpoolaki@gmail.com

amin.feizi751381@gmail.com



www.linkedin.com/in/Tara-Sarpoolaki

www.linkedin.com/in/aminfeizishahri

