

#### Звіт

3 лабораторної роботи № 3


3 дисципліни "Моделювання комп'ютерних систем"

На тему: "Поведінковий опис цифрового автомата. Перевірка роботи автомата за допомогою стенда"

Варіант – 19

Виконав: ст.гр. KI-202 Панасюк Т.Ю. Перевірив: Старший викладач Козак Н.Б. **Мета роботи :** На базі стенда Elbert V2 – Spartan 3A FPGA, реалізувати цифровий автомат для обчислення значення виразу дотримуючись наступних вимог:

- Функціонал пристрою повинен бути реалізований згідно отриманого варіанту завдання. Дивись розділ ЗАВДАННЯ:
- 2. Пристрій повинен бути ітераційним (АЛП *(ALU)* повинен виконувати за один такт одну операцію), та реалізованим згідно наступної структурної схеми (*Малюнок 1*):



Малюнок 1 - Структурна схема автомата.

5

((1 << OP1) + OP2) - OP1

### Виконання роботи:

```
Файл CU.vhd:
-- Company:
-- Engineer:
-- Create Date:
              16:27:31 04/27/2023
-- Design Name:
-- Module Name:
                 CU - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity CU intf is
     port(CLOCK
                            : IN STD LOGIC;
            RESET
                            : IN STD LOGIC;
            ENTER OP1
                            : IN STD LOGIC;
            ENTER OP2
                            : IN STD LOGIC;
            CALCULATE
                            : IN STD LOGIC;
            RAM WR : OUT STD LOGIC;
```

```
RAM ADDR BUS: OUT STD LOGIC VECTOR(1 downto 0);
                               : OUT STD LOGIC VECTOR(7 downto 0):=
            CONSTANT BUS
"0000001":
            ACC WR: OUT STD LOGIC;
            ACC RST: OUT STD LOGIC;
            IN SEL: OUT STD LOGIC VECTOR(1 downto 0);
            OP CODE BUS: OUT STD LOGIC VECTOR(1 downto 0)
end CU intf;
architecture CU arch of CU intf is
type cu state type is (cu rst, cu idle, cu load op1, cu load op2, cu run calc0,
cu run calc1, cu run calc2, cu run calc3, cu finish);
signal cu cur state : cu state type;
signal cu next state : cu state type;
begin
                       <= "00000001";
CONSTANT BUS
CU SYNC PROC: process (CLOCK)
 begin
   if (rising edge(CLOCK)) then
     if (RESET = '1') then
      cu cur state <= cu rst;
     else
      cu cur state <= cu next state;
     end if:
   end if;
 end process;
     CUNEXT STATE DECODE: process (cu cur state, ENTER OP1,
ENTER OP2, CALCULATE)
 begin
   --declare default state for next state to avoid latches
   cu next state <= cu cur state; --default is to stay in current state
   --insert statements to decode next state
   --below is a simple example
           case(cu cur state) is
                when cu rst
                      cu next state <= cu idle;
                when cu idle
                      if (ENTER OP1 = '1') then
                            cu next state <= cu load op1;
                      elsif (ENTER OP2 = '1') then
                            cu next state <= cu load op2;
                      elsif (CALCULATE = '1') then
                            cu next state <= cu run calc0;
```

```
else
                         cu_next_state <= cu_idle;
                    end if;
              when cu load op1
                                   =>
                    cu next state <= cu idle;
              when cu load op2 =>
                    cu next state <= cu idle;
              when cu run calc0 = >
                    cu next state <= cu run calc1;
              when cu run calc1 =>
                    cu next state <= cu run calc2;
              when cu run calc2 = >
                    cu next state <= cu run calc3;
              when cu run calc3 =>
                    cu next state <= cu finish;
              when cu finish =>
                    cu next state <= cu finish;
              when others =>
                    cu next state <= cu idle;
         end case;
end process;
CU OUTPUT DECODE: process (cu cur state)
begin
         case(cu cur state) is
              when cu_rst
                    IN SEL
                                          <= "00";
                    OP CODE BUS \leq 000";
                    RAM_ADDR_BUS <= "00";
RAM_WR <= '0';
ACC_RST <= '1';
                    ACC_RST
ACC_WR
                                      <= '0';
              when cu idle
                                   =>
                                          <= "00";
                    IN SEL
                    OP CODE BUS \leq 000;
                    RAM_ADDR_BUS <= "00";
                                        <= '0';
<= '0';
                    RAM WR
                    ACC RST
                                   <= '0';
                    ACC_WR
              when cu load op1
                                   =>
                    IN_SEL
                                          <= "00";
                    OP CODE BUS \leq 000";
                    RAM_ADDR_BUS <= "00";
                                        <= '1';
<= '0';
                    RAM WR
                    ACC RST
                                        <= '1';
                    ACC WR
```

```
when cu load op2
                    =>
                         <= "00";
     IN SEL
     OP CODE BUS \leq 000";
                         <= "01";
     RAM ADDR BUS
     RAM WR
                         <= '1';
     ACC RST
                         <= '0';
     ACC WR
                         <= '1';
when cu run calc0 = >
     IN SEL
                         <= "10";
     OP CODE BUS \leq 000";
                         <= "00";
     RAM ADDR BUS
                         <= '0';
     RAM WR
     ACC RST
                         <= '0';
     ACC WR
                         <= '1';
when cu run calc1 =>
     IN SEL
                         <= "01";
     OP CODE BUS <= "11";
                         <= "00";
     RAM ADDR BUS
     RAM_WR
                         <= '0';
     ACC RST
                         <= '0';
     ACC_WR
                         <= '1';
when cu run calc2 = >
                         <= "01";
     IN SEL
     OP CODE BUS <= "01";
                         <= "01";
     RAM ADDR BUS
     RAM WR
                         <= '0';
     ACC_RST
                         <= '0';
     ACC WR
                         <= '1';
when cu run calc3 = >
                         <= "01";
     IN SEL
     OP CODE BUS <= "10";
                         <= "00";
     RAM ADDR BUS
     RAM WR
                         <= '0';
     ACC RST
                         <= '0';
     ACC WR
                         <= '1';
when cu finish
               =>
     IN SEL
                         <= "00":
     OP CODE BUS \leq 000";
                         <= "00";
     RAM ADDR BUS
                         <= '0';
     RAM WR
     ACC RST
                         <= '0';
     ACC_WR
                         <= '0';
when others
                         <= "00";
     IN SEL
     OP CODE BUS \leq 000";
                         <= "00";
     RAM ADDR BUS
     RAM WR
                         <= '0';
```


ACC\_RST <= '0'; ACC\_WR <= '0';

end case;

end process; end CU arch;

#### Елемент CU:

# CU\_intf



#### Файл MUX.vhd:

\_\_\_\_\_

- -- Company:
- -- Engineer:

--

-- Create Date: 15:06:55 04/27/2023

-- Design Name:

-- Module Name: MUX - Behavioral

-- Project Name:

- -- Target Devices:
- -- Tool versions:
- -- Description:

--

-- Dependencies:

--

- -- Revision:
- -- Revision 0.01 File Created
- -- Additional Comments:

--

\_\_\_\_\_\_

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

```
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity MUX intf is
     port(
           DATA IN
                               : IN STD LOGIC VECTOR(7 downto 0);
           CONSTANT BUS: IN STD LOGIC VECTOR(7 downto 0);
           RAM DATA OUT BUS: IN STD LOGIC VECTOR(7 downto 0);
                                    : IN STD LOGIC VECTOR(1 downto
           IN SEL
0);
           IN SEL OUT BUS: OUT std logic vector(7 downto 0)
end MUX intf;
architecture MUX arch of MUX intf is
begin
INSEL A MUX: process(DATA IN, CONSTANT BUS,
RAM DATA OUT BUS, IN SEL)
     begin
          if(IN SEL = "00") then
               IN SEL OUT BUS <= DATA IN;
          elsif(IN SEL = "01") then
               IN SEL OUT BUS <= RAM DATA OUT BUS;
          else
               IN SEL OUT BUS <= CONSTANT BUS;
          end if;
     end process INSEL A MUX;
end MUX arch;
Елемент MUX:
```

IN_SEL_OUT_BUS(7:0)	
IN_SEL(1:0){	
RAM_DATA_OUT_BUS(7:0)[	
CONSTANT_BUS(7:0)	
DATA_IN(7:0)[	

# MUX\_intf

Файл RAM.vhd: -- Company: -- Engineer: -- Create Date: 16:49:14 04/27/2023 -- Design Name: -- Module Name: RAM - Behavioral -- Project Name: -- Target Devices: -- Tool versions: -- Description: -- Dependencies: -- Revision: -- Revision 0.01 - File Created -- Additional Comments: library IEEE; use IEEE.STD LOGIC 1164.ALL; -- Uncomment the following library declaration if using -- arithmetic functions with Signed or Unsigned values use IEEE.NUMERIC STD.ALL; use IEEE.STD LOGIC UNSIGNED.ALL;

- -- Uncomment the following library declaration if instantiating
- -- any Xilinx primitives in this code.
- --library UNISIM;
- --use UNISIM.VComponents.all;

```
entity RAM intf is
port(
          RAM WR
                                  : IN STD LOGIC;
          RAM ADDR BUS
                                  : IN STD LOGIC VECTOR(1 downto
0);
          ACC DATA IN BUS: IN STD LOGIC VECTOR(7 downto 0);
         RAM DATA OUT BUS: OUT STD LOGIC VECTOR(7 downto 0);
          CLOCK
                        : IN STD LOGIC
          );
end RAM intf;
architecture RAM arch of RAM intf is
type ram_type is array (3 downto 0) of STD_LOGIC_VECTOR(7 downto 0);
signal RAM UNIT
                             : ram type;
signal RAM DATA IN BUS: STD LOGIC VECTOR(7 downto 0);
begin
     RAM DATA IN BUS <= ACC DATA IN BUS;
     RAM: process(CLOCK, RAM ADDR BUS, RAM UNIT)
     begin
          if (rising edge(CLOCK)) then
              if (RAM WR = '1') then
                   RAM UNIT(conv integer(RAM ADDR BUS)) <=
RAM DATA IN BUS;
              end if;
          end if;
          RAM DATA OUT BUS <=
RAM UNIT(conv integer(RAM ADDR BUS));
     end process RAM;
end RAM arch;
Елемент RAM:
```

## RAM\_intf

```
RAM_WR RAM_DATA_OUT_BUS(7:0)

CLOCK

RAM_ADDR_BUS(1:0)

ACC_DATA_IN_BUS(7:0)
```

```
Файл ALU.vhd:
```

```
-- Company:
-- Engineer:
-- Create Date: 16:13:46 04/27/2023
-- Design Name:
-- Module Name: ALU - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity ALU intf is
port(
           IN SEL OUT BUS: IN STD LOGIC VECTOR(7 downto 0);
           ACC DATA OUT BUS: IN STD LOGIC VECTOR(7 downto 0);
           OP CODE BUS: IN STD LOGIC VECTOR(1 downto 0);
           RESET: IN STD LOGIC;
           ACC DATA IN BUS: OUT STD LOGIC VECTOR(7 downto 0);
           OVERFLOW: OUT STD LOGIC:='0'
end ALU intf;
architecture ALU arch of ALU intf is
```

```
begin
ALU: process(OP CODE BUS, IN SEL OUT BUS, ACC DATA OUT BUS)
          variable A : unsigned(7 downto 0);
          variable B : unsigned(7 downto 0);
     begin
          A := unsigned(ACC DATA OUT BUS);
          B := unsigned(IN SEL OUT BUS);
          if(RESET = '1')then
               OVERFLOW <= '0';
          end if;
          case(OP CODE BUS) is
               when "00" => ACC DATA IN BUS <=
STD LOGIC VECTOR(B);
               when "01" => ACC DATA IN BUS <=
STD LOGIC VECTOR(A + B);
      if ("11111111" - A < B) then
        OVERFLOW <= '1';
      end if;
               when "10" => ACC DATA IN BUS <=
STD LOGIC VECTOR(A - B);
                    if (A < B) then
        OVERFLOW <= '1';
      end if;
               when "11" =>
                     case(B) is --case(B) is
                                        => ACC DATA IN BUS <=
                          when x"00"
STD LOGIC VECTOR(A sll 0);
                          when x"01"
                                        => ACC DATA IN BUS <=
STD LOGIC VECTOR(A sll 1);
                          when x"02"
                                        => ACC DATA IN BUS <=
STD LOGIC VECTOR(A sll 2);
                          when x"03"
                                        => ACC DATA IN BUS <=
STD LOGIC VECTOR(A sll 3);
                          when x"04"
                                        => ACC DATA IN BUS <=
STD LOGIC VECTOR(A sll 4);
                          when x"05"
                                        => ACC DATA IN BUS <=
STD LOGIC VECTOR(A sll 5);
                          when x"06"
                                        => ACC DATA IN BUS <=
STD LOGIC VECTOR(A sll 6);
                          when x"07"
                                        => ACC DATA IN BUS <=
STD LOGIC VECTOR(A sll 7);
                          when others => ACC DATA IN BUS <=
STD LOGIC VECTOR(A sll 0);
                     end case;
               when others \Rightarrow ACC DATA IN BUS \leq "000000000";
          end case;
     end process ALU;
```

## Елемент ALU:

# ALU\_intf

	IN_SEL_OUT_BUS(7:04)CC_DATA_IN_BUS(7:0)		
	ACC_DATA_OUT_BUS(7:0)		
	OP_CODE_BUS(1:0)		
	OVERFLOW		
	RESET		
Файл	л ACC.vhd:		
Company: Engineer: Create Date: 15:27:57 04/27/2023 Design Name: Module Name: ACC - Behavioral Project Name: Target Devices: Tool versions: Description: Dependencies: Revision: Revision 0.01 - File Created Additional Comments:			
library IEEE; use IEEE.STD_LOGIC_1164.ALL;			
Uncomment the following library declaration if using arithmetic functions with Signed or Unsigned values use IEEE.NUMERIC_STD.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL;			

- -- Uncomment the following library declaration if instantiating
- -- any Xilinx primitives in this code.

```
--library UNISIM;
--use UNISIM.VComponents.all;
entity ACC intf is
port(
          CLOCK : IN STD LOGIC;
          ACC RST
                              : IN STD LOGIC;
          ACC WR
                                   : IN STD LOGIC;
          ACC DATA IN BUS: IN STD LOGIC VECTOR(7 downto 0);
          ACC DATA OUT BUS: OUT STD LOGIC VECTOR(7 downto 0)
end ACC intf;
architecture ACC arch of ACC intf is
signal ACC DATA
                              : STD LOGIC VECTOR(7 downto 0);
begin
     ACC: process(CLOCK, ACC DATA)
     begin
          if (rising edge(CLOCK)) then
               if(ACC RST = '1') then
                    ACC DATA <= "00000000";
               elsif (ACC WR = '1') then
                    ACC DATA <= ACC DATA IN BUS;
               end if;
          end if;
          ACC DATA OUT BUS <= ACC DATA;
     end process ACC;
end ACC arch;
Елемент АСС:
      ACC intf
      CLOCK
      ACC_RST
      ACC WR
ACC | BASTOA DOAUTAT | BNU $8(07.50)(7<del>1:0)</del>
Файл SEGDEC.vhd:
-- Company:
```

```
-- Engineer:
-- Create Date: 17:15:15 04/27/2023
-- Design Name:
-- Module Name:
                SEGDEC - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity SEGDEC intf is
port(
          CLOCK : IN STD LOGIC;
          ACC DATA OUT BUS: IN STD LOGIC VECTOR(7 downto 0);
          RESET
                          : IN STD LOGIC;
          COMM ONES
                         : OUT STD LOGIC;
          COMM DECS : OUT STD LOGIC;
          COMM HUNDREDS : OUT STD LOGIC;
          SEG A
                      : OUT STD LOGIC;
                      : OUT STD_LOGIC;
          SEG B
          SEG C
                      : OUT STD LOGIC;
          SEG D
                     : OUT STD LOGIC;
          SEG E
                     : OUT STD LOGIC;
          SEG F
                     : OUT STD LOGIC;
          SEG G
                      : OUT STD LOGIC;
          DP
                      : OUT STD LOGIC
```

```
end SEGDEC intf;
architecture SEGDEC arch of SEGDEC intf is
signal ONES BUS: STD LOGIC VECTOR(3 downto 0) := "0000";
signal DECS_BUS : STD_LOGIC_VECTOR(3 downto 0) := "0001";
signal HONDREDS BUS: STD LOGIC VECTOR(3 downto 0) := "0000";
begin
BIN TO BCD: process (ACC_DATA_OUT_BUS)
    variable hex src : STD LOGIC VECTOR(7 downto 0);
    variable bcd : STD LOGIC VECTOR(11 downto 0);
  begin
    bcd
               := (others => '0');
                := ACC DATA OUT BUS;
    hex src
    for i in hex src'range loop
      if bcd(3 downto 0) > "0100" then
         bcd(3 downto 0) := bcd(3 downto 0) + "0011";
      end if:
      if bcd(7 downto 4) > "0100" then
         bcd(7 downto 4) := bcd(7 downto 4) + "0011";
      end if;
      if bcd(11 downto 8) > "0100" then
         bcd(11 downto 8) := bcd(11 downto 8) + "0011";
      end if;
      bcd := bcd(10 \text{ downto } 0) \& \text{ hex } src(\text{hex } src'\text{left}) ; -- \text{ shift } bcd + 1 \text{ new entry}
      hex src := hex src(hex src'left - 1 downto hex src'right) & '0'; -- shift src +
pad with 0
    end loop;
    HONDREDS BUS <= bcd (11 downto 8);
    DECS BUS
                   <= bcd (7 downto 4);
                   <= bcd (3 downto 0);
    ONES BUS
  end process BIN TO BCD;
      INDICATE: process(CLOCK)
           type DIGIT TYPE is (ONES, DECS, HUNDREDS);
           variable CUR DIGIT
                                 : DIGIT TYPE := ONES;
           variable DIGIT VAL
                                   : STD LOGIC VECTOR(3 downto 0) :=
"0000";
           variable DIGIT CTRL : STD LOGIC VECTOR(6 downto 0) :=
"0000000";
```

```
variable COMMONS CTRL: STD LOGIC VECTOR(2 downto 0) :=
"000";
          begin
               if (rising edge(CLOCK)) then
                    if(RESET = '0') then
                         case CUR DIGIT is
                              when ONES =>
                                    DIGIT VAL := ONES BUS;
                                    CUR DIGIT := DECS;
                                    COMMONS CTRL := "001";
                              when DECS =>
                                    DIGIT VAL := DECS BUS;
                                    CUR DIGIT := HUNDREDS;
                                    COMMONS CTRL := "010";
                              when HUNDREDS =>
                                    DIGIT VAL := HONDREDS BUS;
                                    CUR DIGIT := ONES;
                                    COMMONS CTRL := "100";
                              when others =>
                                    DIGIT VAL := ONES BUS;
                                    CUR DIGIT := ONES;
                                    COMMONS CTRL := "000";
                         end case;
                         case DIGIT VAL is
                                                --abcdefg
                              when "0000" => DIGIT CTRL := "1111110";
                              when "0001" => DIGIT CTRL := "0110000";
                              when "0010" => DIGIT CTRL := "1101101";
                              when "0011" => DIGIT CTRL := "1111001";
                              when "0100" => DIGIT CTRL := "0110011";
                              when "0101" => DIGIT CTRL := "1011011";
                              when "0110" => DIGIT CTRL := "10111111";
                              when "0111" => DIGIT CTRL := "1110000";
                              when "1000" => DIGIT CTRL := "11111111";
                              when "1001" => DIGIT CTRL := "1111011";
                              when others => DIGIT CTRL := "0000000";
                         end case;
                    else
                         DIGIT VAL := ONES BUS;
                         CUR DIGIT := ONES;
                         COMMONS CTRL := "000";
                    end if;
                    COMM ONES
                                    <= COMMONS CTRL(0);
                    COMM DECS
                                    <= COMMONS CTRL(1);
                    COMM HUNDREDS <= COMMONS CTRL(2);
```

```
SEG_A <= DIGIT_CTRL(6);

SEG_B <= DIGIT_CTRL(5);

SEG_C <= DIGIT_CTRL(4);

SEG_D <= DIGIT_CTRL(3);

SEG_E <= DIGIT_CTRL(2);

SEG_F <= DIGIT_CTRL(1);


SEG_G <= DIGIT_CTRL(0);

DP <= '0';
```


end if; end process INDICATE; end SEGDEC\_arch;

### **Елемент SEGDEC:**

# SEGDEC\_intf



## Схема для Top Level:



#### Файл Constraints.ucf:

#******	********************
*****	******************
*****##	
#	UCF for ElbertV2 Development Board
#	
#******	********************
******	******************
*****#	
CONFIG VCCAU	X = "3.3";

# Clock 12 MHz NET "CLOCK" LOC = P129 | IOSTANDARD = LVCMOS33 | PERIOD = 12MHz;

NET "OVERFLOW" LOC = P46 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

```
Seven Segment Display
NET "A OUT"
            LOC = P117 | IOSTANDARD = LVCMOS33 | SLEW = SLOW
| DRIVE = 12;
 NET "B OUT"
            LOC = P116 | IOSTANDARD = LVCMOS33 | SLEW = SLOW
| DRIVE = 12;
 NET "C OUT"
            LOC = P115 | IOSTANDARD = LVCMOS33 | SLEW = SLOW
| DRIVE = 12;
 NET "D OUT"
            LOC = P113 | IOSTANDARD = LVCMOS33 | SLEW = SLOW
| DRIVE = 12;
 NET "E OUT"
            LOC = P112 | IOSTANDARD = LVCMOS33 | SLEW = SLOW
| DRIVE = 12;
 NET "F OUT"
            LOC = P111 | IOSTANDARD = LVCMOS33 | SLEW = SLOW
| DRIVE = 12;
 NET "G OUT"
            LOC = P110 | IOSTANDARD = LVCMOS33 | SLEW = SLOW
| DRIVE = 12;
 NET "DP OUT" LOC = P114 | IOSTANDARD = LVCMOS33 | SLEW =
SLOW \mid DRIVE = 12;
                     LOC = P124 | IOSTANDARD = LVCMOS33 |
 NET "COMMON 2 OUT"
SLEW = SLOW | DRIVE = 12;
 NET "COMMON 1 OUT"
                     LOC = P121 | IOSTANDARD = LVCMOS33 |
SLEW = SLOW | DRIVE = 12;
 NET "COMMON 0 OUT"
                     LOC = P120 | IOSTANDARD = LVCMOS33 |
SLEW = SLOW | DRIVE = 12;
DP Switches
NET "DATA IN(0)"
                 LOC = P70 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "DATA IN(1)"
                 LOC = P69 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "DATA IN(2)"
                 LOC = P68 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "DATA IN(3)"
                LOC = P64 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "DATA IN(4)"
                 LOC = P63 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
```

```
NET "DATA IN(5)"
                LOC = P60 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "DATA IN(6)"
               LOC = P59 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
              LOC = P58 | PULLUP | IOSTANDARD =
 NET "DATA IN(7)"
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
Switches
NET "ENTER OP1" LOC = P80 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
               LOC = P79 | PULLUP | IOSTANDARD =
 NET "ENTER OP2"
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "CALCULATE" LOC = P78 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
               LOC = P75 | PULLUP | IOSTANDARD = LVCMOS33 |
 NET "RESET"
SLEW = SLOW | DRIVE = 12;
```

**Висновок:** Під час даної лабораторної роботи, я на базі стенда Elbert V2 – Spartan 3A FPGA, реалізував цифровий автомат для обчислення значення заданого виразу.