











SN74LV1T34

SCLS743B - DECEMBER 2013 - REVISED JUNE 2017

SN74LV1T34 Single Power Supply Single Buffer GATE CMOS Logic Level Shifter

Features

- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Single-Supply Voltage Translator at 5-V, 3.3-V, 2.5-V, and 1.8-V V_{CC}
- Operating Range of 1.65 V to 5.5 V
- **Up Translation**
 - 1.2 V⁽¹⁾ to 1.8 V at 1.8-V V_{CC}
 - 1.5 V⁽¹⁾ to 2.5 V at 2.5-V V_{CC}
 - 1.8 V⁽¹⁾ to 3.3 V at 3.3-V V_{CC}
 - 3.3 V to 5.0 V at 5.0-V V_{CC}
- Down Translation
 - 3.3 V to 1.8 V at 1.8-V V_{CC}
 - 3.3 V to 2.5 V at 2.5-V V_{CC}
 - 5 V to 3.3 V at 3.3-V V_{CC}
- Logic Output is Referenced to V_{CC}
- **Output Drive**
 - 8 mA Output Drive at 5.0 V
 - 7 mA Output Drive at 3.3 V
 - 3 mA Output Drive at 1.8 V
- Characterized up to 50 MHz at 3.3 V V_{CC}
- 5-V Tolerance on Input Pins
- -40°C to +125°C Operating Temperature Range
- Supports Standard Logic Pinouts
- CMOS Output Backward Compatible With AUP1G and LVC1G Families
- Refer to the V_{IH}/V_{IL} and output drive for lower V_{CC} condition

2 Applications

- Industrial Controllers
- Telecom
- Portable Applications
- Servers
- PC and Notebooks

3 Description

The SN74LV1T34 device is a low voltage CMOS gate logic that operates at a wider voltage range for industrial, portable, and telecom applications. The output level is referenced to the supply voltage and is able to support 1.8-V, 2.5-V, 3.3-V, and 5-V CMOS levels.

The input is designed with a lower threshold circuit to match 1.8 V input logic at $V_{CC} = 3.3$ V and can be used in 1.8 V to 3.3 V level up translation. In addition, the 5 V tolerant input pins enable down translation (that is, 3.3 V to 2.5 V output at $V_{CC} = 2.5$ V). The wide V_{CC} range of 1.8 V to 5.5 V allows generation of desired output levels to connect to controllers or processors.

The SN74LV1T34 device is designed with currentdrive capability of 8 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74LV1T34DBV	SOT-23 (5)	2.90 mm x 1.60 mm
SN74LV1T34DCK	SC70 (5)	2.00 mm x 1.25 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram





Table of Contents

1	Features	. 1	7 F	Parameter Measurement Information	8
2	Applications	. 1	8 [Detailed Description	ę
3	Description	. 1		3.1 Functional Block Diagram	ę
4	Revision History	. 2	;	3.2 Device Functional Modes	ξ
5	Pin Configuration and Functions		9 [Device and Documentation Support	IC
6	Specifications	. 3	9	9.1 Device Support	10
-	6.1 Absolute Maximum Ratings		9	9.2 Documentation Support	10
	6.2 ESD Ratings		9	9.3 Receiving Notification of Documentation Updates	10
	6.3 Recommended Operating Conditions		9	9.4 Community Resources	10
	6.4 Thermal Information		9	9.5 Trademarks	10
	6.5 Electrical Characteristics	4	9	9.6 Electrostatic Discharge Caution	10
	6.6 Switching Characteristics	5	9	9.7 Glossary	10
	6.7 Operating Characteristics			Mechanical, Packaging, and Orderable	
	6.8 Typical Characteristics		I	nformation	11

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision A (February 2014) to Revision B	Page
•	Deleted DPW Package throughout data sheet	1
•	Added Pin Configuration and Functions section, ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes, Device Support, Documentation Support, Receiving Notification of Documentation Updates, and Community Resources	
•	Added Typical Characteristics	<mark>7</mark>
<u>.</u>	Deleted function table for the Supply V_{cc} = 3.3 V test case	9
CI	nanges from Original (December 2013) to Revision A	Page
•	Updated document formatting.	1

Submit Documentation Feedback



5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
Α	2	I	Input A
GND	3	_	Ground
N.C.	1	_	No Connect
V _{CC}	5	_	Power Supply
Υ	4	0	Output Y

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	V
VI	Input voltage (2)		-0.5	7	V
Vo	Voltage range applied to any output in the high or low state (2)		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0 or V _O > V _{CC}		±20	mA
Io	Continuous output current			±25	mA
	Continuous current through V _{CC} or GND			±50	mA
T _{stg}	Storage temperature	Storage temperature			°C
TJ	Junction temperature			150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	2000	
$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	1000	V
		Machine Model (A115-A)	200	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		1.6	5.5	V
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.8 V		-3	
I _{OH}	High level entent entent	V _{CC} = 2.5 V		- 5	^
	High-level output current	V _{CC} = 3.3 V		-7	mA
		$V_{CC} = 5 \text{ V}$	V _{CC} = 5 V		-8
		V _{CC} = 1.8 V		3	
	Law law law at a start assument	V _{CC} = 2.5 V		5	
l _{OL}	Low-level output current	V _{CC} = 3.3 V		7	mA
		V _{CC} = 5 V		8	
		V _{CC} = 1.8 V		20	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3.3 V or 2.5 V		20	ns/V
		V _{CC} = 5 V		20	1
T _A	Operating free-air temperature		-40	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*, SCBA004.

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DBV	DCK	UNIT
	I HERMAL METRIC '	5 PINS	5 PINS	UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	206	252	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	T _A :	= 25°C	T _A = -40°C to +125°C	UNIT
				MIN	TYP MAX	MIN MA	(
			V _{CC} = 1.65 V to 1.8 V	0.95		1	
			V _{CC} = 2 V	0.99		1.03	
			V _{CC} = 2.25 V to 2.5 V	1.145		1.18	
., High-level input	High-level input		V _{CC} = 2.75 V	1.22		1.25	V
V_{IH}	voltage		_{VCC} = 3 V to 3.3 V	1.37		1.39	V
			V _{CC} = 3.6 V	1.47		1.48	
			$V_{CC} = 4.5 \text{ V to 5 V}$	2.02		2.03	
			V _{CC} = 5.5 V	2.1		2.11	
			V _{CC} = 1.65 V to 2 V		0.57	0.5	5
.,	Low-level input		V _{CC} = 2.25 V to 2.75 V		0.75	0.7	1 V
VIL	V _{IL} voltage		V _{CC} = 3 V to 3.6 V		0.8	0.6	
			V _{CC} = 4.5 V to 5.5 V		0.8	0.	3



Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	T _A = 25°C		T _A = -40°C +125°C		UNIT
		1.65 V to 5.5 V V	MIN	TYP MAX	MIN	MAX	
	I _{OH} = -20 μA	1.65 V to 5.5 V	V _{CC} - 0.1		V _{CC} - 0.1		
		1.65 V	1.28		1.21		
	$I_{OH} = -2.0 \text{ mA}$	1.8 V	1.5		1.45		V
	I _{OH} = -3.0 mA	2.3 V	2		1.93		
	$I_{OH} = -3.0 \text{ mA}$	2.5 V	2.25		2.15		
V _{OH}	$I_{OH} = -3.0 \text{ mA}$	0.17	2.78		2.7		
	$I_{OH} = -5.5 \text{ mA}$	3 V	2.6		2.49		
	I _{OH} = -5.5 mA	3.3 V	2.9		2.8		.,
	$I_{OH} = -4.0 \text{ mA}$	4.5.1/	4.2		4.1		V
	$I_{OH} = -8.0 \text{ mA}$	4.5 V	4.1		3.95		
	$I_{OH} = -8.0 \text{ mA}$	5 V	4.6		4.5		
	I _{OL} = 20 μA	1.65 V to 5.5 V		0.1		0.1	
	I _{OL} = 2.0 mA	1.65 V		0.2		0.25	
	I _{OH} = 3.0 mA	2.3 V		0.15		0.2	
V _{OL}	I _{OL} = 3.0 mA	211		0.11		0.15	V
	I _{OL} = 5.5 mA	3 V		0.21		0.252	
	I _{OL} = 4.0 mA	4.5.4		0.15		0.2	
	I _{OL} = 8.0 mA	4.5 V		0.3		0.35	
I _I A input	V _I = 0 V or V _{CC}	0 V, 1.8 V, 2.5 V, 3.3 V, 5.5 V		0.1		±1	μΑ
		5 V		1		10	
1	$V_{I} = 0 \text{ V or } V_{CC}; I_{O} = 0;$	3.3 V		1		10	
I _{CC}	Open on loading	2.5 V		1		10	μΑ
		1.8 V		1		10	
	One input at 0.3 V or 3.4 V Other inputs at 0 or V _{CC} , I _O = 0	5.5 V		1.35		1.5	mA
Δl _{CC}	One input at 0.3 V or 1.1 V Other inputs at 0 or V _{CC} , I _O = 0	1.8 V		10		10	μA
C _i	V _I = V _{CC} or GND	3.3 V		2 10	2	10	pF
Co	V _O = V _{CC} or GND	3.3 V		2.5	2.5		pF

6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	FREQUENCY	V	•	TA	= 25°C	;	$T_A = -65$	°C to 1	25°C	UNIT							
PARAMETER	(INPUT)	(OUTPUT)	(TYP)	V _{cc}	V _{CC} C _L	MIN	TYP	MAX	MIN	TYP	MAX	UNII							
				5.0 V	15 pF		2.7	5.5		3.4	6.5								
			DC to 50 MHz	5.0 V	30 pF		3	6.5		4.1	7.5	ns							
				DC to 50 MHz	DC to 50 MHz	DC to 50 MHz	DC to 50 MHz	DC to 50 MHZ	DC to 50 MHz	3.3	221/	15 pF		4	7		5	8	
			V								3.3 V	30 pF		4.9	8		6	9	ns
t_{pd}		III Y	'	DC to 25 MHz	2.5 V	15 pF		5.8	8.5		6.8	9.5							
				DC to 25 MH2		DC to 25 MHz	DC to 25 MHZ	DC 10 25 MH2	DC to 25 Winz	DC to 25 MHz	2.5 V	30 pF		6.5	9.5		7.5	10.5	ns
			DO 4- 45 N	DO : 45 MIL 4 0 V	DO: 45 MIL	401/	15 pF		10.5	13		11.8	14						
			DC to 15 MHz 1.8 V	30 pF		12	14.5		12	15.5	ns								



6.7 Operating Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	TYP	UNIT
			1.8 V ± 0.15 V	14	
	Dower discinction conscitones	f 4 MHz and 40 MHz	$2.5 \text{ V} \pm 0.2 \text{ V}$	14	~_
C _{pd}	Power dissipation capacitance	f = 1 MHz and 10 MHz	3.3 V ± 0.3 V	14	pF
			5 V ± 0.5 V	14	





Figure 1. Switching Thresholds For 1.8-V to 3.3-V Translation

Submit Documentation Feedback

Copyright © 2013–2017, Texas Instruments Incorporated




6.8 Typical Characteristics





7 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_{O} = 50 Ω , $t_{f} \leq$ 3 ns, $t_{f} \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 5. Load Circuit and Voltage Waveforms

Submit Documentation Feedback



8 Detailed Description

8.1 Functional Block Diagram



Figure 6. Logic Diagram

8.2 Device Functional Modes

Table 1 is the function table for the SN74LV1T34.

Table 1. Function Table

INPUT (LOWER LEVEL INPUT)	OUTPUT (V _{CC} CMOS)
Α	Y
Н	Н
L	L

Copyright © 2013–2017, Texas Instruments Incorporated

Submit Documentation Feedback



9 Device and Documentation Support

9.1 Device Support

Table 2. Additional Product Selection

DEVICE	PACKAGE	DESCRIPTION
SN74LV1T00	DCK, DBV	2-Input Positive-NAND Gate
SN74LV1T02	DCK, DBV	2-Input Positive-NOR Gate
SN74LV1T04	DCK, DBV	Inverter Gate
SN74LV1T08	DCK, DBV	2-Input Positive-AND Gate
SN74LV1T34	DCK, DBV	Single Buffer Gate
SN74LV1T14	DCK, DBV	Single Schmitt-Trigger Inverter Gate
SN74LV1T32	DCK, DBV	2-Input Positive-OR Gate
SN74LV1T86	DCK, DBV	Single 2-Input Exclusive-Or Gate
SN74LV1T125	DCK, DBV	Single Buffer Gate with 3-State Output
SN74LV1T126	DCK, DBV	Single Buffer Gate with 3-State Output
SN74LV4T125	RGY, PW	Quadruple Bus Buffer Gate With 3-State Outputs

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004.

9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

9.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

9.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

9.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





13-Oct-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV1T34DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(NEJ3, NEJJ, NEJS)	Samples
SN74LV1T34DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	NEJ3	Samples
SN74LV1T34DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(NEJJ, WJ3, WJS)	Samples
SN74LV1T34DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		WJ3	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

13-Oct-2018

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Oct-2018

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV1T34DBVR	SOT-23	DBV	5	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LV1T34DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74LV1T34DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74LV1T34DBVRG4	SOT-23	DBV	5	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LV1T34DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LV1T34DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LV1T34DCKRG4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3

www.ti.com 21-Oct-2018



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV1T34DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LV1T34DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74LV1T34DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LV1T34DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LV1T34DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LV1T34DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LV1T34DCKRG4	SC70	DCK	5	3000	180.0	180.0	18.0

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4073253/P







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-178.





NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated