



Digital Logic

Pocket Data Book

2003

SLL

Digital Logic
Pocket Data Book



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Little Logic

Series	Supply Voltage Vcc (V)	Operating Free-air Temperature Ta (°C)
SN74AUC1G/2G/3G	0.8~2.7	-40~85
SN74LVC1G/2G/3G	1.65~5.5	-40~85
SN74AHC1G	2.0~5.5	-40~85
SN74AHC1GxxH	2.0~5.5	-40~85
SN74AHC2GxxH	2.0~5.5	-40~85
SN74AHCT1G	4.5~5.5	-40~85

GATE/OCTAL/Widebus™/Widebus+

Series	Supply Voltage Vcc (V)	Operating Free-air Temperature Ta (°C)
SN74ABT	4.5~5.5	-40~85
SN74BCT		
SN74F		
SN74ALS	4.5~5.5	0~70
SN74AS		
SN74LS		
SN74S	4.75~5.25	0~70
SN74xx(STD)		
SN74AC		
SN74AC11	2.0~5.5	-40~85
SN74AHC		
SN74HC	2.0~6.0	-40~85
SN74LV	2.0~5.5	-40~85
SN74LVC	2.0~3.6	-40~85
SN74LVT	2.7~3.6	-40~85
SN74ALVC	1.65~3.6	-40~85
SN74ALVT	2.3~3.6	-40~85
SN74AVC	1.4~3.6	-40~85

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty.

Production processing does not necessarily include testing of all parameters.

See www.ti.com/sc/logic for the most current data sheets.

INDEX

TTL CMOS SN74 BiCMOS		Page
Device	Function	
1G00	SINGLE 2-INPUT POSITIVE-NAND GATE	27
1G02	SINGLE 2-INPUT POSITIVE-NOR GATE	27
1G04	SINGLE INVERTER GATE	28
1GU04	SINGLE INVERTER GATE	28
1G06	SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT	29
1G07	SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT	29
1G08	SINGLE 2-INPUT POSITIVE-AND GATE	30
1G14	SINGLE SCHMITT-TRIGGER INVERTER	30
1G17	SINGLE SCHMITT-TRIGGER BUFFER	31
1G18	1-OF-2 NONINVERTING DEMULTIPLEXER WITH 3-STATE Deselected Output	31
1G32	SINGLE 2-INPUT POSITIVE-OR GATE	32
1G66	SINGLE ABILATERAL ANALOG SWITCH	32
1G79	SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP	33
1G80	SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP	33
1G86	SINGLE 2-INPUT EXCLUSIVE-OR GATE	34
1G125	SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT	34
1G126	SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT	35
1G240	SINGLE BUFFER/DRIVER WITH 3-STATE OUTPUT	35
2G00	DUAL 2-INPUT POSITIVE-NAND GATE	36
2G02	DUAL 2-INPUT POSITIVE-NOR GATE	36
2G04	DUAL INVERTER GATE	37
2GU04	DUAL INVERTER GATE	37
2G06	DUAL BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS	38
2G07	DUAL BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS	38
2G08	DUAL 2-INPUT POSITIVE-AND GATE	39
2G14	DUAL SCHMITT-TRIGGER INVERTER	39
2G17	DUAL SCHMITT-TRIGGER BUFFER	40
2G32	DUAL 2-INPUT POSITIVE-OR GATE	40
2G34	DUAL BUFFER GATE	41
2G53	DUAL ANALOG MULTIPLEXER/DEMULITPLEXER	41
2G66	DUAL ABILATERAL ANALOG SWITCH	42
2G74	SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET	42
2G86	DUAL 2-INPUT EXCLUSIVE-OR GATE	43
2G125	DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS	43
2G126	DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS	44
2G157	SINGLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER	44
2G240	DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS	45
2G241	DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS	45
3G04	TRIPLE INVERTER GATE	46
3G06	TRIPLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS	46
3G07	TRIPLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS	47
3G14	TRIPLE SCHMITT-TRIGGER INVERTER	47
3G17	TRIPLE SCHMITT-TRIGGER BUFFER	48
3G34	TRIPLE BUFFER GATE	48

TTL CMOS SN74 BiCMOS		Page
Device	Function	
00	QUAD 2-INPUT NAND	139
01	QUAD 2-INPUT NAND O.C.	140
02	QUAD 2-INPUT NOR	141
03	QUAD 2-INPUT NAND O.C.	142
04	HEX INVERTERS	143
U04	HEX INVERTERS	144
05	HEX INVERTERS O.C.	144
06	HEX INVERTER BUFFERS/DRIVERS O.C	145
07	HEX BUFFERS/DRIVERS O.C	145
08	QUAD 2-INPUT AND	146
09	QUAD 2-INPUT AND O.C	147
10	TRIPLE 3-INPUT NAND	148
11	TRIPLE 3-INPUT AND	149
14	HEX SCHMITT-TRIGGER INVERTERS	150
16	HEX INVERTER BUFFERS/DRIVERS O.C	151
17	HEX BUFFERS/DRIVERS O.C	151
19	HEX SCHMITT-TRIGGER INVERTERS	152
20	DUAL 4-INPUT NAND	153
21	DUAL 4-INPUT AND	154
25	DUAL 4-INPUT NOR WITH STROBE	154
26	QUAD 2-INPUT HIGH VOLTAGE INTERFACE NAND	155
27	TRIPLE 3-INPUT NOR	155
30	8-INPUT NAND	156
31	DELAY ELEMENTS	156
32	QUAD 2-INPUT OR	157
33	QUAD 2-INPUT NOR BUFFERS O.C.	158
35	HEX NON-INVERTERS WITH O.C.	158
37	QUAD 2-INPUT NAND BUFFERS	159
38	QUAD 2-INPUT NAND BUFFERS O.C.	159
42	4-LINE TO 10-LINE DECODER	160
45	BCD-TO-DECIMAL DECODER/DRIVER	162
47	BCD-TO-SEVEN SEGMENT DECODERS/DRIVERS	164
51	AND-OR-INVERT	166
64	4-2-3-2 INPUT AND-OR-INVERT	167
73	DUAL J-K FLIP-FLOPS	168
74	DUAL D-TYPE FLIP-FLOPS	170
75	4-BIT BISTABLE LATCHES	172
85	4-BIT COMPARATORS	173
86	QUAD 2-INPUT EXCLUSIVE-OR	174
90	DECade COUNTER	175
92	DIVIDE-BY-12 COUNTERS	176
93	4-BIT BINARY COUNTERS	177
97	SYNCHRONOUS 6-BIT BINARY RATE MULTIPLIER	178
107	DUAL J-K FLIP-FLOPS	180
109	DUAL J-K FLIP-FLOPS	182
112	DUAL J-K FLIP-FLOPS	184
121	MONOSTABLE MULTIVIBRATORS	186
122	MONOSTABLE MULTIVIBRATORS	187
123	DUAL MONOSTABLE MULTIVIBRATORS	188
124	DUAL VOLTAGE-CONTROLLED OSCILLATORS	189
125	QUAD BUS BUFFER GATES 3-STATE	190
126	QUAD BUS BUFFER GATES 3-STATE	191
128	LINE DRIVER	192

TTL CMOS SN74 BICMOS		Page
Device	Function	
132	QUAD 2-INPUT NAND SCHMITT TRIGGERS	192
133	13-INPUT NAND	193
136	QUAD EXCLUSIVE-OR O.C.	193
137	3-TO-8 LINE DECODERS/DEMULITPLEXERS LATCH	194
138	3-TO-8 LINE DECODERS/DEMULITPLEXERS	196
139	DUAL 2-TO-4 LINE DECODERS/DEMULITPLEXERS	198
140	DUAL 4-INPUT NAND LINE DRIVERS	200
145	BCD-TO-DECIMAL DECODERS/DRIVERS	201
147	10-TO-4 LINE PRIORITY ENCODER	202
148	8-TO-3 LINE PRIORITY ENCODERS	204
150	1-OF-16 DATA SELECTOR	206
151	8-TO-1 LINE DATA SELECTORS/MULTIPLEXERS	208
153	DUAL 4-TO-1 LINE DATA SELECTORS/MULTIPLEXERS	210
154	4-TO-16 LINE DECODERS/DEMULITPLEXER	212
155	DUAL 2-TO-4 LINE DECODERS/DEMULITPLEXERS	214
156	DUAL 2-TO-4 LINE DECODERS/DEMULITPLEXERS	216
157	QUAD 2-TO-1 LINE DATA SELECTORS/MULTIPLEXERS	218
158	QUAD 2-TO-1 LINE DATA SELECTORS/MULTIPLEXERS	220
159	4-TO-16 LINE DECODER/MULTIPLEXER	222
161	SYNCHRONOUS BINARY COUNTERS	224
163	SYNCHRONOUS BINARY COUNTERS	226
164	8-BIT SHIFT REGISTERS (P-OUT SERIAL)	228
165	8-BIT SHIFT REGISTERS (P-LOAD)	230
166	8-BIT SHIFT REGISTERS (P-LOAD)	232
169	UP-DOWN SYNCHRONOUS BINARY COUNTERS	234
170	4-BY-4 REGISTER FILES	236
173	4-BIT D-TYPE REGISTERS	238
174	HEX D-TYPE FLIP-FLOPS	240
175	QUAD D-TYPE FLIP-FLOPS	241
181	4-BIT ALU/FUNCTION GENERATORS	242
182	LOOK-AHEAD CARRY GENERATORS	244
190	SYNCHRONOUS UP/DOWN DECADE COUNTER	246
191	SYNCHRONOUS UP/DOWN COUNTERS	248
192	PRESETTABLE SYNCHRONOUS 4-BIT UP/DOWN COUNTERS	250
193	SYNCHRONOUS UP/DOWN Dual CLOCK COUNTERS	252
194	4-BIT Bidirectional SHIFT REGISTERS	254
195	4-BIT PARALLEL ACCESS SHIFT REGISTERS	256
221	DUAL MONOSTABLE MULTIVIBRATORS	258
237	3-TO-8 LINE DECODER DEMULITPLEXER	260
238	3-TO-8-LINE DECODERS/DEMULITPLEXERS	262
240	OCTAL BUS DRIVERS 3-STATE	264
240-1	OCTAL BUS DRIVERS /IOL=48mA 3-STATE	264
241	OCTAL BUS DRIVERS 3-STATE	266
243	QUADRUPLE BUS TRANSCEIVERS	268
244	OCTAL BUS DRIVERS 3-STATE	270
244-1	OCTAL BUS DRIVERS /IOL=48mA 3-STATE	270
245	OCTAL BUS TRANSCEIVERS 3-STATE	272
245-1	OCTAL BUS TRANSCEIVERS /IOL=48mA 3-STATE	272
247	BCD-TO-SEVEN SEGMENT DECODERS/DRIVERS	274
250	1-OF-16 GENERATORS/MULTIPLEXER 3-STATE	276
251	DATA SELECTORS/MULTIPLEXERS 3-STATE	278
253	DUAL 4-TO-1 LINE DATA SELECTOR/ MULTIPLEXERS 3-STATE	280

TTL CMOS SN74 BICMOS		Page
Device	Function	
257	QUAD 2-TO-1 DATA SELECTOR/MULTIPLEXERS 3-STATE	282
258	QUAD 2-TO-1 DATA SELECTOR/MULTIPLEXERS 3-STATE	284
259	8-BIT ADDRESSABLE LATCHES	286
260	DUAL 5-INPUT NOR GATES	288
265	QUAD COMPLEMENTARY-OUTPUT ELEMENTS	289
266	QUAD 2-INPUT EXCLUSIVE-NOR O.C.	290
273	OCTAL D-TYPE FLIP-FLOPS	291
276	QUAD J-K FLIP-FLOPS	292
279	QUAD S-R LATCHES	293
280	9-BIT PARITY GENERATORS/CHECKERS	294
283	4-BIT FULL ADDERS	296
286	9-BIT PARITY GENERATORS/CHECKERS	298
292	PROGRAMMABLE FREQUENCY DIVIDER/DIGITAL TIMER	300
293	4-BIT BINARY COUNTERS	302
294	PROGRAMMABLE FREQUENCY DIVIDER/DIGITAL TIMER	304
297	DIGITAL PLL FILTERS	306
298	QUAD 2-INPUT MULTIPLEXERS WITH STORAGE	308
299	8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS	310
321	CRYSTAL-CONTROLLED OSCILLATOR	312
323	8-BIT BIREDLATIONAL SHIFT/STORAGE REGISTERS	314
348	8-TO-3 LINE PRIORITY ENCODER	316
354	8-INPUT MULTIPLEXERS/REGISTERS 3-STATE	318
356	8-INPUT MULTIPLEXERS/REGISTERS 3-STATE	320
365	HEX BUS DRIVERS HEX BUFFERS/LINE DRIVERS 3-STATE	322
366	HEX BUS DRIVERS HEX BUFFERS/LINE DRIVERS 3-STATE	323
367	HEX BUS DRIVERS HEX BUFFERS/LINE DRIVERS 3-STATE	324
368	HEX BUS DRIVERS HEX BUFFERS/LINE DRIVERS 3-STATE	324
373	OCTAL D-TYPE LATCHES 3-STATE	325
374	OCTAL D-TYPE FLIP-FLOPS 3-STATE	326
375	QUAD LATCHES	327
377	OCTAL D-TYPE FLIP-FLOPS CLOCK	328
378	HEX D-TYPE FLIP-FLOPS CLOCK	329
390	DUAL DECADE COUNTERS	330
393	DUAL BINARY COUNTERS	331
395	4-BIT CASCADABLE SHIFT REGISTER 3-STATE	332
399	QUAD 2-INPUT MULTIPLEXER WITH STORAGE	334
423	MONO-STABLE MULTIVIBRATOR	335
442	QUADRUPLE TRIDIRECTIONAL BUS TRANSCEIVERS	336
465	OCTAL BUFFERS 3-STATE	338
518	8-BIT IDENTITY COMPARATOR	340
520	8-BIT IDENTITY COMPARATOR	342
521	8-BIT IDENTITY COMPARATOR	344
533	OCTAL D-TYPE LATCHES	346
534	OCTAL D-TYPE FLIP-FLOPS	347
540	OCTAL BUFFERS/DRIVERS 3-STATE	348
540-1	OCTAL BUFFERS/DRIVERS (IOL=48mA)	348
541	OCTAL BUFFERS/DRIVERS 3-STATES	349
541-1	OCTAL BUFFERS/DRIVERS (IOL=48mA)	349
543	OCTAL REGISTERED TRANSCEIVERS	350
561	SYNCHRONOUS 4-BIT COUNTER	352
563	OCTAL TRANSPARENT LATCHES	354
564	OCTAL D-TYPE FLIP-FLOPS	355
569	SYNCHRONOUS BINARY COUNTER 3-STATE	356

TTL CMOS SN74 BiCMOS		Page
Device	Function	
573	OCTAL D-TYPE LATCHES	358
574	OCTAL D-TYPE FLIP-FLOPS	359
575	OCTAL D-TYPE FLIP-FLOPS	360
576	OCTAL D-TYPE FLIP-FLOPS	361
577	OCTAL D-TYPE FLIP-FLOPS	362
580	OCTAL D-TYPE LATCHES	363
590	8-BIT COUNTER/OUTPUT REGISTER 3-STATE	364
592	8-BIT BINARY COUNTERES	366
593	8-BIT BINARY COUNTERES	368
594	8-BIT SHIFT REGISTERS	370
595	8-BIT SHIFT REGISTERS	372
596	8-BIT SHIFT REGISTERS	374
597	8-BIT SHIFT REGISTERS	376
598	8-BIT SHIFT REGISTERS	378
620	OCTAL BUS TRANSCEIVERS 3-STATE	380
621	OCTAL BUS TRANSCEIVERS O.C.	381
621-1	OCTAL BUS TRANSCEIVERS/ $I_{OL}=48mA$	381
623	OCTAL BUS TRANSCEIVERS	382
624	VOLTAGE CONTROLLED OSCILLATORS	383
628	VOLTAGE CONTROLLED OSCILLATORS	384
629	VOLTAGE CONTROLLED OSCILLATORS	385
638	OCTAL BUS TRANSCEIVERS	386
638-1	OCTAL BUS TRANSCEIVERS/ $I_{OL}=48mA$	386
639	OCTAL BUS TRANSCEIVERS	387
639-1	OCTAL BUS TRANSCEIVERS/ $I_{OL}=48mA$	387
640	OCTAL BUS TRANSCEIVERS 3-STATE	388
640-1	OCTAL BUS TRANSCEIVERS/ $I_{OL}=48mA$ 3-STATE	388
641	OCTAL BUS TRANSCEIVERS O.C.	389
641-1	OCTAL BUS TRANSCEIVERS/ $I_{OL}=48mA$ O.C.	389
642	OCTAL BUS TRANSCEIVERS O.C.	390
642-1	OCTAL BUS TRANSCEIVERS/ $I_{OL}=48mA$ O.C.	390
645	OCTAL BUS TRANSCEIVERS 3-STATE	391
645-1	OCTAL BUS TRANSCEIVERS/ $I_{OL}=48mA$ 3-STATE	391
646	OCTAL BUS TRANSCEIVERS AND REGISTERS	392
646-1	OCTAL BUS TRANSCEIVERS AND REGISTERS/ $I_{OL}=48mA$	392
647	OCTAL BUS TRANSCEIVERS AND REGISTERS	394
648	OCTAL BUS TRANSCEIVERS AND REGISTERS	396
651	OCTAL BUS TRANSCEIVERS AND REGISTERS	398
651-1	OCTAL BUS TRANSCEIVERS AND REGISTERS/ $I_{OL}=48mA$	398
652	OCTAL BUS TRANSCEIVERS AND REGISTERS	400
653	OCTAL BUS TRANSCEIVERS AND REGISTERS	402
654	OCTAL BUS TRANSCEIVERS AND REGISTERS	404
657	OCTAL TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS 3-STATE	406
666	8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES	408
667	8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES	410
669	SYNCHRONOUS UP/DOWN BINARY COUNTER	412
670	4 x 4 REGISTER FILE	414
673	16-BIT SHIFT REGISTER	416
674	16-BIT SHIFT REGISTER	418
679	ADRESS COMPARATOR	420
682	8-BIT IDENTITY COMPARATOR	422
684	8-BIT IDENTITY COMPARATOR	424

TTL CMOS SN74 BiCMOS		Page
Device	Function	
686	8-BIT IDENTITY COMPARATOR	426
688	8-BIT IDENTITY COMPARATOR	428
697	SYNCHRONOUS UP-DOWN COUNTERS	430
699	SYNCHRONOUS UP-DOWN COUNTERS	432
756	OCTAL BUFFER/LINE DRIVER WITH O.C. OUTPUTS	434
757	OCTAL BUFFER/LINE DRIVER WITH O.C. OUTPUTS	435
760	OCTAL BUFFER/LINE DRIVER WITH O.C. OUTPUTS	436
804	HEX 2-INPUT NAND DRIVERS	437
805	HEX 2-INPUT NOR DRIVERS	438
808	HEX 2-INPUT AND DRIVERS	438
821	10-BIT BUS INTERFACE FLIP-FLOPS	439
823	9-BIT BUS INTERFACE FLIP-FLOP	440
825	8-BIT BUS INTERFACE FLIP-FLOP	442
827	10-BIT BUFFERS/BUS DRIVERS	444
828	10-BIT BUFFERS/BUS DRIVERS	444
832	HEX 2-INPUT OR DRIVERS	445
833	10-BIT TO 9-BIT PARITY BUS TRANSCEIVERS	446
841	10-BIT BUS INTERFACE LATCHES	448
843	9-BIT BUS INTERFACE LATCHES	450
853	8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS	452
857	HEX 2-TO-1 UNIVERSAL MULTIPLEXERS	454
861	10-BIT TRANSCEIVERS WITH 3-STATEOUTPUTS	456
863	9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS	457
867	8-BIT SYNCHRONOUS COUNTER	458
869	8-BIT SYNCHRONOUS COUNTER	460
870	DUAL 16-BY 4-BIT REGISTER FILES	462
873	DUAL 4-BIT D-TYPE LATCHES	464
874	DUAL 4-BIT D-TYPE FLIP-FLOPS	465
876	DUAL 4-BIT D-TYPE FLIP-FLOPS WITH INVERTED OUTPUTS	466
885	8-BIT MAGNITUDE COMPARATOR	468
990	8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES	470
992	9-BIT D-TYPE TRANSPARENT READ-BACKLATCHES 3-STATE	471
994	10-BIT D-TYPE TRANSPARENT READ-BACK LATCHES	472
996	8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES	474
1000	QUAD 2-INPUT NAND BUFFERS/DRIVERS	476
1004	HEX INVERTER	476
1005	HEX INVERTER O.C.	477
1008	QUAD 2-INPUT AND BUFFERS/DRIVERS	477
1032	QUAD 2-INPUT OR BUFFERS/DRIVERS	478
1034	HEX DRIVERS	478
1035	HEX BUFFERS O.C.	479
1240	OCTAL BUS DRIVER	479
1244	OCTAL BUS DRIVER 3-STATE	480
1245	OCTAL BIDIRECTIONAL BUS TRANSCEIVER 3-STATE	480
1640	OCTAL BIDIRECTIONAL BUS TRANSCEIVER 3-STATE	481
1645	OCTAL BIDIRECTIONAL BUS TRANSCEIVER 3-STATE	481
2240	OCTAL BUFFERS AND LINE DRIVERS MOS DRIVERS WITH 3-STATE OUTPUTS	482
2241	OCTAL LINE MOS DRIVERS WITH SERIES DUMPING REGISTER, NON-INVERTING	483

TTL CMOS SN74 BICMOS		Page
Device	Function	
2244	OCTAL LINE/MOS DRIVERS WITH SERIES DUMPING REGISTER, NON-INVERTING	484
2245	OCTAL TRANSCEIVER AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS	485
2373	25-Ω OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS	486
2414	MEMORY DECODER WITH ON-CHIP VCC MONITOR	488
2541	OCTAL LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS	490
2827	10-BIT BUS/MOS MEMORY DRIVERS	490
2828	10-BIT BUS/MOS MEMORY DRIVERS INVERTING	491
2952	REGISTERED TRANSCEIVERS (2mA, 24mA, 48mA, 64mA)	492
2953	REGISTERED TRANSCEIVERS (2mA, 24mA, 48mA, 64mA)	494
3245	OCTAL BUS TRANSCEIVER 3-STATE	496
4002	DUAL 4-INPUT POSITIVE-NOR GATES	497
4015	DUAL 4-STAGE STATIC SHIFT REGISTER	498
4016	QUAD BILATERAL SWITCH	499
4017	DECade COUNTERS/DRIVERS	500
4020	14-STAGE BINARY COUNTERS	502
4024	7-STAGE BINARY COUNTERS	503
4040	12-STAGE BINARY COUNTERS	504
4046	PHASE-LOCKED-LOOP WITH VCO	505
4049	HEX INVERTING BUFFERS	506
4050	HEX NON-INVERTING BUFFERS	506
4051	8-CHANNEL ANALOG MULTIPLEXERS/DEMULITPLEXERS	507
4052	DUAL 4-CHANNEL ANALOG MULTIPLEXERS/DEMULITPLEXERS	508
4053	TRIPLE 2-CHANNEL ANALOG MULTIPLEXERS/DEMULITPLEXERS	509
4059	CMOS PROGRAMMABLE DIVIDE-BY-N COUNTER	510
4060	ASYNCHRONOUS 14-STAGE BINARY COUNTERS AND OSCILLATORS	511
4066	QUAD BILATERAL SWITCHES	512
4067	16-CHANNEL ANALOG MULTIPLEXER/DEMULITPLEXER	513
4075	TRIPLE 3-INPUT OR GATES	514
4094	8-STAGE SHIFT AND STORE BUS REGISTER, THREE-STATE	516
4245	OCTAL BUS TRANSCEIVER AND 3.3-V TO 5-V SHIFTER WITH 3-STATE OUTPUTS	518
4316	QUAD ANALOG SWITCH WITH LEVEL TRANSLATION	519
4351	ANALOG MULTIPLEXERS/DEMULITPLEXERS WITH LATCH	520
4352	ANALOG MULTIPLEXERS/DEMULITPLEXERS WITH LATCH	521
4374	OCTAL EDGE-TRIGGERED D-TYPE DUAL-RANK FLIP-FLOP WITH 3-STATE OUTPUTS	522
4511	BCD-TO-7 SEGMENT LATCH/DECODER/DRIVERS	523
4514	4-LINE TO 16-LINE DECODERS/DEMULITPLEXERS WITH INPUT LATCHES	524
4515	4-LINE TO 16-LINE DECODERS/DEMULITPLEXERS WITH INPUT LATCHES	526
4518	DUAL SYNCHRONOUS COUNTERS	528
4520	DUAL SYNCHRONOUS COUNTERS	529
4538	DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR	530
4543	BCD-TO-7 SEGMENT LATCH/DECODER/DRIVERS	532
5400	11-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS	534

TTL CMOS SN74 BICMOS		Page
Device	Function	
5401	11-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS	534
5402	12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS	535
5403	11-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS	535
7001	QUAD POSITIVE-AND GATES WITH SCHMITT-TRIGGER INPUTS	536
7002	QUAD POSITIVE-NOR GATES WITH SCHMITT-TRIGGER INPUTS	536
7032	QUAD 2-INPUT POSITIVE-OR GATES WITH SCHMITT-TRIGGER INPUTS	537
7046	PHASE-LOCKED LOOP WITH VCO AND LOCK DETECTOR	538
7266	QUAD 2-INPUT EXCLUSIVE-NOR GATES	539
8003	DUAL 2-INPUT NAND GATES	539
16240	16-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	540
16241	16-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	542
16244	16-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	544
16245	16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS	546
16260	12-BIT TO 24-BIT MULTIPLEXES D-TYPE LATCH WITH 3-STATE OUTPUTS	548
16269	12-BIT TO 24-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS	550
16270	12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS	552
16271	12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS	554
16282	18-BIT TO 36-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS	556
16334	16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS	558
16344	1-BIT TO 4-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS	560
16373	16-BIT TRANSPARENT LATCHES WITH 3-STATE OUTPUTS	562
16374	16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS	564
16409	9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER WITH 3-STATE OUTPUTS	566
16460	4-TO-1 MULTIPLEXED/DEMULITPLEXED TRANSCEIVERS WITH 3-STATE OUTPUTS	568
16470	16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS	570
16500	18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS	572
16501	18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS	574
16524	18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS	576
16525	18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS	578
16540	16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	580
16541	16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	581
16543	16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS	582
16600	18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS	584
16601	18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS	586
16620	16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS	588
16623	16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS	590

TTL CMOS SN74 BiCMOS		Page
Device	Function	
16640	16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS	591
16646	16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS	592
16651	16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS	594
16652	16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS	596
16657	16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS	598
16721	20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS	600
16722	22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS	601
16820	10-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH DUAL OUTPUTS	602
16821	20-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS	603
16823	18-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH DUAL OUTPUTS	604
16825	18-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	605
16827	20-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	606
16831	1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS	607
16832	1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS	608
16833	DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS	610
16834	16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS	612
16835	3.3-V ABT 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS	613
16841	20-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS	614
16843	18-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS	615
16853	DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS	616
16861	20-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS	618
16863	18-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS	619
16901	18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS	620
16903	3.3-V 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS	622
16952	16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS	624
25244	25Ω OCTAL BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	626
25245	25Ω OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS	627
25642	25-Ω OCTAL BUS TRANSCEIVER	628
29821	10-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS	629
29825	8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS	630
29827	10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS	631
29828	10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS	632
29841	10-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS	633
TTL CMOS SN74 BiCMOS		Page
29843	9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS	634
29854	8-BIT TO 9-BIT PARITY BUS TRANSCEIVER	636
29863	9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS	638
29864	9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS	639
32240	32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS	640
32244	36-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS	642
32245	36-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS	644
32316	16-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS	646
32318	18-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS	648
32373	32-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS	650
32374	32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS	652
32501	36-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS	654
32543	36-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS	656
40103	8-STAGE SYNCHRONOUS DOWN COUNTERS	658
162240	3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	659
162241	3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	660
162244	16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	661
162245	16-BIT TRANSCEIVER WITH 3-STATE OUTPUTS	662
162260	12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS	664
162268	12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS	666
162280	16-BIT TO 32-BIT REGISTERED BUS EXCHANGER WITH BYTE MASKS AND 3-STATE OUTPUTS	668
162282	18-BIT TO 36-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS	670
162334	16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS	672
162344	1-BIT TO 4-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS	674
162373	3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS	676
162374	3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS	677
162460	4-TO-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS	678
162500	18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS	680
162501	18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS	682
162525	16-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS	684
162541	3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	686
162601	18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS	688
162721	3.3-V 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS	690
162820	3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS AND 3-STATE OUTPUTS	691
162823	18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS	692

TTL CMOS SN74 BICMOS		Page
Device	Function	
162825	18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	693
162827	20-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	694
162830	1-BIT TO 2-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS	695
162831	1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS	696
162832	1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS	697
162834	18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS	698
162835	18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS	699
162836	20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS	700
162841	20-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS	701
164245	16-BIT TRANSCEIVER AND 3.3-V TO 5-V SHIFTER WITH 3-STATE OUTPUTS	702
322374	3.3-V ABT 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS	703

FUNCTION

1G / 2G / 3G

LITTLE LOGIC GATE (AND/NAND/OR/NOR/EX-OR)

Description	No. of Input	Circuit	Input	Output	Type	Technology										
						CMOS		BiCMOS				Advanced CMOS				
						HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV
POSITIVE-AND	2		1		1008							○	○	○	○	○
			2		2008							○		○		*
POSITIVE-NAND	2		1		1000							○	○	○		○
			2		2000							○		○		*
POSITIVE- OR	2		1		1032							○	○	○		○
			2		2032							○		○		*
POSITIVE- NOR	2		1		1002							○	○	○		○
			2		2002							○		○		*
EXCLUSIVE-OR	2		1		1086							○	○	○		*
			2		2086							○		○		*

Explanatory notes [Input] SCH : Schmitt-Trigger Inputs

[Output] BUF : Buffered Output OC : Open-Collector Output 3S : 3-State Output

Status ○ : Product available in technology indicated * : New product planned in technology indicated × : Discontinued

LITTLE LOGIC GATE (INVERTER/NONINVERTER)

Description	No. of Input	Circuit	Input	Output	Type	Technology										
						CMOS		BiCMOS				Advanced CMOS				
						HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV
INVERTING	1	1		1004								○	○	○		○
			UBF	1GU04								○		○		○
			OC	1006								○		○		○
			SCH	1G14								○	○			○
		2		2004								○	○			*
			UBF	2GU04								○		○		*
			OC	2006								○		○		*
			SCH	2G14								○		○		*
		3		2004								○		○		*
			3004	3GU04								○		○		*
			OC	3006								○		○		*
			SCH	3G14								○		○		*
NON-INVERTING	1	1	OC	1007								○		○		○
			SCH	1G17								○		○		○
			1066									○		○		○
			OC	2007								○		○		*
		2	SCH	2G17								○		○		*
			2034									○		○		*
			2066									○		○		*
			OC	3007								○		○		*
3	3	SCH	3G17									○		○		*
			3G34									○		○		*
			3G34									○		○		*

Explanatory notes [Input] SCH : Schmitt-Trigger Inputs

[Output] BUF : Buffered Output OC : Open-Collector Output 3S : 3-State Output

Status ○ : Product available in technology indicated * : New product planned in technology indicated × : Discontinued

LITTLE LOGIC BUFFER/DRIVER

Description	Circuit	Output	Type	Technology										
				CMOS		BiCMOS				Advanced CMOS				
				HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV
NON-INVERTING	1	3S	1G125								○	○	○	○
		3S	1G126								○	○	○	○
		3S	2G125								○	○	○	○
	2	3S	2G126								○	○	○	*
		3S	2G126								○	○	○	*
		3S	2G241								○	○	○	*
INVERTING	1	3S	1G240								○	○	○	○

Explanatory notes Output 3S : 3-State Output R3S : Series Resistor and 3-State output OC : Open-Collector Output

Status ○ : Product available in technology indicated * : New product planned in technology indicated × : Discontinued

LITTLE LOGIC D-TYPE FLIP-FLOP

Trigger	Circuit	PRE · CLR	Output	Q - /Q	Type	Technology										
						CMOS		BiCMOS				Advanced CMOS				
						HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV
POS	1		2S	Q	1079									○	○	*
			2S	/Q	1080									○	○	*
		B	2S	B	2074									○	○	*

Explanatory notes [Trigger] POS : POSITIVE EDGE, NEG : NEGATIVE EDGE

[PRE · CLR] B : Preset and Clear, C : Clear only

[Output] 2S : Totem pole Output 3S : 3-State Output

[Q - /Q] B : Q - /Q-Output Q : Q-Output /Q : /Q-Output

Status ○ : Product available in technology indicated * : New product planned in technology indicated × : Discontinued

LITTLE LOGIC Data Selectors/Multiplexers

No. of Input/Output	Output	Circuit	Type	Technology										
				CMOS		BiCMOS				Advanced CMOS				
				HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV
2/1	2S	1	20157									○	○	*

Explanatory notes [Output] 2S : Totem Pole Output 3S : 3-State Output OC : Open-Collector Output

Status ○ : Product available in technology indicated * : New product planned in technology indicated × : Discontinued

LITTLE LOGIC ANALOG SWITCH

Description	Type	Technology												
		CMOS		BICMOS				Advanced CMOS						
HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC	AVC	AV	AUC
SINGLE ANALOG SWITCH	1G66									○				○
One of Two Noninverting Demultiplexer with 3-State Deselected Output	1G18									○				
SINGLE 2-CHANNELANALOG MULTIPLEXERS/DEMULITPLEXERS	2Q53									○			*	
DUAL ANALOG SWITCH	2Q66									○			*	

Status ○ : Product available in technology indicated * : New product planned in technology indicated × : Discontinued

PIN ASSIGNMENTS


1G / 2G / 3G

Pin Assingments

1G00

SINGLE 2-INPUT POSITIVE-NAND GATE

$$Y = \overline{AB}$$




See page 27

1G06

SINGLE INVERTER BUFFER/DRIVER

WITH OPEN-DRAIN OUTPUT




NC – No internal connection

1G02

SINGLE 2-INPUT POSITIVE-NOR GATE

$$Y = \overline{A + B}$$




See page 27

1G07

SINGLE BUFFER/DRIVER

WITH OPEN-DRAIN OUTPUT




See page 29

1G04

SINGLE INVERTER GATE

$$Y = \overline{A}$$




See page 28

1G08

SINGLE 2-INPUT POSITIVE-AND GATE

$$Y = AB$$




See page 30

1G14

SINGLE INVERTER

$$Y = \overline{A}$$




See page 28

1G14

SINGLE SCHMITT-TRIGGER INVERTER GATE

$$Y = \overline{A}$$




See page 30

Pin Assingments

1G17


SINGLE SCHMITT-TRIGGER BUFFER



See page 31

1G18

1-OF-2 NONINVERTING DEMULTIPLEXER
WITH 3-STATE DESELECTED OUTPUT




See page 31

1G32

SINGLE 2-INPUT POSITIVE-OR GATE


$Y = A + B$



See page 32

1G66


SINGLE ABILATERAL ANALOG SWITCH



See page 32

1G79


SINGLE POSITIVE-EDGE-TRIGGERED
D-TYPE FLIP-FLOP



See page 33

1G80

SINGLE POSITIVE-EDGE-TRIGGERED
D-TYPE FLIP-FLOP




See page 33

1G86

SINGLE 2-INPUT EXCLUSIVE-OR GATE

$Y = A \oplus B = AB + \bar{A}\bar{B}$




See page 34

1G125

SINGLE BUS BUFFER GATE
WITH 3-STATE OUTPUT

$Y = A$




See page 34

Pin Assingments

1G126

SINGLE BUS BUFFER GATE
WITH 3-STATE OUTPUT


Y = A



See page 35

1G240


SINGLE BUFFER/DRIVER WITH 3-STATE OUTPUT



See page 35

2G02


DUAL 2-INPUT POSITIVE-NOR GATE



See page 36

2G04


DUAL INVERTER GATE



See page 36

2G00


DUAL 2-INPUT POSITIVE-NAND GATE



See page 37

2GU04

DUAL INVERTER GATE




See page 37

Pin Assingments

2G06


DUAL INVERTER BUFFER/DRIVER
WITH OPEN-DRAIN OUTPUTS



See page 38

2G14


DUAL SCHMITT-TRIGGER INVERTER



See page 39

2G07


DUAL BUFFER/DRIVER
WITH OPEN-DRAIN OUTPUTS



See page 38

2G17


DUAL SCHMITT-TRIGGER BUFFER



See page 40

2G08


DUAL 2-INPUT POSITIVE-AND GATE



See page 39

2G32

DUAL 2-INPUT POSITIVE-OR GATE




See page 40

Pin Assingments

2G34


DUAL BUFFER GATE



See page 41

2G74


SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET



See page 42

2G53


DUAL ANALOG MULTIPLEXER/DEMULTIPLEXER



See page 41

2G86


DUAL 2-INPUT EXCLUSIVE-OR GATE



See page 43

2G66


DUAL BILATERAL ANALOG SWITCH



See page 42

2G125

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS




See page 43

Pin Assignments

2G126


DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS



See page 44

2G241


DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS



See page 45

2G157


SINGLE 2-LINE TO 1-LINE DATA
SELECTOR/MULTIPLEXER



See page 44

3G04


TRIPLE INVERTER GATE



See page 46

2G240


DUAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS



See page 45

3G06

TRIPLE INVERTER BUFFER/DRIVER
WITH OPEN-DRAIN OUTPUTS




See page 46

Pin Assingments

3G07


TRIPLE BUFFER/DRIVER
WITH OPEN-DRAIN OUTPUTS



See page 47

3G34


TRIPLE BUFFER GATE



See page 48

3G14


TRIPLE SCHMITT-TRIGGER INVERTER



See page 47

3G17

TRIPLE SCHMITT-TRIGGER BUFFER



See page 48

FUNCTION AND ELECTRICAL CHARACTERISTICS

1G / 2G / 3G

1G00

SINGLE 2-INPUT POSITIVE-NAND GATE

$$\bullet Y = \overline{AB}$$

Logic Diagram

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I _{CC}	MAX	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	mA
I _{OH}	MAX	-8	-8	-32	-24	-8	-4	-9	-8	mA
I _{OL}	MAX	8	8	32	24	8	4	9	8	mA

FUNCTION TABLE

INPUT		
A	B	Y
H	H	L
L	X	H
X	L	H

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
				MAX	8.5	9	4	4.7	5.5	8	2
I _{PLH}	A or B	Y	MAX	8.5	9	4	4.7	5.5	8	2	2.2

UNIT:ns

1G02

SINGLE 2-INPUT POSITIVE-NOR GATE

$$\bullet Y = \overline{A + B}$$

Logic Diagram (positive logic)

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I _{CC}	MAX	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	mA
I _{OH}	MAX	-8	-8	-32	-24	-8	-4	-9	-8	mA
I _{OL}	MAX	8	8	32	24	8	4	9	8	mA

FUNCTION TABLE

INPUT		
A	B	Y
H	X	L
X	H	L
L	L	H

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
				MAX	8.5	8.5	4	4.5	5.5	8	2.1
I _{PLH}	A or B	Y	MAX	8.5	8.5	4	4.5	5.5	8	2.1	2.4

UNIT:ns

1G04

SINGLE INVERTER GATE

- $Y = \overline{A}$

Logic Diagram

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	mA
I_{OH}	MAX	-8	-8	-32	-24	-8	-4	-9	-8	mA
I_{OL}	MAX	8	8	32	24	8	4	9	8	mA

FUNCTION TABLE

INPUT	OUTPUT
A	L
L	H

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
t_{PLH}	A	Y	MAX	8.5	8.5	3.7	4.2	5.2	7.5	1.9	2.2
t_{PHL}				8.5	8.5	3.7	4.2	5.2	7.5	1.9	2.2

UNITS:ns

1GU04

SINGLE INVERTER

- $Y = \overline{A}$

- Unbuffered Output

- Supply Voltage Range : $2V \sim 5.5V$

Logic Diagram

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AHC	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	0.01	0.01	0.01	mA
I_{OH}	MAX	-8	-32	-24	-8	-4	-9	-8	mA
I_{OL}	MAX	8	32	24	8	4	9	8	mA

FUNCTION TABLE

INPUT	OUTPUT
A	L
L	H

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
t_{PLH}	A	Y	MAX	8	3	3.7	4	5	2.1	2.4
t_{PHL}				8	3	3.7	4	5	2.1	2.4

UNITS:ns

1G06

SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I _{CC}	MAX	0.01	0.01	0.01	0.01	0.01	0.01	mA
V _G	MAX	5.5	5.5	5.5	5.5	2.7	2.7	V
I _{OL}	MAX	32	24	8	4	9	8	mA

FUNCTION TABLE

INPUT A	OUTPUT Y
H	L
L	H

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
				3	4	4	5.6	1.8	2.5
I _{PLH}	A	Y	MAX	3	4	4	5.6	1.8	2.5

UNIT:ns

1G07

SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I _{CC}	MAX	0.01	0.01	0.01	0.01	0.01	0.01	mA
I _{OH}	MAX	5.5	5.5	5.5	5.5	2.7	2.7	V
I _{OL}	MAX	32	24	8	4	9	8	mA

FUNCTION TABLE

INPUT A	OUTPUT Y
H	H
L	L

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
				3.5	4.2	5.5	8.3	1.8	2.5
I _{PLH}	A	Y	MAX	3.5	4.2	5.5	8.3	1.8	2.5

UNIT:ns

1G08

SINGLE 2-INPUT POSITIVE-AND GATE

● Y = AB

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I _{CC}	MAX	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	mA
I _{DH}	MAX	-8	-8	-32	-24	-8	-4	-9	-8	mA
I _{OL}	MAX	8	8	32	24	8	4	9	8	mA

FUNCTION TABLE

INPUT		
A	B	Y
H	H	H
L	X	L
X	L	L

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
				9	9	4	4.5	5.5	8	2	2.4
I _{PLH}	A or B	Y	MAX	9	9	4	4.5	5.5	8	2	2.4
I _{PHL}				9	9	4	4.5	5.5	8	2	2.4

UNITS:ns

1G14

SINGLE SCHMITT-TRIGGER INVERTER GATE

● Y = \bar{A}

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I _{CC}	MAX	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	mA
I _{DH}	MAX	-8	-8	-32	-24	-8	-4	-9	-8	mA
I _{OL}	MAX	8	8	32	24	8	4	9	8	mA

FUNCTION TABLE

INPUT		
A	Y	Y
H	L	H
L	H	L

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
				12	9	5	5.5	6.5	11	2.5	2.5
I _{PLH}	A	Y	MAX	12	9	5	5.5	6.5	11	2.5	2.5
I _{PHL}				12	9	5	5.5	6.5	11	2.5	2.5

UNITS:ns

1G17

SINGLE SCHMITT-TRIGGER BUFFER

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I _{CC}	MAX	0.01	0.01	0.01	0.01	0.01	0.01	mA
I _{OH}	MAX	-32	-24	-8	-4	-9	-8	mA
I _{OL}	MAX	32	24	8	4	9	8	mA

FUNCTION TABLE

INPUT A	OUTPUT Y
H	H
L	L

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
				5	5.5	6.5	11	2.5	2.4
I _{PLH}	A	Y	MAX	5	5.5	6.5	11	2.5	2.4
I _{PHL}				5	5.5	6.5	11	2.5	2.4

UNIT:ns

1G18

1-OF-2 NONINVERTING DEMULTIPLEXER WITH 3-STATE Deselected OUTPUT

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I _{CC}	MAX	0.01	0.01	0.01	0.01	mA
I _{OH}	MAX	-32	-24	-8	-4	mA
I _{OL}	MAX	32	24	8	4	mA

FUNCTION TABLE

INPUTS		OUTPUT	
S	A	Y ₀	Y ₁
L	L	L	Z
L	H	H	Z
H	L	Z	L
H	H	Z	H

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
				3.2	4.2	5	9.3
I _{PLH}	A	Y	MAX	3.2	4.2	5	9.3
I _{PHL}				3.2	4.2	5	9.3
I _{PZL}	S	Y	MAX	3.4	4.6	5.6	10.2
I _{PZH}				3.4	4.6	5.6	10.2
I _{PZL}	S	Y	MAX	3.3	4.9	5.3	12.7
I _{PZH}				3.3	4.9	5.3	12.7

UNIT:ns

1G32

SINGLE 2-INPUT POSITIVE-OR GATE

● $Y = A + B$

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	mA
I_{OH}	MAX	-8	-8	-32	-24	-8	-4	-9	-8	mA
I_{OL}	MAX	8	8	32	24	8	4	9	8	mA

FUNCTION TABLE

INPUT		
A	B	Y
H	X	H
X	H	H
L	L	L

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
t_{PLH}	A or B	Y	MAX	8.5	9	4	4.5	5.5	8	2.1	2.4
t_{PHL}				8.5	9	4	4.5	5.5	8	2.1	2.4

UNIT:ns

1G66

SINGLE ABILATERAL ANALOG SWITCH

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC	AUC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	mA

FUNCTION TABLE

CONTROL INPUT (C)	SWITCH
L	OFF
H	ON


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
t_{PLH}	A or B	B or A	MAX	0.6	0.8	1.2	2	0.1	0.2
t_{PHL}				0.6	0.8	1.2	2	0.1	0.2
t_{PZH}	C	B or A	MAX	4.2	5	6.5	12	1	1.1
t_{PZL}				4.2	5	6.5	12	1	1.1
t_{PHZ}	C	B or A	MAX	5	6.5	6.9	10	2.2	2.9
t_{PZU}				5	6.5	6.9	10	2.2	2.9

UNIT:ns

1G79

SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I _{CC}	MAX	0.01	0.01	0.01	0.01	mA
I _{OH}	MAX	-32	-24	-8	-4	mA
I _{OL}	MAX	32	24	8	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
f _{max}			MIN	160	160	160	160
t _w	CLK high or low		MIN	2.5	2.5	2.5	2.5
tsu	Before CLK ' , Data high		MIN	1.2	1.3	1.4	2.2
	Before CLK ' , Data low		MIN	1.2	1.3	1.4	2.6
t _h	Data after CLK '		MIN	0.5	1.0	0.4	0.3
t _{PLH}	CLK	Q	MAX	4.5	5.2	7	9.9
t _{PHL}				4.5	5.2	7	9.9


UNIT f_{max} : MHz other : ns

FUNCTION TABLE

INPUT		
CLK	D	Q
↑	H	H
↑	L	L
L	X	Q ₀

1G80

SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I _{CC}	MAX	0.01	0.01	0.01	0.01	mA
I _{OH}	MAX	-32	-24	-8	-4	mA
I _{OL}	MAX	32	24	8	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
f _{max}			MIN	160	160	160	160
t _w	CLK high or low		MIN	2.5	2.5	2.5	2.5
tsu	Before CLK ' , Data high		MIN	1.1	1.3	1.5	2.3
	Before CLK ' , Data low		MIN	1.1	1.3	1.5	2.5
t _h	Data after CLK '		MIN	0.4	0.9	0.2	0
t _{PLH}	CLK	Q	MAX	4.5	5.2	7	9.9
t _{PHL}				4.5	5.2	7	9.9

UNIT f_{max} : MHz other : ns

1G86

SINGLE 2-INPUT EXCLUSIVE-OR GATE

● $Y = A \oplus B = \bar{A}B + \bar{A}B$



An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	0.01	0.01	mA
I_{OH}	MAX	-8	-8	-32	-24	-8	-4	mA
I_{OL}	MAX	8	8	32	24	8	4	mA

FUNCTION TABLE

INPUT		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t_{PLH}	A or B	Y	MAX	10	9	4	5	5.5	9.9
t_{PHL}				10	9	4	5	5.5	9.9


UNITS:ns

1G125

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

● $Y = A$

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	mA
I_{OH}	MAX	-8	-8	-32	-24	-8	-4	-9	-8	mA
I_{OL}	MAX	8	8	32	24	8	4	9	8	mA

FUNCTION TABLE

INPUT		OUTPUT
OE	A	Y
L	H	H
L	L	L
H	X	Z

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
t_{PLH}	A	Y	MAX	8.5	8.5	4	4.5	5.5	8	1.7	2.5
t_{PHL}				8.5	8.5	4	4.5	5.5	8	1.7	2.5
t_{PZH}	\overline{OE}	Y	MAX	8	8	5	5.3	6.5	9.4	1.9	2.6
t_{PZL}	\overline{OE}			8	8	5	5.3	6.5	9.4	1.9	2.6
t_{PHZ}	\overline{OE}	Y	MAX	10	10	4.2	5	5	9.2	1.7	3.1
t_{PZU}	\overline{OE}			10	10	4.2	5	5	9.2	1.7	3.1

UNITS:ns


1G126

SINGLE BUS BUFFER GATE

WITH 3-STATE OUTPUT

● Y = A

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I _{CC}	MAX	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	mA
I _{OH}	MAX	-8	-8	-32	-24	-8	-4	-9	-8	mA
I _{OL}	MAX	8	8	32	24	8	4	9	8	mA

FUNCTION TABLE

INPUT		OUTPUT	
OE	A	Y	
H	H	H	
H	L	L	
L	X	Z	

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
				8.5	8.5	4	4.5	5.5	8	1.7	2.5
I _{PLH}	A	Y	MAX	8.5	8.5	4	4.5	5.5	8	1.7	2.5
				8	8	5	5.3	6.6	9.4	1.9	2.5
I _{PHL}	OE	Y	MAX	8	8	5	5.3	6.6	9.4	1.9	2.5
				10	10	4.2	5.5	5.5	9.8	1.7	3.1
I _{PZH}	OE	Y	MAX	10	10	4.2	5.5	5.5	9.8	1.7	3.1
				10	10	4.2	5.5	5.5	9.8	1.7	3.1


UNIT:ns

1G240

SINGLE BUFFER/DRIVER

WITH 3-STATE OUTPUT

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V	UNIT
I _{CC}	MAX	0.01	0.01	0.01	0.01	0.01	0.01	mA
I _{OH}	MAX	-32	-24	-8	-4	-9	-8	mA
I _{OL}	MAX	32	24	8	4	9	8	mA

FUNCTION TABLE

INPUT		OUTPUT	
OE	A	Y	
L	H	H	
L	L	L	
H	X	Z	

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	AUC 2.5V	AUC 1.8V
				4	4.5	5.5	8	1.7	2.5
I _{PLH}	A	Y	MAX	4	4.5	5.5	8	1.7	2.5
				5.2	5.4	6.5	9.4	1.9	2.6
I _{PHL}	OE	Y	MAX	5.2	5.4	6.5	9.4	1.9	2.6
				4.1	5.2	4.9	9.4	1.7	3.1
I _{PZH}	OE	Y	MAX	4.1	5.2	4.9	9.4	1.7	3.1
				4.1	5.2	4.9	9.4	1.7	3.1


UNIT:ns

2G00

DUAL 2-INPUT POSITIVE-NAND GATE

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	mA
I_{OH}	MAX	-32	-24	-8	-4	mA
I_{OL}	MAX	32	24	8	4	mA

Logic Diagram**FUNCTION TABLE**
(each gate)

INPUT		
A	B	Y
H	H	L
L	X	H
X	L	H

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t_{PLH}	A or B	Y	MAX	3.3	4.3	4.8	8.6
t_{PHL}				3.3	4.3	4.8	8.6
UNIT:ns							

2G02

DUAL 2-INPUT POSITIVE-NOR GATE

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	mA
I_{OH}	MAX	-32	-24	-8	-4	mA
I_{OL}	MAX	32	24	8	4	mA

Logic Diagram**FUNCTION TABLE**
(each gate)

INPUT		
A	B	Y
H	X	L
X	H	L
L	L	H


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t_{PLH}	A or B	Y	MAX	4.4	4.9	5.4	8.9
t_{PHL}				4.4	4.9	5.4	8.9
UNIT:ns							

2G04

DUAL INVERTER GATE

Logic Diagram



FUNCTION TABLE

(each inverter)

INPUT A	OUTPUT Y
H	L
L	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	mA
I_{OH}	MAX	-32	-24	-8	-4	mA
I_{OL}	MAX	32	24	8	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
				3.2	4.1	4.4	8
t_{PLH}	A	Y	MAX	3.2	4.1	4.4	8
t_{PHL}				3.2	4.1	4.4	8

UNIT:ns

2GU04

DUAL INVERTER GATE

Logic Diagram



FUNCTION TABLE

(each inverter)

INPUT A	OUTPUT Y
H	L
L	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	mA
I_{OH}	MAX	-32	-24	-8	-4	mA
I_{OL}	MAX	32	24	8	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
				3	3.7	4	5.5
t_{PLH}	A	Y	MAX	3	3.7	4	5.5
t_{PHL}				3	3.7	4	5.5

UNIT:ns


2G06

DUAL INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	mA
V_O	MAX	5.5	5.5	5.5	5.5	V
I_{OL}	MAX	32	24	8	4	mA

Logic Diagram



FUNCTION TABLE

(each inverter)

INPUT A	OUTPUT Y
H	L
L	H

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
				2.9	3.4	3.9	7.2
t_{PLH}	A	Y	MAX	2.9	3.4	3.9	7.2
t_{PHL}				2.9	3.4	3.9	7.2

UNIT:ns


2G07

DUAL BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	mA
V_O	MAX	5.5	5.5	5.5	5.5	V
I_{OL}	MAX	32	24	8	4	mA

Logic Diagram



FUNCTION TABLE

(each buffer/driver)

INPUT A	OUTPUT Y
H	H
L	L

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
				2.9	3.7	4.4	8.6
t_{PLH}	A	Y	MAX	2.9	3.7	4.4	8.6
t_{PHL}				2.9	3.7	4.4	8.6

UNIT:ns

2G08

DUAL 2-INPUT POSITIVE-AND GATE

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I _{CC}	MAX	0.01	0.01	0.01	0.01	mA
I _{OH}	MAX	-32	-24	-8	-4	mA
I _{OL}	MAX	32	24	8	4	mA

FUNCTION TABLE

(each gate)

INPUT		OUTPUT
A	B	Y
H	H	H
L	X	L
X	L	L
L	L	L


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
I _{PLH}	A or B	Y	MAX	3.8	4.7	5.1	9
I _{PHL}				3.8	4.7	5.1	9
UNIT:	ns						

2G14

DUAL SCHMITT-TRIGGER INVERTER

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I _{CC}	MAX	0.01	0.01	0.01	0.01	mA
I _{OH}	MAX	-32	-24	-8	-4	mA
I _{OL}	MAX	32	24	8	4	mA

FUNCTION TABLE

(each inverter)

INPUT		OUTPUT
A		Y
H		L
L		H

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
I _{PLH}	A	Y	MAX	4.3	5.4	5.7	9.5
I _{PHL}				4.3	5.4	5.7	9.5

UNIT:ns

2G17

DUAL SCHMITT-TRIGGER BUFFER

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	mA
I_{OH}	MAX	-32	-24	-8	-4	mA
I_{OL}	MAX	32	24	8	4	mA

FUNCTION TABLE

(each inverter)

INPUT A	OUTPUT Y
H	H
L	L

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
				4.3	5.4	5.7	9.3
t_{PLH}	A	Y	MAX	4.3	5.4	5.7	9.3
t_{PHL}							

UNIT:ns

2G32

DUAL 2-INPUT POSITIVE-OR GATE

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	mA
I_{OH}	MAX	-32	-24	-8	-4	mA
I_{OL}	MAX	32	24	8	4	mA

FUNCTION TABLE

(each gate)

INPUT A	INPUT B	OUTPUT Y
H	X	H
X	H	H
L	L	L

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
				3.2	3.8	4.4	8
t_{PLH}	A or B	Y	MAX	3.2	3.8	4.4	8
t_{PHL}							

UNIT:ns

2G34

DUAL BUFFER GATE

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I _{CC}	MAX	0.01	0.01	0.01	0.01	mA
I _{OH}	MAX	-32	-24	-8	-4	mA
I _{OL}	MAX	32	24	8	4	mA

FUNCTION TABLE

(each gate)

INPUT A	OUTPUT Y
H	H
L	L

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t _{PLH}	A	Y	MAX	3.2	4.1	4.4	8.6
t _{PHL}				3.2	4.1	4.4	8.6


UNIT:ns

2G53

DUAL ANALOG

MULTIPLEXER/DEMULTIPLEXER

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	UNIT
I _{CC}	MAX	0.01	mA

FUNCTION TABLE

CONTROL INPUT		ON CHANNEL
INH	A	
L	L	Y1
L	H	Y2
H	X	None

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t _{PLH}	COM or Y	Y or COM	MAX	0.6	0.8	1.2	2
t _{PHL}				0.6	0.8	1.2	2
t _{PZH}	INH	COM or Y	MAX	4.5	5.4	6.1	9
t _{PZL}				4.5	5.4	6.1	9
t _{PHZ}				8	8.1	8.3	10.9
t _{PZL}				8	8.1	8.3	10.9
t _{PZH}	A	COM or Y	MAX	5.4	5.8	7.2	10.3
t _{PZL}				5.4	5.8	7.2	10.3
t _{PHZ}				5	7.2	7.9	9.4
t _{PZL}				5	7.2	7.9	9.4

UNIT:ns

2G66

DUAL BILATERAL ANALOG SWITCH

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVC	UNIT
I_{CC}	MAX	0.01	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t_{PLH}	A or B	B or A	MAX	0.6	0.8	1.2	2
				0.6	0.8	1.2	2
t_{PHL}	C	A or B	MAX	3.9	4.4	5.6	10
				3.9	4.4	5.6	10
t_{PZH}	C	A or B	MAX	6.3	7.2	6.9	10.5
				6.3	7.2	6.9	10.5

UNIT:ns

Logic Diagram, each switch



FUNCTION TABLE
(each section)

CONTROL INPUT (C)	SWITCH1
L	OFF
H	ON

2G74

SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	mA
I_{OH}	MAX	-32	-16	-8	-4	mA
I_{OL}	MAX	32	16	8	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
f_{max}			MIN	200	175	175	80
t_w	CLK		MIN	2	2.7	2.7	6.2
		PRE or CLR low		2	2.7	2.7	6.2
t_{su}	Data		MIN	1.1	1.3	1.7	2.9
		PRE or CLR inactive		1	1.2	1.4	1.9
t_{th}			MIN	0.5	1.2	0.3	0
t_{PLH}	CLK	Q	MAX	4.1	5.9	7.1	13.4
		\bar{Q}		4.1	5.9	7.1	13.4
t_{PLH}	CLK	\bar{Q}	MAX	4.4	6.2	7.7	14.4
		Q		4.4	6.2	7.7	14.4
t_{PLH}	PRE or CLR	Q or \bar{Q}	MAX	4.1	5.9	7	12.9
		\bar{Q} or Q		4.1	5.9	7	12.9

UNIT:ns

Logic Diagram



FUNCTION TABLE

INPUT				OUTPUT	
PRE	CLR	CLK	D	Q	\bar{Q}
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H†	H†
H	H	↑	X	H	I
H	H	↑	L	L	H
H	H	L	X	Q ₀	\bar{Q}_0

† This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.

2G86

DUAL 2-INPUT EXCLUSIVE-OR GATE


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	mA
I_{OH}	MAX	-32	-24	-8	-4	mA
I_{OL}	MAX	32	24	8	4	mA

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	mA
I_{OH}	MAX	-32	-24	-8	-4	mA
I_{OL}	MAX	32	24	8	4	mA

Logic Diagram



An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.

FUNCTION TABLE (each gate)

INPUT		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L


2G125

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	mA
I_{OH}	MAX	-32	-24	-8	-4	mA
I_{OL}	MAX	32	24	8	4	mA

Logic Diagram



FUNCTION TABLE (each buffer)

INPUT		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t_{PLH}	A	Y	MAX	3.7	4.3	4.8	9.1
t_{PHL}				3.7	4.3	4.8	9.1
t_{PZH}	\overline{OE}	Y	MAX	3.8	4.7	5.6	9.9
t_{PZL}				3.8	4.7	5.6	9.9
t_{PHZ}	\overline{OE}	Y	MAX	3.4	4.6	5.8	11.6
t_{PLZ}				3.4	4.6	5.8	11.6


UNIT:ns

2G126

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	mA
I_{OH}	MAX	-32	-24	-8	-4	mA
I_{OL}	MAX	32	24	8	4	mA



FUNCTION TABLE
(each buffer)

INPUT		OUTPUT
OE	A	Y
H	H	H
H	L	L
L	X	Z

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t_{PLH}	A	Y	MAX	3.2	4	4.9	9.8
t_{PHL}				3.2	4	4.9	9.8
t_{PZH}	OE	Y	MAX	3.1	4.1	5	10
t_{PZL}				3.1	4.1	5	10
t_{PHZ}	OE	Y	MAX	3.3	4.4	5.7	12.6
t_{PLZ}				3.3	4.4	5.7	12.6


UNIT:ns

2G157

SINGLE 2-LINE TO 1-LINE DATA SELECTOR/MUX

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	mA
I_{OH}	MAX	-32	-24	-8	-4	mA
I_{OL}	MAX	32	24	8	4	mA



FUNCTION TABLE

INPUT				OUTPUT	
G	A/B	A	B	Y	\bar{Y}
H	X	X	X	L	L
L	L	L	X	L	H
L	L	H	X	H	L
L	H	X	L	L	H
L	H	X	H	H	L

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t_{PLH}	A or B	Y or \bar{Y}	MAX	4	6	8	14
t_{PHL}				4	6	8	14
t_{PZH}	\bar{A}/B	Y or \bar{Y}	MAX	4	6	9	16
t_{PHL}				4	6	9	16
t_{PLH}	\bar{G}	Y or \bar{Y}	MAX	4	6	8	14
t_{PHL}				4	6	8	14


UNIT:ns

2G240

DUAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
ICC	MAX	0.01	0.01	0.01	0.01	mA
IOH	MAX	-32	-24	-8	-4	mA
IOL	MAX	32	24	8	4	mA



FUNCTION TABLE
(each buffer)

INPUT		OUTPUT
OE	A	Y
L	H	L
L	L	H
H	X	Z

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
tPLH	A	Y	MAX	4	4.6	5.5	11.3
tPHL				4	4.6	5.5	11.3
tPZH	OE	Y	MAX	5	5.4	6.6	11.7
tPZL				5	5.4	6.6	11.7
tPLZ	OE	Y	MAX	4.2	5.5	5.7	12.8
tPHZ				4.2	5.5	5.7	12.8


UNIT:ns

2G241

DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
ICC	MAX	0.01	0.01	0.01	0.01	mA
IOH	MAX	-32	-24	-8	-4	mA
IOL	MAX	32	24	8	4	mA



FUNCTION TABLE

INPUT		OUTPUT
OE	1A	1Y
L	H	H
L	L	L
H	X	Z

INPUT		OUTPUT
2OE	2A	2Y
H	H	H
H	L	L
L	X	Z

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
tPLH	A	Y	MAX	3.7	4.3	4.8	8.8
tPHL				3.7	4.3	4.8	8.8
tPZH	OE	Y	MAX	3.8	4.7	5.6	9.9
tPZL				3.8	4.7	5.6	9.9
tPLZ	OE	Y	MAX	3.4	4.4	5.8	11.6
tPHZ				3.4	4.4	5.8	11.6
tPZH	OE	Y	MAX	3.3	4.1	4.7	8.8
tPZL				3.3	4.1	4.7	8.8
tPLZ	OE	Y	MAX	3.3	4.2	5.2	12.5
tPHZ				3.3	4.2	5.2	12.5


UNIT:ns

3G04

TRIPLE INVERTER GATE

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	mA
I_{OH}	MAX	32	24	-8	-4	mA
I_{OL}	MAX	32	24	8	4	mA



FUNCTION TABLE
(each inverter)

INPUT	OUTPUT
A	Y
H	L
L	H

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t_{PLH}	A	Y	MAX	3.2	4.1	4.4	7.9
t_{PHL}				3.2	4.1	4.4	7.9


UNITS: ns

3G06

TRIPLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	mA
V_o	MAX	5.5	5.5	5.5	5.5	V
I_{OL}	MAX	32	24	8	4	mA



FUNCTION TABLE
(each inverter)

INPUT	OUTPUT
A	Y
H	L
L	H


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
t_{PLH}	A	Y	MAX	2.9	3.4	3.9	7.2
t_{PHL}				2.9	3.4	3.9	7.2

UNITS: ns

3G07

TRIPLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I _{CC}	MAX	0.01	0.01	0.01	0.01	mA
V _O	MAX	5.5	5.5	5.5	5.5	V
I _{OL}	MAX	32	24	8	4	mA

FUNCTION TABLE (each buffer/driver)

INPUT	OUTPUT
A	H
L	L


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
I _{PLH}	A	Y	MAX	2.9	3.7	4.3	7.8
I _{PHL}				2.9	3.7	4.3	7.8

UNIT:ns

3G14

TRIPLE SCHMITT-TRIGGER INVERTER



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I _{CC}	MAX	0.01	0.01	0.01	0.01	mA
I _{OH}	MAX	-32	-24	-8	-4	mA
I _{OL}	MAX	32	24	8	4	mA

FUNCTION TABLE (each inverter)

INPUT	OUTPUT
A	L
Y	H

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
I _{PLH}	A	Y	MAX	4.3	5.4	5.7	9.2
I _{PHL}				4.3	5.4	5.7	9.2


UNIT:ns

3G17

TRIPLE SCHMITT-TRIGGER BUFFER

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	mA
I_{OH}	MAX	-32	-24	-8	-4	mA
I_{OL}	MAX	32	24	8	4	mA



FUNCTION TABLE

INPUT A	OUTPUT Y
H	H
L	L

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
				TBD	TBD	TBD	TBD
t_{PLH}	A	Y	MAX	TBD	TBD	TBD	TBD
t_{PHL}				TBD	TBD	TBD	TBD


UNIT:ns

3G34

TRIPLE BUFFER GATE

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V	UNIT
I_{CC}	MAX	0.01	0.01	0.01	0.01	mA
I_{OH}	MAX	-32	-24	-8	-4	mA
I_{OL}	MAX	32	24	8	4	mA



FUNCTION TABLE (each gate)

INPUT A	OUTPUT Y
H	H
L	L

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 5V	LVC 3.3V	LVC 2.5V	LVC 1.8V
				3.2	4.1	4.4	7.9
t_{PLH}	A	Y	MAX	3.2	4.1	4.4	7.9
t_{PHL}				3.2	4.1	4.4	7.9

UNIT:ns

FUNCTION

GATE (AND/NAND/OR/NOR)

Description	No. of Input	Circuit	Input	Output	Device	Technology															
						Bipolar			CMOS			BiCMOS			Advanced CMOS						
POS-AND	2	4	08	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	
			OC	09	○	○	○	○	○	X	X/-										
			OC	15	X	X	X	X													
			BUF	1008		X	A	A													
		SCH	7001																		
		6	BUF	6008		X	○	B													
			BUF	1808		X	X	X													
		3	BUF	11		○	X	A	○	○	○	○	○	○	X/-						
			BUF	1011		X															
		4		21	○	○	A	○	○	○	○	X/-				X/-	X/-	X/-	○	A	
POS-NAND	2	4	8003		○	○															
			OC	00	○	○	○	A	○	○	○	○	○	○	○	○	○	○	○	○	
			OC	01	X	X	X														
			OC	03	X	X	○	B													
			SCH	24	X	X															
			OC	25	X	X															
			BUF	37	○	○	○	A	○	X											
			SCH	132	X	X															
			BUF	1000		X	A	A								X/-	X/-	X/-	○	○	A
			OC	1003		X	A														
		6	SCH	OC	7003																
			OC	39	X																
			BUF	604		○	A	○	B												
			BUF	1804		X	A	X													
			BUF	19	○	○	○	A	○	○	○	○	○	○	X/-	X/-	X/-	X/-	○	○	A
		3	OC	12	X	X	X														
			BUF	1010		X															
			SCH	13	X	X										X/-	X/-	X/-			
		4	SCH	18																	
			20	X	○	○	A	○	○	○	○	○	○	○	X/-	X/-	X/-	X/-	○	A	
			OC	22	X	X	X														
			BUF	40	X	X	X	X													
			SCH	1403	○	X															
			BUF	1020		X															
			SCH	616	X																
			3S	30	X	○	X	A	○	○	X/-	X/-				X/-X	X/-X	X/-X			
		8	1	134	X																
			13	1	133	X	○			X/-											
			3S	4075		○															
POS- OR	2	4	32	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	A
			BUF	1032		X	A														
			SCH	7032																	
			BUF	632		○	A	○	B												
			BUF	1852		X	A	X													
		6	BUF	36					X	X/-											
			BUF	128	○																
			SCH	1002		X	A														
		4	BUF	702																	
			SCH	1036		X	A														
			BUF	605		○	A	○	B												
			BUF	1805		X	X														
			27	X	○	○	A	○	○	○	○	○	X/-			X/-X	X/-X	X/-X	○	A	
		3	23	X																	
			25	○																	
		4	4002																		
			260	○																	
POS- NOR	2	4	02	○	○	○	A	○	○	○	○	○	○	○	○	X/-○	X/-○	○	○	○	A
			BUF	28	X	X	X														
			OC	33	X	○	A														
			BUF	36					X	X/-											
			SCH	1002		X	A														
		6	BUF	702																	
			SCH	1036		X	A														
			BUF	605		○	A	○	B												
		3	BUF	1805		X	X														
			27	X	○	○	A	○	○	○	○	○	X/-			X/-X	X/-X	X/-X	○	A	
		4	23	X																	
			25	○																	
			4002																		
		5	2	260	○																

Explanatory notes [Input] SCH : Schmitt-Trigger Inputs

[Output] BUF : Buffered Output OC : Open-Collector Output 3S : 3-State Output

Status ○ : Product available in technology indicated * : New product planned in technology indicated

✗ : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

GATE (EX-OR/EX-NOR/INVERTER/NONINVERTER/etc.)

							Technology																	
Description	No. of Input	Circuit	Input	Output	Device		Bipolar			CMOS			BiCMOS			Advanced CMOS								
							TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT				
EX-OR	2	4		86	X	OC	O	O	O	O	O	O	O	-/O		O/O	X/I/O	O	O	A	C/A			
				136	X			X	X															
				386	X					X/-														
EX-NOR	2	4	OC	268	O													X/I/-	X/I/-					
				810		X	X																	
			OC	811		X	X																	
EX-OR/NOR							7266																	
135							X																	
INVERTING	1	6		04	O	O	O	O	B	O	O	O/O				O/O	O/O	O	O	A	O			
			OC	05	X	O	O	A				O/-				O/-	O/-	O	O	A	O			
			OC	06	O	O														O	A	C/A		
			SCH	14	O	O						O/O	O/O			X	O/C	O/C	O	O	A	O		
			SCH	16	O																			
			SCH	19	O	A																		
			BUF	1004		O	A																	
			OC	1005		O																		
				4049																				
U04																								
8 SCH							619	X												O	O	A		
NON-INVERTING	1	4		426	X																			
				426	X																			
			OC	07	O	O														O	A	C/A		
			OC	17	O																			
				34		X	X													X/I/-	X/I/-			
			OC	35		O	A																	
			BUF	1034		O	O																	
			OC	1035		O	O																	
				4050																				
OTHER		6	1	6	63	X																		
			2	6	31	O																		
					50	X																		
			4	2	51	X	O	X		X	X/-									X/I/-	X/I/-			
					60	X																		
			8	1	53	X																		
					55	X																		
			10	1	4078																			
					54	X	X													X/I/-	X/I/-			
			11	1	64	X	X													X/I/-	X/I/-			
					OC	65	X																	
			12	3	BUF	800														X/I/-	X/I/-			
					BUF	802														X/I/-	X/I/-			
					7000															X/I/-	X/I/-			
					7008															X/I/-	X/I/-			
					7074															X/I/-	X/I/-			
					7075															X/I/-	X/I/-			
					7076															X/I/-	X/I/-			

Explanatory notes [Input] SCH : Schmitt-Trigger Inputs

[Output] BUF : Buffered Output OC : Open-Collector Output 3S : 3-State Output

Status : Product available in technology indicated * : New product planned in technology indicated

× : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HGT : SN34HGxx / CR34HGTxx

HCT : SN74HCxx / CD74HCxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

BUFFER/DRIVER(NON-INVERTING)

Description	No. of Output	Output	Device	Technology														
				Bipolar			CMOS			BiCMOS			Advanced CMOS					
				TTL	LS	S	ALS	F	HC	HCT	BCT	ABT	LVT	ACT	AC	AHC	ANCT	
NON-INVERTING	4	3S	125	X/A					○/○	○/○	○/A/A	○	H○		○	○/A	○/A	○
		3S	126	X/A					○/○	-/○	×/A/A	○	H○		○	○/A	○/A	○
	6	3S	365	X/A					○/○	-/○								
		3S	367	X/A					○/○	-/○								
		3S	241	○/○	○/○	○/C	○/A	○/○	X/O	X/O	○/-	○/A	H○	X/O/-	X/O/O			-
		3S	244	○/○	○/○	○/C/ C1	○/A	○/○	○/○	○/○	○/○	○/A						
		3S	455	○	X													
		3S	465	○	X													
		3S	467	○	X													
		3S	541	○	○/○/1	○/○/○/○	○/○/○/○	○/A/-	○/B	H○		-/-○	-/-○	○	○/A	○/A		
		3S	656											X/-/-	X/-/-			
8	3S	474		X														
	OC	757		○														
	OC	760		○/○														
	3S	1241		○/A														
	R3S	2241																
	R3S	2244																
	R3S	25341		○														
	3S	25341																
	3S	25244																
	OC	25757																
	OC	25760																
10	3S	827												X/-/-	X/-/-	○/A		
	R3S	2827																
	R3S	29627		○														
	R3S	5460																
11	R3S	5460																
12	R3S	5402																
	R3S	16903																
16	3S	16241														H/X		
	3S	16244																
	3S	16541																
	R3S	162241																
18	R3S	162244																
	R3S	162541																
	3S	16835																
	R3S	162835																
20	3S	16927																
	3S	162827																
	3S	3244																

Explanatory notes [Output] 3S : 3-State Output R3S : Series Resistor and 3-State Output OC : Open-Collector Output

Status ○ : Product available in technology indicated * : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

BUFFER/DRIVER(INVERTING, INVERTING AND NON-INVERTING, ADDRESS DRIVERS)

Description	No. of Output	Output	Device	Technology															
				Bipolar			CMOS			BiCMOS			Advanced CMOS						
INVERTING	6	3S	3662 X X	X/○															
		3S	3528 X A	○/○	-○														
		3S	436	X															
		3S	437 X																
	8	3S	231	X X															
		3S	240 ○ ○	○A/ A1	○A	○/○	○/○	○/-	○A	○A/H○	○/○/○	○/○/○	○ ○	○ A	○/A/ Z○A				
		3S	456																
		3S	466 X	X															
		3S	468 X	X															
		3S	540	○ ○	○/○1	X ○/○	○/○	○A/-	○	H○	-H○	-J/○	○ ○	○ A	○ A				
		3S	655																
		3S	746	X															
		OC	756	X ○															
		OC	763	X															
		3S	1240	X															
INVERTING AND NON-INVERTING	10	R3S	2240	X															
		R3S	2540	X															
	11	R3S	25240																
		R3S	25756																
ADDRESS DRIVERS	12	3S	828																
		R3S	2828																
	16	3S	29828	■															
		R3S	5401																
	20	R3S	5403																
		3S	16240																
	32	R3S	16250																
		3S	32240																

Explanatory notes [Output] 3S : 3-State Output R3S : Series Resistor and 3-State Output OC : Open-Collector Output

Status ○ : Product available in technology indicated * : New product planned in technology indicated

× : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCxx / CD74HCTxx

BCT : SN74BCTx / SN64BCTx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

BUS TRANSCEIVER(NON-INVERTING)

Description	No. of Output	Output	Device	Technology																		
				Bipolar				CMOS				BiCMOS				Advanced CMOS						
				TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	ANACT	LV	LVC	ALVC
NON-INVERTING	4	3S	226			x																
		3S	440	x																		
		OC	441	x																		
		3S	442	o																		
		3S	443	x																		
		3S	444	x																		
		OC	448	x																		
		3S	243	x		oA	x	x	-/-	-/-												
		3S	1243																			
		3S	245	o	oA/ oA1	o	o	o	o	o	o	o	oB/ oB1	oA/ oA1	H	o/o/o	o/o/o	o	o	oA	oA/ oA1	o/Ho
8	8	3S	470														X/-J-	X/-J-				
		3S	472														X/-J-	X/-J-				
		3S	474														X/-J-	X/-J-				
		3S	543			o							o/-	oA	H	o	X/-J-	O/-J-				
		OC	615		x												X/-J-	O/-J-				
		OC	621	x	oA/ oA1	x	x															
		3S	623	o	oA	x	x	o/-	o/-	o/-	o/-	o				X/-J-O	O/-J-O					
		SSOC	639	x	oA	x	x															
		OC	641	o	oA	o																
		3S	645	o	oA/ oA1	o			o/-	o/-												
		3S	646	o	oA	o			o/-	o/-							X/-J-O	X/-J-O				
		OC	647	x	x																	
		3S	652	o	oA	o			o/-	o/-							X/-J-O	O/-J-O				
		SSOC	654	x	o																	
		3S	657			o										X/-J-	X/-J-					
		3S	660						X/-	X/-												
		3S	665						X/-	X/-												
		3S	663			x											X/-J-	X/-J-				
		3S	856		x												X/-J-	X/-J-				
		3S	877		x												X/-J-	X/-J-				
		3S	899						X/-													
		3S	1245	oA																		
		3S	1645	oA																		
		3S	2245						o/-	o/R	o	H									RoA	
8+1P	8	3S	2621		x																	
		3S	2645		x																	
		3S	2952						X/-	oA	H	o										
		3S	25245						o/-	oH												
		3S	25543						X/-													
		3S	25621						X/-													
		3S	25601						X/-													
		3S	25241						X/-													
		3S	25646						X/-													
		3S	25647						X/-													
9	9	3S	25652						X/-													
		3S	25654						X/-													
		3S	3245													x					C/A	
10	10	3S	4245																		oA/C/A	
		SSOC	833											o			X/-J-	X/-J-				
		SSOC	853											o			X/-J-	X/-J-				
9X4	9	3S	29833		x																	
		3S	29853		x																	
9X4	9	3S	863											o			X/-J-	X/-J-				
		3S	16409																			
10X4	10	3S	861											o			X/-J-	X/-J-				
		3S	29861		x																	
10X4	10	3S	29861		x																	
		3S	29861		x																	

Explanatory notes [No. of Output] +P : With Parity Bit

[Output] 3S : 3-State Output R3S : Series Resistor and 3-State Output

OC : Open-Collector Output SSOC : 3-State Output / Open-Collector Output

Status ○ : Product available in technology indicated * : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

BUS TRANSCEIVER (NON-INVERTING)

Description	No. of Output	Output	Device	Technology													
				TTL	L5	S	ALS	AS	F	HC	HCT	BCT	BiCMOS	LVT	ALVT	AC	ACT
12/24	3S	16268															H○/H○/HR○A
		16269															○
		16270															H○
		16271															H○
		16272															X
		162268															H○
	3S	162269															H○/H○
		162260															
16	3S	16245								○/A/ H○	○/B/ H○/A	H○	○	○	*	○	○/A/ H○/A/ HR○/A/ Z○/A
		16334								○							○/H○/○
		16470								○							
		16543								○	H○	*	X	○			○/H○/H○
		16623								○							
		16646								○	H○		X	○			H○/A/H○/○
		16652								○	H○		X	○			H○/A/X
		16692								○	H○		-	○			H○/A/H○
	R3S	162245								○/H○	○/A/ H○	H○				R○	
		R3S 164245															○/○/H○
		R3S 162334															○/H○/○
		16X3 3S 32316								H○							
		16X3 3S 32318								H○							
		3S 16657								○							
		16+2P 3S 16833								○							
		3S 16853								○							
NON-INVERTING	3S	16472															
		16474															
		3S 16500								○/B	H○						H○
		3S 16501								○/C	H○						H○/H○
		3S 16525								○							H○
		3S 16600								○							- H○/○
		3S 16601								○		H○					H○/HR○
		3S 16634								○							
	18	3S 16663								○							H○/○/○
		3S 16691								○							H○/H○/○
		R3S 162500								○							
		R3S 162501								○							
		R3S 162525								○							
		R3S 162600								○							
		R3S 162601								○							H○/HR○/HRX
		R3S 162834															
18/36	3S	16282															H○
		R3S 162282															H○/H○/H○
		3S 16836															H*
		3S 16837															-
		R3S 162836															○/H○/○
		3S 32543								H○							
		3S 32952								X							
		3S 32245								H○	H○						○/H○/H○/H○
	36	3S 32500								X							
		3S 32501								H○							H○

Explanatory notes [No. of Output] +P : With Parity Bit
[Output] 3S : 3-State Output R3S : Series Resistor and 3-State Output
OC : Open-Collector Output 3SOC : 3-State Output / Open-Collector Output
Status ○ : Product available in technology indicated * : New product planned in technology indicated
× : Discontinued ■ : Not recommended for new designs
HC : SN74HCxx / CD74HCxx
HCT : SN74HCxx / CD74HCTxx
BCT : SN74BCTxx / SN64BCTxx
AC : 74AC11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx
ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

BUS TRANSCEIVER(INVERTING, NON-INVERTING/INVERTING)

Description	No. of Output	Output	Device	Technology															
				Bipolar			CMOS			BiCMOS			Advanced CMOS						
INVERTING	4	3S	240	X	X	X	X	X/-	X/-										
		3S	446	X	X	X	X	X/-	X/-										
		3S	473	X	X	X	X	X/-	X/-										
		3S	475	X	X	X	X	X/-	X/-										
		3S	611	X	X	X	X	X/-	X/-										
	8	3S	544			X		X/-								X/-	X/-	X/-	X/-
		3S	471													X/-	X/-	X/-	X/-
		3S	473													X/-	X/-	X/-	X/-
		3S	475													X/-	X/-	X/-	X/-
		3S	610	X	X	X	X	X/-	X/-										
		3S	620	X	X	A	X	X	X/-	X/-	X/-	O				X/-	X/-	X/-	X/-
		OC	622	X	X	X	X	X	X	X	X								
		SSOC	638	X	O/A	O/A													
		3S	640	O	O/B ₁	O/B ₁	O	O/O	X/O	O/-	O					X/-	X/-	X/-	X/-
		OC	642	O	O/B ₁	O/B ₁	X			X/-									
		3S	648	O	O/A	O/A	O	X/-	X/-	X/-						X/-	X/-	X/-	X/-
		OC	649	X	X	X	X	X	X	X	X								
		3S	651	X	O/A	X	X	X/-	X/-	X/-	O					X/-	X/-	X/-	X/-
		SSOC	653	X	O														
		3S	659					X/-	X/-										
		3S	664					X/-	X/-										
		3S	1640																
		3S	2620																
		3S	2640					X		X/-									
		3S	2953							X/-									
		3S	25620							X/-									
		3S	25622							X/-									
		3S	25640							X/-									
		3S	25642							X/-									
		3S	25648							X/-									
		3S	25649							X/-									
		3S	25651							X/-									
		3S	25653							X/-									
		SSOC	834													X/-	X/-	X/-	X/-
		SSOC	854													X/-	X/-	X/-	X/-
	8+1P	3S	2841		X			X/-											
		3S	29854	O				O/-											
	9	3S	864																
		3S	29864					O/B/-								X/-	X/-	X/-	X/-
	10	3S	862													X/-	X/-	X/-	X/-
		3S	29862					X/B/-											
NON-INVERTING /INVERTING	8	3S	1641																
		3S	16544													X			
		3S	16620													X	X		
		3S	16640													O			
		3S	16648													X			
		3S	16651																
		3S	16662																
		3S	16663																
		3S	16752																
		3S	16524																
		3S	16664																H/O

Explanatory notes [No. of Output] +P : With Parity Bit

[Output] 3S : 3-State Output R3S : Series Resistor and 3-State Output

OC : Open-Collector Output 3SOC : 3-State Output / Open-Collector Output

Status ○ : Product available in technology indicated * : New product planned in technology indicated

× : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCxx / CD74HCTxx

BCT : SN74BCTx_x / SN64BCTx_x

AC : 74AC11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

J/K FLIP-FLOP

Trigger	Circuit	PRE CLR	Output	Q - /Q	Device	Technology												
						Bipolar			CMOS			BiCMOS			Advanced CMOS			
						TTL	LS	S	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	AHC
POS	2	1	2S	2S	72													
		2	2S	B	70													
	4	2	2S	B	73	X	○A	○A	○A	X/○ -/○								
		2	2S	B	109	X	○A	○A	○A	○/○ -/○					X/I/O	X/I/O		
		4	2S	B	110	X												
NEG	2	2	2S	B	111	X												
		2	2S	Q	376	X												
		2	2S	B	76	X	X								X/I-			
		2	2S	B	80	X	X								X/I-			
	4	2	2S	B	107	○A	○A	○A	○A	X/○ -/○					X/I/O	X/I/O		○A
		2	2S	B	112	○A	○A	○A	○A	○/○ -/○					X/I/O	X/I/O		
		2	2S	B	113	X	X	X	X	X/I-								
		4	2S	B	114	X	X	X	X	X/I-								
		4	2S	Q	276	X												

D-TYPE FLIP-FLOP

Trigger	Circuit	PRE CLR	Output	Q - /Q	Device	Technology												
						Bipolar			CMOS			BiCMOS			Advanced CMOS			
						TTL	LS	S	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	AHC
POS	2	2	2S	B	74	X	○A	○A	○A	○/○ ○/○					○/○ ○/○ ○/○	○/○ ○/○ ○/○	○	○ A A
		4	2S	B	171	X												
	4	2	2S	B	175	X	○	○	○	○/○ ○/○					○/○ ○/○ ○/○	○/○ ○/○ ○/○	○	○ A A
		4	2S	B	379	X				X/I-					X/I/O X/I/O	X/I/O X/I/O		
	6	2	2S	Q	174	X	○	○	○	○/○ ○/○					X/I/O X/I/O	X/I/O X/I/O	○	○ C A
		6	2S	Q	378	○	X	X							X/I-/ X/I-	X/I-/ X/I-		
	8	2	2S	Q	250	X	○	○	○	X/I/O X/I/O	○	H			X/I-/ X/I-	X/I-/ X/I-	○	○ C A
		2	2S	Q	374	○	○	○	○	○/○ ○/○ ○/○	○/○ ○/○ ○/○	A			X/I/O X/I/O X/I/O	X/I/O X/I/O X/I/O	○	○ C A H C
		2	2S	Q	377	○	○	○	○	○/○ ○/○ ○/○	○/○ ○/○ ○/○	A			X/I-/ X/I-	X/I-/ X/I-		
		3	3S	Q	478										X/I-/ X/I-	X/I-/ X/I-		
		3	3S	Q	534	○A	X	X	X	X/I/O X/I/O X/I/O	○A				X/I/O X/I/Y	X/I/O X/I/Y		
		3	3S	Q	564	○B	X	X	X	X/I/O X/I/O X/I/O	○B				X/I/O X/I/Y	X/I/O X/I/Y		
		3	3S	Q	574	○B	○	○	○	○/○ ○/○ ○/○	○/○ ○/○ ○/○	A	H		X/I/O X/I/O	X/I/O X/I/O	○	○ C A
		3	3S	Q	575	○A	X	X							X/I-/ X/I-	X/I-/ X/I-		
		3	3S	Q	576	○B	X	X										
		3	3S	Q	577	○A	X	X										
	9	3S	Q	825	○A										X/I-/ X/I-	X/I-/ X/I-		
		3S	Q	826	○A										X/I-/ X/I-	X/I-/ X/I-		
	9	C	3S	Q	874	○B	○								X/I-/ X/I-	X/I-/ X/I-		
		C	3S	Q	876	○A	○								X/I-/ X/I-	X/I-/ X/I-		
	9	C	3S	Q	878	X												
		C	3S	Q	879	○A	X	X										
	10	3S	Q	892	○A													
		10	3S	Q	893	○A												
	10	3S	Q	894	○A													
		10	3S	Q	895	○A												
	10X2	3S	Q	1620													H	
		10X2	3S	Q	1620												H	
	16	3S	Q	16374													○/A H C A H C O	
		16	3S	Q	16534													
	18	3S	Q	162374														
		18	3S	Q	16823													
	20	3S	Q	162821														
		20	3S	Q	162822													
	22	3S	Q	16722														
		22	3S	Q	32374													
	32	3S	Q	32374														
		32	3S	Q	32374													

Explanatory notes [Trigger] POS : Positive edge NEG : Negative Edge

[PRE · CLR] B : Preset and Clear C : Clear Only

[Output] 2S : Totem pole Output 3S : 3-State Output

[Q - /Q] B : Q - Q - Output Q : Q - Output /Q - /Q - Output

Status ○ : Product available in technology indicated * : New product planned in technology indicated

✗ : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

LATCH

Type	Circuit	Output	PRE · CLR	Q · /Q	Device	Technology																			
						Bipolar			CMOS			BiCMOS			Advanced CMOS										
						TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AMC	ANHCT	LV	LVC	ALVC	AVC
S-R	4	25		Q	279	X	A																		
AD	8	25	Q		259	X	B	O		O/O	-O						X/I-/	X/I-/							
	8	25	Q		4724																				
BIS	4	25	Q		75	X	O					X/O/O	X/O/O					O/I-/							
	4	25	Q		77																				
	4	25	Q		375	O						X/I-/													
	8	25	Q		100	X																			
R/B	8	35	Q		990			O																	
	6	35	/Q		991			X																	
	8	35	B	Q	666			O																	
	6	35	C	Q	996			O																	
	6	35	B	Q	667			O																	
	9	35	C	Q	992			O																	
	9	35	C	/Q	993			X																	
	10	35		Q	994			O																	
	10	35		/Q	995			X																	
	8	25	C	Q	116	X																			
D	8	35	Q		373	O	O	A	O	O/O	O/O	O/-	O	H○	X/I/O/O	O/O/O	O	O	O/A	O/A	H○				
	8	35	Q		2373			O																	
	8	35	/Q		533			O/A	X	X/O	X/O	X/I-	O/A		X/I/O-	X/I/O-									
	5	35			579			O/A	O	O/A	O/O	O/-	O/A	H○	X/I/O/O	X/I/O/O	O	O	O/A	O/A	H○				
	6	35	/Q		563			O/B	X	O/A	O/O	X/I-	O/A	H○	X/I/O/O	X/I/O/O	O	O	O/A	O/A	H○				
	8	35	/O		580			O/B	X																
	8	35	C	Q	873			O/B	X/A																
	8	35	P	Q	880			X/A	X																
	8	35	B	Q	845			X	X																
	8	35	B	Q	29845			X	X						X/I-										
	8	35	B	/Q	846			X	X						X/I-										
	9	35	B	Q	29846			X	X						X/I-										
	9	35	B	Q	843			O	X						O	X/I-/	X/I-/								
	9	35	B	Q	16431			O	X																
	9	35	B	Q	29843			X	X						O/I-										
	9	35	B	/Q	844			X	X							X/I-/	X/I-/								
	9	35	B	Q	29844			X	X						X/I-										
	10	35	Q		841			O	X/A						O/A	X/I-/	X/I-/								
	10	35	Q		29841			X	X						X/I-										
	10	35	/Q		842			X	X						X/I-/	X/I-/									
	10	35	/Q		29842			X	X						X/I-										
	12/24	35	Q		16260							H○								H○					
	12/24	35	Q		162260							H○								H○					
	16	35	Q		16373							O/A	H○	H○	O	O	O	O	O	O/A	H○	O			
	16	35	/Q		16533																X				
	16	35	Q		162373							H○									X				
	18	35	B	Q	16843							O													
	20	35	Q		16841							O									H○				
	20	35	Q		162841							O									H○				
	32	35	Q		32373							H	H							H/A	*				

Explanatory notes [Type] S-R : S-R Latch AD : Addressable Latch BIS : BiStable Latch

R-B : Read-Back Latch D : D-Type Transparent Latch

[PRE · CLR] B : Preset and Clear C : Clear Only

[Output] 2S : Totem-Pole Output 3S : 3-State Output

[Q : /Q] B : Q : Q-/Q-Output Q : Q-Output /Q : /Q-Output

Status ○ : Product available in technology indicated * : New product planned in technology indicated

× : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

SHIFT REGISTER

Input Type	Output Type	No. of Bit	CLR	Shift	Output	Device	Technology																	
							TTL	Bipolar	CMOS	BICMOS	Advanced CMOS													
							LS	S	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC	ALVC	AVC
S/P	S/P	4	R	2S	178	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X		
			C	2S	179	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
			R	2S	196	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
			B	2S	95	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
		8	B	2S	295	X	C	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
			C	R	3S	395	X	A	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
			C	B	2S	194	X	C	A	X	O	X	O	X	O	X	O	X	I-	X	I-	X	I-	
			C	R	2S	96	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
			C	B	3S	322	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
			B	3S	296	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
			C	B	3S	299	X	O	X	O	X	O	X	O	X	O	X	O	X	I-	X	I-	X	I-
			C	B	3S	323	X	O	X	O	X	O	X	O	X	O	X	O	X	I-	X	I-	X	I-
			C	B	2S	199	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
S/P	S	8		R	2S	165	X	C	A	O	X	O	X	O	X	O	X	O	O	A	X	X	X	X
				C	R	2S	166	X	C	A	O	X	O	X	O	X	O	X	O	A	X	X	X	X
S	S/P	8	C	R	2S	164	X	O	C	A	O	O	O	O	O	O	O	O	I-	O	I-	O	I-	O
S	P	10	C		2S	898	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
S	S	8		R	2S	91	X	I	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
P	S	4	C	R	2S	94	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
		16	R	3S	674	O	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X

SHIFT REGISTER WITH LATCH

Input Type	Output Type	No. of Bit	CLR	Shift	Output	Device	Technology																	
							TTL	Bipolar	CMOS	BICMOS	Advanced CMOS													
							LS	S	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC	ALVC	AVC
S/P	4	C	B	3S	671	X	X	X	X	X	X	X	X	X	X	X	X	X	X	O	O	O	A	
		C	B	3S	672	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
		8	C	R	2S	598	O	X	X	X	X	X	X	X	X	X	X	X	X	O	O	O	A	X
			B	R	OC	599	X	X	X	X	X	X	X	X	X	X	X	X	X	O	O	O	A	X
			C	R	OC	596	O	X	X	X	X	X	X	X	X	X	X	X	X	O	O	O	A	X
			B	R	2S	594	O	X	X	X	X	X	X	X	X	X	X	X	X	O	O	O	A	X
			C	B	3S	673	O	X	X	X	X	X	X	X	X	X	X	X	X	O	O	O	A	X
						597	O	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
		S/P																						

Explanatory notes [Input/Output Type] S : Serial P : Parallel S/P : Alternative Serial/Parallel

[CLR] C : With Clear

[Shift] R : Right Shift B : Alternative Shift Right/Left

[Outputs] 2S : Totem-Pole Output 3S : 3-State Output

Status ○ : Product available in technology indicated * : New product planned in technology indicated

× : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

REGISTER(ETC)

Description	Device	Technology																			
		Bipolar	CMOS			BiCMOS			Advanced CMOS				AC	ACT	AHC	AHCT	LV	LVC	ALVC	AVC	
		TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC	ALVC	AVC
REGISTER FILES 8WX2B		175	X																		
REGISTER FILES 4WX4B		170	X	X																	
REGISTER FILES 4WX4B		670	O					-/-O	-/-O												
REGISTER FILES 16WX5B		870	O	X												X/I-/	X/I-/				
REGISTER FILES 16WX5B		858														X/I-/	X/I-/				
REGISTER FILES 16WX6B		871		X	X											X/I-/	X/I-/				
REGISTER FILES 32WX4B		859														X/I-/	X/I-/				
MUX 4WX4B		298	X	O																	
MUX 8WX4B		398	X																		
4BIT BUS-BUFFER REGISTER		173	X	O					-/-O	-/-O											
8BIT STORAGE REGISTER		396	X																		
8BIT DIAGNOSTICS/PIPELINE REGISTER		818														X/I-/	X/I-/				
		819														X/I-/	X/I-/				
		29818		X					-/-X												

Status ○ : Product available in technology indicated * : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

MONOSTABLE MULTIVIBRATOR

Curcuit	CLR	Retrigger	Device	Technology																			
				Bipolar	CMOS			BiCMOS			Advanced CMOS				AC	ACT	AHC	AHCT	LV	LVC	ALVC	AVC	
				TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC	ALVC	AVC
1				121	O	O																	
	C	R		122	X	O																	
	C	R		422	X																		
2	C	R		123	O	O				-/-O	-/-O						O	A	A	A			
	C	R		221	O	O				-/-O	-/-O												
	C	R		423	O					-/-O	-/-O												
	C	R		4538						-/-O	-/-O												

Explanatory notes [CLR] C : With Clear
[Retrigger] R : With Retrigger

Status ○ : Product available in technology indicated * : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

DECade/Binary Counter

DEC BIN	ASYN SYN	No. of Bit	UP/DOWN Mode	CLR	LOAD	ETC	Device	Technology																									
								Bipolar			CMOS			BiCMOS			Advanced CMOS																
								TTL	LS	S	ALS	AS	F	HO	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC	ALVC	AVC						
DEC	A	4	Y	A	68	X																											
				S	90	X○																											
					290	X○																											
				A	D	390	X○								X○○	-F○																	
	S	4	Y	A	176	X																											
				A	A	498	X○	X	X	X																							
						560	X																										
				S	S	162	X○A	X○B	X○	X○	X○-							X○-/-	X○-/-														
	S	8	Y	A	S	160	X○A	X○B	X○	X○	X○-							X○-/-	X○-/-														
				A	S	690	X																										
				S	S	692	X																										
				S	S	568	X																										
BIN	A	4	Y	S	S	680	X○	X	X	X								X○-/-	X○-/-														
				A	S	696	X											X○-/-	X○-/-														
				S	S	698	X											X○-/-	X○-/-														
				A	A	192	X	X	X	X					X○○																		
	S	8	Y	A	J	4017	X								X○○																		
						69	X																										
				A		93	X○									-F○	-F○																
						293	X○																										
	A	12	Y	A	D	393	X○								X○○	-F○																	
				A	A	177	X																										
				A	A	197	X	X	X	X																							
				7	A	4050	X								X○○	-F○																	
BIN	A	14	Y	A	A	4040	X								X○○	-F○																	
				A	A	4020	X								X○○	-F○																	
				A	A	4060	X								X○○	-F○																	
				A	A	4061	X																										
	S	4	Y	S	S	561	X	A																									
				S	S	163	X○	A	○	B	○	C	○	D			X○○	X○○															
				A	S	161	X○	A	○	B	○	C	○	D			X○○	X○○															
				A	S	691	X																										
	S	8	Y	D	4518	X																											
				S	S	669	X○																										
				S	S	699	X																										
				S	S	169	X○	B	○	C	○	A	○				X○○	X○○															
OTH	A	8	Y	S	S	191	X○	A	○	B	○	C	○	D			X○○	X○○															
				A	S	690	X																										
				A	A	193	X○	A	○	B	○	C	○	D			X○○	X○○															
				A	A	569	X○	A	○	B	○	C	○	D			X○○	X○○															
	S	12	Y	A	S	461	X																										
				S	S	463	X																										
				A	A	590	X○																										
				A	A	591	X																										
Status	○	Product available in technology indicated "●": New product planned in technology indicated "○"																															
	×	Discontinued ■: Not recommended for new designs																															
HC : SN74HCxx / CD74HCxx																																	
HCT : SN74HCxx / CD74HCTxx																																	
BCT : SN74BCxx / SN64BCxx																																	
AC : 74AC11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx																																	
ACT : 74ACT11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx																																	

RATE MULTIPLIER/FREQUENCY DIVIDERS

Description	Device	Technology												
		TTL	LS	Bipolar			CMOS			BiCMOS				
				S	A,L	A,B	A,B	F	HC	HCT	BCT	ABT	LVT	AC
FREQUENCY DIVIDERS		55	X											
FREQUENCY DIVIDERS		57	X											
6BIT BINARY RATE MULTIPLIER		97	O											
DECADE RATE MULTIPLIER		167	X											
PROGRAMMABLE FREQUENCY DIVIDER/DIGITAL TIMERS		292	O											
		294	O											

Status O : Product available in technology indicated * : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN7410xx / CD7410Cxx

HCT : SN74HCxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

DATA SELECTOR/MULTIPLEXER

No. of Input/output	Output	Circuit	ETC	Device	Technology																			
					Bipolar			CMOS			BiCMOS		Advanced CMOS											
					TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC	ALVC	AVC
16/1	25	1		150	O												X/-/-	X/-/-						
	35	1		250	O			O/A									X/-/-	X/-/-						
	35	1		850			X																	
	35	1		851			X																	
	25	1		4067			X/O																	
8/1	25	1		151	X/A	O	O	O	O	B	O/O	-/O					X/-/O	X/-/O						
	25	1		152						X	X/-													
	35	1		251	X	O	X	O	X	B	O/O	-/O					X/-/O	X/-/X						
	35	1		354	X					X	X/-													
	35	1		356	X					X	X/-													
	35	1		4051						X	X/-													
	35	1		4351						X	X/-													
4/1	OC	1		355	X																			
	OC	1		357	X	O	X																	
	25	2		352	X		X	X	X	X	X/-/-						X/-/-	X/-/-						
	35	2		153	X	O	X	O	O	O	O/-/-	-/O					X/-/O	X/-/O						
	35	2		253	O		O/A	O	O	O	O/-/-	-/O					X/-/O	X/-/O						
	35	2		353	X		X	X	X	X/-/-						X/-/-	X/-/-							
	35	2		4052						X	X/-/-													
2/1	35	2		4352						X	X/-/-													
	35	4		16460								H/O												
	35	4		162460							H/O													
	25	1		157	X	O	O	A	O	A	O/O	O/O					X/-/O	X/-/O	O	O	O/A	O/A		
	25	1		158	X	O	X	O	X	A	O/O	-/O					X/-/O	X/-/O	O	O	-			
	25	4	S	399	O																			
	35	1		250	X	O	X	O	X	A	O/O	O/O					O/-/O	O/-/O						
16	35	1		258	X	B	X	A	O	O	O/O	-/O					X/-/O	X/-/O						
	35	4		4053						X	X/-/-													
	35	6	U	857				O	X		X	X												
	35	8	S	604	X					X														
	OC	8	S	605	X																			
	35	8	S	606	X																			
	OC	8	S	607	X																			

Explanatory notes [Output] 2S : Totem pole Output 3S : 3-State Output OC : Open-Collector Output

[ETC] S : Storage Register

Status O : Product available in technology indicated * : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

DECODER/DEMULTIPLEXER

No. of Input/output	Output	Circuit	ETC	Device	Technology																			
					TTL	Bipolar	CMOS	BiCMOS	Advanced CMOS															
					T	S	ALs	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC	ALVC	AVC	
4/16	2S	1	AD	4514			X/I○	-I○																
	2S	1	AD	4515			X/I○	-I○																
	3S	1		154	○		X/I○	-I○						X/I-/-	X/I-/-									
	OC	1		159	○																			
4/10	2S	1	BD	42	X/A	○				○/○	-I○													
	2S	1	BD	43	×																			
	2S	1	BD	44	×																			
3/8	2S	1		258						X/I○	-I○			X/I-/-	X/I-/-									
	2S	1		158	○/○A	○/○A	○/○A	○/○A		X/I○	-I○			X/I-/-	X/I-/-	○/○A								
	2S	1	AD	237						X/I○	-I○													
	2S	1	AD	137	×	○/○A	×	○/○A		X/I○	-I○													
	2S	1	AD	131																				
2/4	2S	2		139	○/○A	○/○A	○/○A	○/○A		X/I○	-I○			X/I-/-	X/I-/-	○/○A								
	2S	2		239						X/I-														
	2S	2		156	×	○/○A																		
	OC	2		156	×	○/○A																		

Explanatory notes [Output] 2S : Totem pole Output 3S : 3-State Output OC : Open-Collector Output

[ETC] AD : Address Latch BD : BCD TO DECIMAL

Status ○ : Product available in technology indicated * : New product planned in technology indicated

× : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

CODE CONVERTER, PRIORITY ENCODER/REGISTER

Description	Device	Technology																		
		T	S	ALs	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC	ALVC	AVC
CODE CONVERTER	184	×																		
CODE CONVERTER	163	×																		
10-4 PRIORITY ENCODER	147	×	×	○																
8-3 PRIORITY ENCODER	148	×	○																	
8-3 PRIORITY ENCODER	348	○																		
4BIT CASCADABLE PRIORITY REGISTER	278	×																		

Status ○ : Product available in technology indicated * : New product planned in technology indicated

× : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

Display Decoder/Driver

Function	V _{DD} (V)	Device	Technology																			
			Bipolar			CMOS			BiCMOS			Advanced CMOS										
			TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC	ALVC	AVC
D	30	45	○																			
D	60	141	×																			
D	15	145	○																			
D	7	445	×																			
7	30	46	×																			
7	15	47	○	A	○																	
7	5.5	48	×	×																		
7	5.5	49	×	×																		
7	30	246	×																			
7	15	247	×	○																		
7	7	347																				
7	7	447																				
7	5.5	248	×	×																		
7	5.5	249	×	×																		
B	7	142	×																			
B	7	143	×																			
B	7	144	×																			

Explanatory notes [Function] D : BCD TO DECIMAL, 7 : BCD TO 7-SEGMENT, B : COUNTER/LATCH/DECODER/DRIVER
[V_{DD}] Off-Stage Output Voltage(V)

Status ○ : Product available in technology indicated * : New product planned in technology indicated
× : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx
HCT : SN74HCxx / CD74HCTxx
BCT : SN74BCTx / SN64BCTx

AC : 74AC11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

COMPARATOR

No. of Bit	Input	P=Q	P=Q	P>Q	P<Q	Output	Device	Technology																			
								Bipolar			CMOS			BiCMOS			Advanced CMOS										
								TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV	LVC	ALVC	AVC
4	S	Y	N	Y	Y	2S	85	×	○	○	X		X	XA/○	○/○												
6	S	N	Y	N	N	2S	29806																				
8	20	Y	N	N	N	OC	518																				
8	20	Y	N	Y	N	2S	520																				
8	20	N	Y	N	N	OC	522																				
8	20	N	Y	Y	N	2S	682																				
8	20	N	Y	Y	N	OC	683																				
8	5	Y	N	N	N	OC	518																				
8	5	N	Y	N	N	2S	521																				
8	S	N	Y	Y	N	2S	684																				
8	S	N	Y	Y	N	OC	685																				
8	S	N	Y	Y	N	2S	686																				
8	S	N	Y	Y	N	OC	687																				
8	S	N	Y	N	N	2S	688																				
8	S	N	Y	N	N	OC	689																				
8	S	Y	N	Y	Y	2S	880																				
8	S	N	N	Y	Y	2S	885																				
8	LP	N	N	Y	Y	2S	885																				
8	LPQ	Y	N	Y	Y	OC	886																				
9	-	N	Y	N	N	2S	29809																				

Explanatory notes [Input] S : Standard 20 : 20-kW Pullup Resistors LP : P-Port Latch LPQ : L, P-port Latch

[P=Q, P=Q, P>Q, P<Q] Y : Yes N : No

[Output] 2S : Totem Pole Output. OC : Open-Collector Output

Status ○ : Product available in technology indicated * : New product planned in technology indicated

× : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCxx / CD74HCTxx

BCT : SN74BCTx / SN64BCTx

AC : 74AC11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

ADRESS COMPARATOR、FUSE-PROGRAMMABLE IDENTITY COMPARATOR

Description	No. of Bit	ETC	Device	Technology																		
				Bipolar			CMOS			BiCMOS			Advanced CMOS									
				TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	AHC	AHCT	LV	LVC	ALVC	AVC
A	16-4	OE	677	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
A	16-4	L	678	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
A	12-4	OE	679	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
A	12-4	L	680	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
F	16		526	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
F	12		528	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
F	8		527	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	

Explanatory notes [Function] A : Adress Comparator F : Fuse-Programmable Identity Comparators

[ETC] OE : Output-with Enable L : Output-with Latch

Status ○ : Product available in technology indicated * : New product planned in technology indicated

✗ : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

PARITY GENERATOR/CHECKER

No. of Bit	Device	Technology																		
		Bipolar			CMOS			BiCMOS			Advanced CMOS			AC	AHC	AHCT	LV	LVC	ALVC	AVC
		TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC	AHC	AHCT	LV	LVC	ALVC	AVC
8		180	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
9		280	○	○	○	○	○	○	○	○	○	○	○	X	X	X	X	X	X	X
9		286	○	○	○	○	○	○	○	○	○	○	○	X	X	X	X	X	X	X

Status ○ : Product available in technology indicated * : New product planned in technology indicated

✗ : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

VOLTAGE CONTROLLED OSCILLATOR(VCO)

Circuit	Fmax (MHz)	COMP/L Z OUT	ENABLE	RANGE INPUT	Rext	PLL	Device	Technology												
								Bipolar			CMOS			BiCMOS			Advanced CMOS			
								TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC
1	20	Y	Y	Y			624	○	○	○	X	X	X	X	X	X	X	X	X	X
	20	Y	Y	Y	Y	Y	628	○	○	○	X	X	X	X	X	X	X	X	X	X
	24						7046				-/-○	-/-○	-/-○	-/-○	-/-○	-/-○	-/-○	-/-○	-/-○	-/-○
2	20						627	X												
	20						629	○	○	○	X	X	X	X	X	X	X	X	X	X
	20	Y	Y	Y			625	X												
	20	Y	Y	Y	Y	Y	626	X												
	60	Y	Y	Y	Y	Y	124	○	○	○	X	X	X	X	X	X	X	X	X	X
	24						4046				-/-○	-/-○	-/-○	-/-○	-/-○	-/-○	-/-○	-/-○	-/-○	-/-○

Status ○ : Product available in technology indicated * : New product planned in technology indicated

✗ : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

ACCUMULATORS, ARITHMETIC LOGIC UNIT(ALU), LOOK-AHEAD CARRY GENERATOR

Description	Device	Technology															
		TTL	Bipolar			CMOS			BiCMOS			Advanced CMOS					
			TTL	LS	S	ALS	AS	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV
4BIT PARALLEL BINARY ACCUMULATORS	281	X															
4BIT PARALLEL BINARY ACCUMULATORS	282	X															
4BIT ALU/FUNCTION GENERATORS	1811	X	X	X	○A						X/J-/	X/J-/					
4BIT ALU/FUNCTION GENERATORS	3811	X	X	X		X					X/J-/	X/J-/					
4BIT ALU/FUNCTION GENERATORS	8811				XA												
4BIT ALU WITH RIPPLE CARRY	382	X			X												
LOOK AHEAD CARRY GENERATORS	264																
LOOK AHEAD CARRY GENERATORS	182	X	○	X													
LOOK AHEAD CARRY GENERATORS	282																
DUAL CARRY GENERATORS	882				XA						X/J-/	X/J-/					
QUAD SERIAL ADDER/SUBTRACTOR	385	X															

Status ○ : Product available in technology indicated * : New product planned in technology indicate

 X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTx / SN64BCTx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

ADDER

Description	Device	Technology																	
		TTL	Bipolar			CMOS			BiCMOS			Advanced CMOS							
			TTL	LS	S	ALS	AS	F	NO	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV
4BIT BINARY FULL ADDER	83	X		X															
4BIT BINARY FULL ADDER	283	X	○	○					○	-f(○)	-f(○)				-f(-f(○))	-f(-f(○))			
DUAL CARRY SAVE FULL ADDER	183	X																	
GATED FULL ADDER	80	X																	
2BIT BINARY FULL ADDER	82	X																	

Status ○ : Product available in technology indicated * : New product planned in technology indicate

 X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTx / SN64BCTx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

MULTIPLIER

Description	Device	Technology																	
		TTL	Bipolar			CMOS			BiCMOS			Advanced CMOS							
			TTL	LS	S	ALS	AS	F	NO	HCT	BCT	ABT	LVT	ALVT	AC	ACT	AHC	AHCT	LV
2x4 PARALLEL BINARY MULTIPLIERS	261	X																	
4x4 PARALLEL BINARY MULTIPLIERS	284	X																	
4x4 PARALLEL BINARY MULTIPLIERS	285	X																	
2x5 COMPLEMENT MULTIPLIERS	384	X																	

Status ○ : Product available in technology indicated * : New product planned in technology indicate

 X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / CD74HCTxx

BCT : SN74BCTx / SN64BCTx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

MEMORY

Description	Device	Technology											
		Bipolar			CMOS			BiCMOS			Advanced CMOS		
		TTL	LS	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT	AC
MEMORY REFRESH CONTROLLERS	600	×											
MEMORY REFRESH CONTROLLERS	601	×											
MEMORY REFRESH CONTROLLERS	603	×											
MEMORY CYCLE CONTROLLER	608	×											
MEMORY MAPPERS	612	×											
MEMORY MAPPERS	613	×											
MEMORY MAPPERS WITH LATCH	610	×											
MEMORY MAPPERS WITH LATCH	611	×											
MULTI-MODE LATCH	412				x								
3-8 MEMORY DECODER	2414												

Status ○ : Product available in technology indicated * : New product planned in technology indicated
 × : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx
 HCT : SN74HCxx / CD74HCTxx
 BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx
 ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

CLOCK GENERATOR CIRCUIT

Description	Device	Technology											
		Bipolar			CMOS			BiCMOS			Advanced CMOS		
		TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT
QUAD COMPLEMENTARY-OUTPUT LOGIC	265	×											
DUAL PULSE SYNCHRONIZERS/DRIVERS	120	×											
CRYSTAL-CONTROLLED OSCILLATORS	320	×											
CRYSTAL-CONTROLLED OSCILLATORS	321	×											
DIGITAL PHASE-LOCK LOOP	297	○						-/-○	-/-○			-/-○	

Status ○ : Product available in technology indicated * : New product planned in technology indicated
 × : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx
 HCT : SN74HCxx / CD74HCTxx
 BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx
 ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

SWITCH , SHIFTER , ERROR DETECTION CORRECTION CIRCUIT , HARD DISK DRIVER

Description	Device	Technology											
		Bipolar			CMOS			BiCMOS			Advanced CMOS		
		TTL	LS	S	ALS	AS	F	HC	HCT	BCT	ABT	LVT	ALVT
QUAD BILATERAL SWITCHES	4016							-/-○					
	4068							-/-○	-/-○				
ANALOG SWITCHES WITH LEVEL TRANSLATION	4316							-/-○	-/-○				
4BIT SHIFTERS	350			x			x						
8BIT PARALLEL ERROR DETECTION CORRECTION CIRCUIT	636	×											
	637	×											
16BIT PARALLEL ERROR DETECTION CORRECTION CIRCUIT	616			x									
	617			x									
	630	×											
	631	×											
32BIT PARALLEL ERROR DETECTION CORRECTION CIRCUIT	632		x	x									
	633		x	x									
	634		x	x	x								
	635		x	x	x								
HARD DISK DRIVER	1250		x	x									

Status ○ : Product available in technology indicated * : New product planned in technology indicated

×

: Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCxx / CD74HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

PIN ASSIGNMENTS


Pin Assignments

00

QUADRUPLE 2-INPUT POSITIVE-NAND GATES

positive logic:

$$Y = \bar{A} \cdot \bar{B}$$




See page 139

01

QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

positive logic:

$$Y = A \cdot B$$




See page 140

02

QUADRUPLE 2-INPUT POSITIVE-NOR GATES

positive logic:

$$Y = \bar{A} + \bar{B}$$




See page 141

03

QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

positive logic:

$$Y = \bar{A} + \bar{B}$$




See page 142

04

HEX INVERTERS

positive logic:

$$Y = \bar{A}$$




See page 143

U04

HEX INVERTERS

positive logic:

$$Y = \bar{A}$$




See page 144

05

HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS

positive logic:

$$Y = \bar{A}$$




See page 144

06

HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

positive logic:

$$Y = \bar{A}$$



See page 145


Pin Assignments

07

HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

positive logic:

$$Y = \bar{A}$$




See page 145

11

TRIPLE 3-INPUT POSITIVE-AND GATES

positive logic:

$$Y = A \cdot B \cdot C$$




See page 149

08

QUADRUPLE 2-INPUT POSITIVE-AND GATES

positive logic:

$$Y = A \cdot B$$




See page 146

14

HEX SCHMIDT-TRIGGER INVERTERS

positive logic:

$$Y = \bar{A}$$




See page 150

09

QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

positive logic:

$$Y = A \cdot B$$




See page 147

16

HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

positive logic:

$$Y = \bar{A}$$




See page 151

10

TRIPLE 3-INPUT POSITIVE-NAND GATES

positive logic:

$$Y = \bar{A} \cdot \bar{B} \cdot \bar{C}$$




See page 148

17

HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

positive logic:

$$Y = A$$



See page 151


Pin Assignments

19

HEX SCHMITT-TRIGGER INVERTERS

positive logic:

$$Y = \bar{A}$$




See page 152

20

DUAL 4-INPUT POSITIVE-NAND GATES

positive logic:

$$Y = A \cdot B \cdot C \cdot D$$



NC – No internal connection


See page 153

21

DUAL 4-INPUT POSITIVE-AND GATES

positive logic:

$$Y = A \cdot B \cdot C \cdot D$$



NC – No internal connection

See page 154


25

DUAL 4-INPUT POSITIVE-NOR GATES

WITH STROBE

positive logic:

$$Y = G (A + B + C + \bar{D})$$




See page 154

26

QUADRUPLE 2-INPUT HIGH-VOLTAGE INTERFACE POSITIVE-NAND GATES

positive logic:

$$Y = \bar{AB}$$




See page 155

27

TRIPLE 3-INPUT POSITIVE-NOR GATES

positive logic:

$$Y = A + B + C$$




See page 155

30

8-INPUT POSITIVE-NAND GATES

positive logic:

$$Y = \bar{A} \cdot \bar{B} \cdot \bar{C} \cdot \bar{D} \cdot \bar{E} \cdot \bar{F} \cdot \bar{G} \cdot \bar{H}$$




NC – No internal connection

See page 156

31

DELAY ELEMENTS



NC – No internal connection

See page 156


Pin Assignments

32

**QUADRUPLE 2-INPUT
POSITIVE OR GATES**

positive logic:

$$Y = A + B$$




See page 157

33

**QUADRUPLE 2-INPUT POSITIVE-NOR BUFFERS
WITH OPEN-COLLECTOR OUTPUTS**

positive logic:

$$Y = A + B$$




See page 158

35

**HEX NONINVERTERS
WITH OPEN-COLLECTOR OUTPUTS**

positive logic:

$$Y = A$$




See page 158

37

**QUADRUPLE 2-INPUT
POSITIVE-NAND BUFFERS**

positive logic:

$$Y = \overline{A} \cdot \overline{B}$$




See page 159

38

**QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS
WITH OPEN-COLLECTOR OUTPUTS**

positive logic:


$$Y = \overline{A} \cdot \overline{B}$$



See page 159

42


4-LINE-TO-10-LINE DECODERS



See page 160

45

BCD-TO-DECIMAL DECODER/DRIVER




See page 162

Pin Assignments

47

BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS



See page 164


51

AND-OR-INVERT GATES

'51, 'S51 DUAL 2-WIDE 2-INPUT

positive logic:

$$Y = \overline{AB} + CD$$




AND-OR-INVERT GATES

'LS51 2-WIDE 3-INPUT, 2-WIDE 2-INPUT

positive logic:

$$1Y = (1A \cdot 1B \cdot 1C) + (1D \cdot 1E \cdot 1F)$$

$$2Y = (2A \cdot 2B) + (2C \cdot 2D)$$




See page 166

64

4-2-3-2 INPUT AND-OR INVERT GATE

positive logic:


$$Y = ABCD + EF + GHI + JK$$



See page 167

73


DUAL J-K FLIP-FLOPS WITH CLEAR



See page 168

74


DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR



See page 170

75

4-BIT BISTABLE LATCHES




See page 172

Pin Assignments

85


4-BIT MAGNITUDE COMPARATORS



See page 173

93

4-BIT BINARY COUNTERS




See page 177

86

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

positive logic:


$$Y = A \oplus B \text{ or } Y = \bar{A}B + \bar{B}A$$



See page 174

97


SYNCHRONOUS 6-BIT BINARY RATE MULTIPLIER



See page 178

90


DECADE COUNTER



See page 175

107


DUAL J-K FLIP-FLOPS WITH CLEAR



See page 180

92


DIVIDE-BY-TWELVE COUNTERS



See page 176

109

DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR



See page 182

Pin Assignments


132

QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCHMITT TRIGGERS

positive logic:

$$Y = A \cdot B$$




See page 192

133

13-INPUT POSITIVE-NAND GATES

positive logic:

$$Y = \bar{A} \cdot \bar{B} \cdot \bar{C} \cdot \bar{D} \cdot \bar{E} \cdot \bar{F} \cdot \bar{G} \cdot \bar{H} \cdot \bar{I} \cdot \bar{J} \cdot \bar{K} \cdot \bar{L} \cdot \bar{M}$$




See page 193

136

QUAD 2-INPUT EXCLUSIVE-OR GATES WITH OPEN COLLECTOR OUTPUTS

positive logic:


$$Y = A \oplus B = \bar{A}B + A\bar{B}$$



See page 193

137


3-TO 8-LINE DECODERS/DEMULITPLEXERS WITH ADDRESS LATCHES



See page 194

138


3-TO-LINE DECODERS/DEMULITPLEXRS



See page 196

139

DUAL 2-TO-4-LINE DECODERS/DEMULITPLEXERS




See page 198

140

DUAL 4-INPUT POSITIVE-NAND 50- Ω LINE DRIVERS

positive logic:

$$Y = ABCD$$




NC – No internal connection

See page 200

145

BCD-TO-DECIMAL DECODERS/DRIVERS FOR LAMPS, RELAYS, MOS




See page 201

Pin Assignments

147

10-TO-4 LINE PRIORITY ENCODER




NC – No internal connection

See page 202

148


8-TO-3-LINE OCTAL PRIORITY ENCODERS



See page 204

150


1-OF-16 DATA SELECTOR



See page 206



151

8-TO-1 LINE DATA SELECTORS/MULTIPLEXERS



See page 208

153




Pin Assignments

155

156

DECODERS/DEMULTIPLEXERS




See page 214, 216

157

158


QUAD 2-TO 1-LINE DATA SELECTORS/MULTIPLEXERS



See page 218, 220

159

4-TO-16 LINE DECODER/DEMULTIPLEXER




See page 222

161

163


SYNCHRONOUS 4-BIT BINARY COUNTERS



See page 224, 226

164


8-BIT PARALLEL OUTPUT SERIAL SHIFT REGISTERS



See page 228

165

8-BIT SHFT REGISTERS




See page 230

Pin Assignments

166


8-BIT SHIFT REGISTERS



See page 232

169


4-BIT UP/DOWN SYNCHRONOUS BINARY COUNTERS



See page 234

170


4-BY-4-REGISTER FILES



See page 236

173


4-BIT D-TYPE REGISTERS



See page 238

174


HEX D-TYPE FLIP-FLOPS



See page 240

175


QUAD D-TYPE FLIP-FLOPS



See page 241

181

ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS




See page 242

Pin Assignments

182

LOOK-AHEAD CARRY GENERATORS




See page 244

190

191


SYNCHRONOUS UP/DOWN DUAL CLOCK COUNTERS



See page 246, 248

192


PRESETTABLE SYNCHRONOUS
4-BIT UP/DOWN COUNTERS



See page 250

193


SYNCHRONOUS UP/DOWN DUAL CLOCK COUNTERS



See page 252

194


4-BIT BIDIRECTIONAL UNIVERSAL
SHIFT REGISTERS



See page 254

195

4-BIT PARALLEL-ACCESS SHIFT REGISTERS




See page 256

Pin Assignments

221


DUAL MONOSTABLE MULTIVIBRATORS



See page 258

237


3-TO-8 LINE DECODER DEMULTIPLEXER
WITH ADDRESS LATCHES



See page 260

238


3-TO-8-LINE DECODERS/DEMULITPLEXERS



See page 262

240


OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS



See page 264

241


OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS



See page 266

243

QUADRUPLE BUS TRANSCEIVERS




NC – No internal connection

See page 268

244


OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS



See page 270

245


OCTAL BUS TRANSCEIVERS



See page 272

Pin Assignments


247 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS WITH RIPPLE BLANKING



See page 274

250


1-OF-16 DATA GENERATOR/MULTIPLEXER



See page 276

251


DATA SELECTORS/MULTIPLEXERS



See page 278

253


DUAL DATA SELECTORS/MULTIPLEXERS



See page 280

257


QUAD DATA SELECTORS/MULTIPLEXERS



See page 282

258


QUAD DATA SELECTORS/MULTIPLEXERS



See page 284

259

8-BIT ADDRESSABLE LATCHES




See page 286

260

DUAL 5-INPUT POSITIVE-NOR GATES

positive logic:
 $Y = A + B + C + D + E$



See page 288

Pin Assignments


265

QUAD COMPLEMENTARY-OUTPUT ELEMENTS

positive logic:

$$Y = \bar{A}, W = A$$

$$Y = AB, W = AB$$




See page 289

266

QUAD 2-INPUT EXCLUSIVE-NOR GATES WITH OPEN-COLLECTOR OUTPUTS

positive logic:


$$Y = A \oplus B$$



See page 290

273


OCTAL D-TYPE FLIP-FLOPS



See page 291

276


QUAD J-K FLIP-FLOPS



See page 292

279


QUAD S-R LATCHES



See page 293

280


9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS



See page 294

283


4-BIT BINARY FULL ADDERS



See page 296

286

9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS WITH BUS DRIVER PARITY I/O PORT




See page 298

Pin Assignments

292

PROGRAMMABLE FREQUENCY
DIVIDER/DIGITAL TIMER




NC — No internal connection

See page 300

293

4-BIT BINARY COUNTERS




NC — No internal connection

See page 302

294

PROGRAMMABLE FREQUENCY
DIVIDER/DIGITAL TIMER




NC — No internal connection

See page 304

297


DIGITAL PHASE-LOCKED-LOOP FILTERS



See page 306

298


QUAD 2-INPUT MULTIPLEXERS WITH STORAGE



See page 308

299


8-BIT BIDIRECTIONAL UNIVERSAL
SHIFT/STORAGE REGISTERS



See page 310

321


CRYSTAL-CONTROLLED OSCILLATOR



See page 312

323

8-BIT BIDIRECTIONAL SHIFT/STORAGE REGISTERS




See page 314

Pin Assignments

348

8-LINE TO 3-LINE PRIORITY ENCODER




See page 316

354

356


8-INPUT MULTIPLEXERS/REGISTERS 3-STATE



See page 318, 320

365

HEX BUS DRIVERS




See page 322

366

HEX BUS DRIVERS


HEX BUFFERS/LINE DRIVERS 3-STATE



See page 323

367


HEX BUS DRIVERS



See page 324

368


HEX BUS DRIVERS



See page 324

373

OCTAL D-TYPE LATCHES




See page 325

Pin Assignments

374


OCTAL D-TYPE FLIP-FLOPS



See page 326

375


4-BIT BISTABLE LATCHES



See page 327

377


OCTAL D-TYPE FLIP-FLOPS



See page 328

378


HEX D-TYPE FLIP-FLOPS



See page 329

390


DUAL DECADE COUNTERS



See page 330

393


DUAL 4-BIT BINARY COUNTERS



See page 331

395


4-BIT UNIVERSAL SHIFT REGISTERS



See page 332

399

QUAD 2-INPUT MULTIPLEXER WITH STORAGE



See page 334


Pin Assignments

423

RE-TRIGGERABLE MONO-STABLE MULTIVIBRATOR

positive logic:


Y = A



See page 335

442


QUADRUPLE TRIDIRECTIONAL BUS TRANSCEIVERS



See page 336

465


OCTAL BUFFERS WITH 3-STATE OUTPUTS



See page 338

518

8-BIT IDENTITY COMPARATOR




See page 340

520

521


8-BIT IDENTITY COMPARATOR



See page 342, 344

533


OCTAL D-TYPE TRANSPARENT LATCHES



See page 346

534

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS




See page 347

540

541

OCTAL BUFFERS AND LINE DRIVERS




See page 348, 349

Pin Assignments

543


OCTAL REGISTERED TRANSCEIVERS



See page 350

569


SYNCHRONOUS 4-BIT COUNTER



See page 352

563


OCTAL D-TYPE TRANSPARENT LATCHES WITH INVERTED OUTPUTS



See page 354

564


OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS



See page 355

569


SYNCHRONOUS 4-BIT UP/DOWN COUNTERS



See page 356

573


OCTAL D-TYPE TRANSPARENT LATCHES



See page 358

574


OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS



See page 359

564

OCTAL D-TYPES EDGE-TRIGGERED FLIP-FLOPS




See page 360

Pin Assignments

576


OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS



See page 361

577


OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS



See page 362

580


OCTAL D-TYPE TRANSPARENT LATCHES
WITH INVERTED OUTPUTS



See page 363

590


8-BIT BINARY COUNTER WITH OUTPUT REGISTER



See page 364

592


8-BIT BINARY COUNTER WITH INPUT REGISTER



See page 366

593


8-BIT BINARY COUNTER WITH INPUT REGISTER



See page 368

594


8-BIT SHIFT REGISTER WITH OUTPUT LATCH



See page 370

595

8-BIT SHIFT REGISTER WITH OUTPUT LATCH




See page 372, 374

Pin Assignments

597


8-BIT SHIFT REGISTER WITH INPUT LATCH



See page 376

598

8-BIT SHIFT REGISTERS




See page 378

620

621

623


OCTAL BUS TRANSCEIVERS



See page 380, 381, 382

624

VOLTAGE-CONTROLLED OSCILLATOR




NC – No internal connection

See page 383

628

VOLTAGE-CONTROLLED OSCILLATOR




NC – No internal connection

See page 384

629

VOLTAGE-CONTROLLED OSCILLATOR




See page 385

Pin Assignments

638


OCTAL BUS TRANSCEIVERS



See page 386

639

OCTAL BUS TRANSCEIVERS




See page 387

640

642

OCTAL BUS TRANSCEIVERS




See page 388, 390

641

645

OCTAL BUS TRANSCEIVERS




See page 389, 391

646

647

648

OCTAL BUS TRANSCEIVERS AND REGISTERS



See page 392, 394, 396


651

652

653

654

OCTAL BUS TRANSCEIVERS AND REGISTERS




See page 398, 400, 402, 404

Pin Assignments

657

OCTAL BUS TRANSCEIVERS
WITH 8-BIT PARITY GENERATORS/CHECKERS




See page 406

666

667


8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES



See page 408, 410

669


SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER



See page 412

670


4-BY-4 REGISTER FILE



See page 414

673


16-BIT SHIFT REGISTER



See page 416

674

16-BIT SHIFT REGISTER




NC — No internal connection

See page 418

Pin Assignments

679

ADDRESS COMPARATOR




See page 420

682

684


8-BIT IDENTITY COMPARATOR



See page 422, 424

686

8-BIT IDENTITY COMPARATOR




NC — No internal connection

See page 426

688

8-BIT IDENTITY COMPARATOR




See page 428

697

699


SYNCHRONOUS UP/DOWN COUNTER
WITH OUTPUT REGISTER, MULTIPLEXED
THREE-STATE OUTPUT



See page 430, 432

756

OCTAL BUFFER/LINE DRIVER/LINE RECEIVER
WITH OPEN-COLLECTOR OUTPUTS




See page 434

Pin Assignments

757


OCTAL BUFFER/LINE DRIVER/LINE RECEIVER
WITH OPEN-COLLECTOR OUTPUTS



See page 435

760

OCTAL BUFFER/LINE DRIVER/LINE RECEIVER
WITH OPEN-COLLECTOR OUTPUTS




See page 436

804

HEX 2-INPUT NAND DRIVERS

positive logic:

$$Y = A \cdot B$$




See page 437

805

HEX 2-INPUT NOR DRIVERS

positive logic:

$$Y = A + B$$




See page 438

808

HEX 2-INPUT AND DRIVERS

positive logic:


$$Y = A + B$$



See page 438

821


10-BIT BUS INTERFACE FLIP FLOPS
WITH 3-STATE OUTPUT



See page 439

823


9-BIT BUS INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUT



See page 440

825

8-BIT BUS INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUT




See page 442

Pin Assignments

827


10-BIT BUFFER/BUS DRIVERS



See page 444

828

10-BIT BUFFERS/BUS DRIVERS




See page 444

832

HEX 2-INPUT OR DRIVERS

positive logic:


Y=A+B



See page 445

833


10-BIT TO 9-BIT PARITY BUS TRANSCEIVERS



See page 446

841


10-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS



See page 448

843


9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS



See page 450

853


8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS



See page 452

857

HEX 2-TO-1 UNIVERSAL MULTIPLEXERS




See page 454

Pin Assignments

861


10-BIT TRANSCEIVERS
WITH 3-STATE OUTPUTS



See page 456

863

9-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS




NC – No internal connection

See page 457

867

869


8-BIT SYNCHRONOUS BIDIRECTIONAL COUNTER



See page 458, 460

870


DUAL 16-BY 4-BIT REGISTER FILES



See page 462

873


DUAL 4-BIT D-TYPE LATCHES



See page 464

874

DUAL 4-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOPS




NC – No internal connection

See page 465

876


DUAL 4-BIT D-TYPE FLIP-FLOPS



See page 466

885

8-BIT MAGNITUDE COMPARATOR




See page 468

Pin Assignments

990


8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES



See page 470

992


9-BIT D-TYPE TRANSPARENT



See page 471

994


10-BIT D-TYPE TRANSPARENT READ-BACK LATCHES



See page 472

996


8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES



See page 474

1000


QUAD 2-INPUT NAND BUFFERS/DRIVERS



See page 476

1004


HEX INVERTING DRIVERS



See page 476

1005


HEX INVERTING BUFFER GATES
WITH OPEN-COLLECTOR OUTPUTS



See page 477

1008

QUADRUPLE 2-INPUT POSITIVE-AND BUFFERS/DRIVERS



See page 477


Pin Assignments

1032

QUAD 2-INPUT OR BUFFERS/DRIVERS

positive logic:


$$Y = A+B$$



See page 478

1034

HEX DRIVERS




See page 478

1035

HEX BUFFERS


WITH OPEN-COLLECTOR OUTPUTS



See page 479

1240


OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS



See page 479

1244


OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS



See page 480

1245


OCTAL BUS TRANSCEIVERS



See page 480

1640


OCTAL BUS TRANSCEIVERS



See page 481

1645

OCTAL BUS TRANSCEIVERS




See page 481

Pin Assignments

2240


OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS



See page 482

2241


OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS



See page 483

2244


OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS



See page 484

2245


OCTAL TRANSCEIVER AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS



See page 485

2373


25- Ω OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS



See page 486

2414


MEMORY DECODER WITH ON-CHIP V_{CC} MONITOR



See page 488

2541


**NON-INVERTED 3-STATE OUTPUTS
OCTAL LINE DRIVERS/MOS DRIVERS
WITH 3-STATE OUTPUTS**



See page 490

2827 3-STATE OUTPUTS

2828 3-STATE INVERTING OUTPUTS




See page 490, 491

Pin Assignments

2952


OCTAL BUS TRANSCEIVERS AND REGISTERS



See page 492

2953


OCTAL BUS TRANSCEIVERS AND REGISTERS



See page 494

3245

OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS




See page 496

4002

DUAL 4-INPUT POSITIVE-NOR GATES

positive logic:


$$Y = \bar{A} + B + C + D$$



See page 497

4015


DUAL 4-STAGE STATIC SHIFT REGISTER



See page 498

4016


QUAD BILATERAL SWITCH



See page 499

4017


DECADE COUNTERS/DIVIDERS



See page 500

4020

14-STAGE BINARY COUNTERS




See page 502

Pin Assignments

4024


7-STAGE BINARY COUNTERS



See page 503

4050


HEX INVERTING BUFFERS NON-INVERTING



See page 506

4040


12-STAGE BINARY COUNTERS



See page 504

4051


8-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS



See page 507

4046


PHASE-LOCKED-LOOP WITH VCO



See page 505

4052


DUAL 4-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS



See page 508

4049


HEX INVERTING BUFFERS



See page 506

4053

TRIPLE 2-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS




See page 509

Pin Assignments

4059


CMOS PROGRAMMABLE DIVIDE-BY-N COUNTER



See page 510

4060


ASYNCHRONOUS 14-STAGE BINARY COUNTERS AND OSCILLATORS



See page 511

4066


QUADRUPLE BILATERAL SWITCHES



See page 512

4067

16-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER




See page 513

4075

TRIPLE 3-INPUT OR GATES


positive logic:
 $Y = A + B + C$



See page 514

4094


8-STAGE SHIFT AND STORE BUS REGISTER, THREE-STATE



See page 516

4245


OCTAL BUS TRANSCEIVER AND 3.3-V TO 5-V SHIFTER WITH 3-STATE OUTPUTS



See page 518

4316

QUAD ANALOG SWITCH WITH LEVEL TRANSLATION




See page 519

Pin Assignments

4351


ANALOG MULTIPLEXERS/DEMULTIPLEXERS
WITH LATCH



See page 520

4352


ANALOG MULTIPLEXERS/DEMULTIPLEXERS
WITH LATCH



See page 521

4374


OCTAL EDGE-TRIGGERED D-TYPE DUAL-RANK FLIP-FLOP
WITH 3-STAE OUTPUTS



See page 522

4511


BCD-TO-7 SEGMENT LATCH/DECODER/DRIVERS



See page 523

4514


4-LINE TO 16-LINE DECODERS/DEMULTIPLEXERS
WITH LATCHES



See page 524

4515


4-LINE TO 16-LINE DECODERS/DEMULTIPLEXERS
WITH LATCHES



See page 526

4518

DUAL SYNCHRONOUS COUNTERS




See page 528

Pin Assignments

4520


DUAL SYNCHRONOUS COUNTERS



See page 529

4538


DUAL RETRIGGerable
PRECISION MONO STABLE MULTIVIBRATOR



See page 530

4543


BCD-TO-7 SEGMENT LATCH/DECODER/DRIVERS



See page 532

5400


11-BIT LINE/MEMORY DRIVERS
WITH 3-STATE OUTPUTS



See page 534

5401


11-BIT LINE/MEMORY DRIVERS
WITH 3-STATE OUTPUTS



See page 534

5402


12-BIT LINE/MEMORY DRIVERS
WITH 3-STATE OUTPUTS



See page 535

5403

11-BIT LINE/MEMORY DRIVERS
WITH 3-STATE OUTPUTS




See page 535

Pin Assignments

7001

QUADRUPLE POSITIVE-AND GATES
WITH SCHMITT-TRIGGER INPUTS


positive logic:
 $Y = A \cdot B$



See page 536

7046

PHASE-LOCKED LOOP WITH VCO AND LOCK DETECTOR




See page 538

7002

QUADRUPLE POSITIVE-NOR GATES
WITH SCHMITT-TRIGGER INPUTS

positive logic:
 $Y = \bar{A} + \bar{B}$




See page 536

7266

QUAD 2-INPUT EXCLUSIVE-NOR GATES

positive logic:
 $Y = A \oplus B$




See page 539

7032

QUADRUPLE POSITIVE-OR GATES
WITH SCHMITT-TRIGGER INPUTS


positive logic:
 $Y = A + B$



See page 537

8003

DUAL 2-INPUT POSITIVE-NAND GATES




See page 539

Pin Assignments

16240


16-BIT BUS BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS



See page 540

16241


16-BIT BUS BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS



See page 541

16244


16-BIT BUS BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS



See page 544

16245

16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS



See page 546

Pin Assignments

16260

12-BIT TO 24-BIT MULTIPLEXES D-TYPE LATCH
WITH 3-STATE OUTPUTS

OE2	LEA2B	2B4	GND	2B5	2B6	V _{CC}	2B7	2B8	2B9	GND	2B10	2B11	2B12	1B11	1B10	GND	1B9	1B8	1B7	V _{CC}	1B6	1B5	GND	1B4	LEA1B	2B1B	
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

See page 548

16269

12-BIT TO 24-BIT REGISTERED BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

OE2	CLKENA2	2B4	GND	2B5	2B6	V _{CC}	2B7	2B8	2B9	GND	2B10	2B11	2B12	1B12	1B11	GND	1B9	1B8	1B7	V _{CC}	1B6	1B5	GND	1B4	CLKENA1	CLK	
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

NC — No internal connection

See page 550

16270

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

OE2	CLKENA2	2B4	GND	2B5	2B6	V _{CC}	2B7	2B8	2B9	GND	2B10	2B11	2B12	1B12	1B11	GND	1B9	1B8	1B7	V _{CC}	1B6	1B5	GND	1B4	CLKENA1	CLK	
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

OE2 CLKENB2 2B3 GND 2B2 2B1 V_{CC} A1 A2 A3 GND A4 A5 A6 A7 A8 A9 GND A10 A11 A12 V_{CC} 1B1 1B2 GND 1B3 CLKENB2 SEL

See page 552

16271

12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER
WITH 3-STATE OUTPUTS

OE2	CLKENA2	2B4	GND	2B5	2B6	V _{CC}	2B7	2B8	2B9	GND	2B10	2B11	2B12	1B12	1B11	GND	1B9	1B8	1B7	V _{CC}	1B6	1B5	GND	1B4	CLKENA1	CLK	
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

OE2 LE1B 2B3 GND 2B2 2B1 V_{CC} A1 A2 A3 GND A4 A5 A6 A7 A8 A9 GND A10 A11 A12 V_{CC} 1B1 1B2 GND 1B3 LE2B SEL

See page 554

Pin Assignments

16282

18-BIT TO 36-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

V_{CC}	GND	1810	2810	1811	GND	2811	1812	2812	V_{CC}	1813	2813	2814	2815	1816	2816	V_{CC}	1817	2817	1818	2818	V_{CC}	1819	2819	A18	A17	A16	GND	A15	A14	A13	V_{CC}	A12	A11	A10	GND	OE	D16		
80	79	78	77	76	75	74	73	72	71	70	69	68	67	66	65	64	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41

See page 556

16334

16-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

CLK	A1	A2	GND	A3	A4	V_{CC}	A5	A6	GND	A7	A8	A9	A10	GND	A11	A12	V_{CC}	A13	A14	GND	A15	A16	LE
48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
OE	Y1	Y2	GND	Y3	Y4	V_{CC}	Y5	Y6	GND	Y7	Y8	Y9	Y10	GND	Y11	Y12	V_{CC}	Y13	Y14	GND	Y15	Y16	NC

NC – No internal connection

See page 558

16344

1-BIT TO 4-BIT ADDRESS DRIVER
WITH 3-STATE OUTPUTS

OE4	881	882	GND	883	884	V_{CC}	8A	7B1	7B2	GND	7B3	7B4	7A	6A	6B1	6B2	GND	6B3	6B4	5A	V_{CC}	5B1	5B2	GND	5B3	5B4	5ES
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
OE1	1B1	1B2	GND	1B3	1B4	V_{CC}	1A	2B1	2B2	GND	2B3	2B4	2A	3A	3B1	3B2	GND	3B3	3B4	4A	V_{CC}	4B1	4B2	GND	4B3	4B4	4ES

See page 560

16373

16-BIT TRANSPARENT LATCHES
WITH 3-STATE OUTPUTS

1LE	1D1	1D2	GND	1D3	1D4	V_{CC}	1D5	1D6	GND	1D7	1D8	2D1	2D2	GND	2D3	2D4	V_{CC}	2D5	2D6	GND	2D7	2D8	2LE
48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
OE1	101	102	GND	103	104	V_{CC}	105	106	GND	107	108	201	202	GND	203	204	V_{CC}	205	206	GND	207	208	20E

See page 562

Pin Assignments

16374

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

1CLK	101	102	GND	103	104	V _{CC}	105	106	GND	107	108	201	202	GND	203	204	V _{CC}	205	206	GND	207	208	2CLK
48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
10E	101	102	GND	103	104	V _{CC}	105	106	GND	107	108	201	202	GND	203	204	V _{CC}	205	206	GND	207	208	20E

See page 564

16409

9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER
WITH 3-STATE OUTPUTS

CLK	SELEN	1B1	GND	1B2	1B3	V _{CC}	1B4	1B5	1B6	GND	1B7	1B8	1B9	2B1	2B2	2B3	GND	2B4	2B5	2B6	V _{CC}	2B7	2B8	GND	2B9	SEL1	SEL3
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
PRE	SEL0	1A1	GND	1A2	1A3	V _{CC}	1A4	1A5	1A6	GND	1A7	1A8	1A9	2A1	2A2	2A3	GND	2A4	2A5	2A6	V _{CC}	2A7	2A8	GND	2A9	SEL1	SEL2

See page 566

16460

4-TO-1 MULTIPLEXED/DEMULTIPLEXED TRANSCEIVERS
WITH 3-STATE OUTPUTS

DEB1	DEB2	SEL0	GND	1B1	1B2	V _{CC}	1B3	1B4	2B1	GND	2B2	2B3	2B4	3B1	3B2	3B3	GND	3B4	4B1	4B2	V _{CC}	4B3	4B4	GND	SEL1	DEB3	DEB1	
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	
LEAB1	LEAB2	LEBA	GND	LEB1	LEB2	V _{CC}	CLKB1	CLKB2	DEB	CLKA1	GND	1A	2A	CE_SEL0	CE_SEL1	3A	4A	GND	CLXA1B	CLXB1B	CLYA1B	V _{CC}	LEB3	LEB4	GND	DEA	LEAB3	LEAB1

See page 568

16470

16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

1DEBA	1CLAB	1CLABA	GND	1B1	1B2	V _{CC}	1B3	1B4	1B5	GND	1B6	1B7	1B8	2B1	2B2	2B3	GND	2B4	2B5	2B6	V _{CC}	2B7	2B8	GND	2B9	1CLABA	1CLAB
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
10EAB	10CLAB	10CLABA	GND	1A1	1A2	V _{CC}	1A3	1A4	1A5	GND	1A6	1A7	1A8	2A1	2A2	2A3	GND	2A4	2A5	2A6	V _{CC}	2A7	2A8	GND	2A9	10CLABA	10CLAB

See page 570

Pin Assignments

16500

18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

GND	CLKAB	B1	GND	B2	B3	V _{CC}	B4	B5	B6	GND	B7	B8	B9	B10	B11	B12	GND	B13	B14	B15	V _{CC}	B16	B17	GND	B18	CLKBA	GND
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28

See page 572

16501

18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

GND	CLKAB	B1	GND	B2	B3	V _{CC}	B4	B5	B6	GND	B7	B8	B9	B10	B11	B12	GND	B13	B14	B15	V _{CC}	B16	B17	GND	B18	CLKBA	GND
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28

See page 574

16524

18-BIT REGISTERED BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

GND	SEL	B1	GND	B2	B3	V _{CC}	B4	B5	B6	GND	B7	B8	B9	B10	B11	B12	GND	B13	B14	B15	V _{CC}	B16	B17	GND	B18	CLK	GND
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28

See page 576

16525

18-BIT REGISTERED BUS TRANSCEIVER
WITH 3-STATE OUTPUTS


SEL	CLKAB	B1	GND	B2	B3	V _{CC}	B4	B5	B6	GND	B7	B8	B9	B10	B11	B12	GND	B13	B14	B15	V _{CC}	B16	B17	GND	B18	CLK1BA	CLK2BA
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28

See page 578

Pin Assignments

16540


16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS



See page 580

16541


16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS



See page 581

16543


16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS



See page 582

16600

18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS



See page 584

Pin Assignments

16601

18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

CLKENAB	CLKAB	B1	GND	B2	B3	VCC	B4	B5	B6	GND	B7	B8	B9	B10	B11	B12	GND	B13	B14	B15	VCC	B16	B17	GND	B18	CLKBA	CLKENBA
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

See page 586

16620

16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

10EBA	1A1	1A2	GND	1A3	1A4	VCC	1A5	1A6	GND	1A7	1A8	2A1	2A2	GND	2A3	2A4	VCC	2A5	2A6	GND	2A7	2A8	20EBA
48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25

See page 588

16623

16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

10EBA	1A1	1A2	GND	1A3	1A4	VCC	1A5	1A6	GND	1A7	1A8	2A1	2A2	GND	2A3	2A4	VCC	2A5	2A6	GND	2A7	2A8	20EBA
48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25

See page 590

16640

16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

10E	1A1	1A2	GND	1A3	1A4	VCC	1A5	1A6	GND	1A7	1A8	2A1	2A2	GND	2A3	2A4	VCC	2A5	2A6	GND	2A7	2A8	20E
48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25

See page 591

Pin Assignments

16646

16-BIT BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

10 ^E	1CLKBA	1SBA	GND	181	182	VCC	183	184	185	GND	186	187	188	281	282	283	GND	284	285	286	VCC	287	288	GND	2SBA	2CLKBA	2 ^E
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28

See page 592

16651

16-BIT BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

10 ^{EBA}	1CLKBA	1SBA	GND	181	182	VCC	183	184	185	GND	186	187	188	281	282	283	GND	284	285	286	VCC	287	288	GND	2SBA	2CLKBA	2 ^{EBA}
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28

See page 594

16652

16-BIT BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

10 ^{EBA}	1CLKBA	1SBA	GND	181	182	VCC	183	184	185	GND	186	187	188	281	282	283	GND	284	285	286	VCC	287	288	GND	2SBA	2CLKBA	2 ^{EBA}
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28

See page 596

16657

16-BIT TRANSCEIVERS
WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

11 ^R	100 ^{D1}	100 ^{D2}	1 ^P	1 ^R	1 ^{PR}	GND	181	182	VCC	183	184	185	GND	186	187	188	281	282	283	GND	284	285	286	VCC	287	288	GND	2PARRY	200 ^{D1}	200 ^{D2}	21 ^R
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29				
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28				

See page 598

NC – No internal connection

Pin Assignments

16721

20-BIT FLIP-FLOP
WITH 3-STATE OUTPUTS

CLK	D1	D2	GND	D3	D4	V _{CC}	D5	D6	D7	GND	D8	D9	D10	D11	D12	D13	GND	D14	D15	D16	V _{CC}	D17	D18	GND	D19	D20	CLKEN
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
QE	Q1	Q2	GND	Q3	Q4	V _{CC}	Q5	Q6	Q7	GND	Q8	Q9	Q10	Q11	Q12	Q13	GND	Q14	Q15	Q16	V _{CC}	Q17	Q18	GND	Q19	Q20	NC

NC – No internal connection

See page 600

16722

22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS

CLK	D1	D2	GND	D3	D4	V _{CC}	D5	D6	D7	GND	D8	D9	D10	D11	D12	D13	GND	D14	D15	D16	V _{CC}	D17	D18	GND	D19	D20	CLKEN				
64	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
QE	Q1	Q2	GND	Q3	Q4	V _{CC}	Q5	Q6	Q7	GND	Q8	Q9	Q10	Q11	Q12	Q13	GND	Q14	Q15	Q16	V _{CC}	Q17	Q18	GND	Q19	Q20	V _{CC}	Q21	Q22	GND	NC

NC – No internal connection

See page 601

16820

10-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH DUAL OUTPUTS

CLK	D1	NC	GND	D2	NC	V _{CC}	D3	NC	D4	GND	NC	D5	NC	D6	NC	D7	GND	NC	D8	NC	V _{CC}	D9	NC	GND	D10	NC	NC
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
1OE	101	102	GND	201	202	V _{CC}	301	302	401	GND	501	502	601	602	701	GND	702	801	802	901	902	GND	1001	1002	2OE		

NC – No internal connection

See page 602

16821

20-BIT BUS INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS

ICLK	I _{D1}	I _{D2}	GND	I _{D3}	I _{D4}	V _{CC}	I _{D5}	I _{D6}	I _{D7}	GND	I _{D8}	I _{D9}	I _{D10}	I _{D11}	I _{D12}	GND	I _{D13}	I _{D14}	I _{D15}	V _{CC}	I _{D16}	I _{D17}	GND	I _{D18}	I _{D19}	I _{D20}	2CLK
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
1OE	101	102	GND	103	104	V _{CC}	105	106	107	GND	108	109	1010	201	202	203	GND	204	205	206	V _{CC}	207	208	GND	209	210	2OE

See page 603

Pin Assignments

16823

18-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH DUAL OUTPUTS

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
1CLR	1OE	1A1	GND	1A2	103	VCC	104	105	106	GND	107	108	109	201	202	203	204	205	206	VCC	207	208	GND	209	2CLKEN	2CLK	

See page 604

16825

18-BIT BUS BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
1OE1	1Y1	1Y2	GNA	1Y3	1Y4	VCC	1Y5	1Y6	1Y7	GNA	1Y8	1Y9	GND	2Y1	2Y2	GNA	2Y3	2Y4	2Y5	VCC	2Y6	2Y7	GNA	2Y8	2Y9	2OE1	

See page 605

16827

20-BIT BUS BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
1OE1	1Y1	1Y2	GNA	1Y3	1Y4	VCC	1Y5	1Y6	1Y7	GNA	1Y8	1Y9	1Y10	2Y1	2Y2	2Y3	GNA	2Y4	2Y5	2Y6	VCC	2Y7	2Y8	GNA	2Y9	2Y10	2OE1

See page 606

16831

1-TO-4 ADDRESS REGISTER/DRIVER
WITH 3-STATE OUTPUTS

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
4V1	2V1	2V2	GND	3V2	4V2	V _{CE}	1V3	2V3	3V3	3V4	GND	1V4	2V4	3V4	3V5	4V4	4V5	GND	1V5	2V5	3V5	4V5	GND	1V7	2V7	3V7	4V8

NC – No internal connection

See page 607

Pin Assignments

16832

1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS

1Y2	2Y2	GND	3Y2	4Y2	V _{CC}	1Y3	2Y3	GND	3Y3	4Y3	GND	1Y4	2Y4	3Y4	4Y4	GND	1Y5	2Y5	V _{CC}	3Y5	4Y5	GND	1Y6	2Y6	GND	3Y6	4Y6				
64	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
4Y1	3Y1	GND	2Y1	1Y1	V _{CC}	A1	GND	A2	A3	V _{CC}	NC	GND	DET	D2S	SEL	GND	A4	A5	V _{CC}	GND	A6	A7	V _{CC}	A7	3Y7	GND	2Y7	1Y7			

NC – No internal connection

See page 608

16833

DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

1OE8	1CLR	1PARITY	GND	1B1	1B2	V _{CC}	1B3	1B4	1B5	GND	1B6	1B7	1B8	2B1	2B2	2B3	GND	2B4	2B5	2B6	V _{CC}	2B7	2B8	GND	2PARITY	2CLR	2OE8
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
1OE8	1CLK	1ERR	GND	1A1	1A2	V _{CC}	1A3	1A4	1A5	GND	1A6	1A7	1A8	2A1	2A2	2A3	GND	2A4	2A5	2A6	V _{CC}	2A7	2A8	GND	2ERR	2CLK	2OE8

See page 610

16834

16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

GND	NC	A1	GND	A2	A3	V _{CC}	A4	A5	A6	GND	A7	A8	A9	A10	A11	A12	GND	A13	A14	A15	V _{CC}	A16	A17	GND	A18	CLK	GND
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
NC	NC	Y1	GND	Y2	Y3	V _{CC}	Y4	Y5	Y6	GND	Y7	Y8	Y9	Y10	Y11	Y12	GND	Y13	Y14	Y15	V _{CC}	Y16	Y17	GND	Y18	DE	LE

NC – No internal connection

See page 612

16835

3.3-V ABT 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

GND	NC	A1	GND	A2	A3	V _{CC}	A4	A5	A6	GND	A7	A8	A9	A10	A11	A12	GND	A13	A14	A15	V _{CC}	A16	A17	GND	A18	CLK	GND
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
NC	NC	Y1	GND	Y2	Y3	V _{CC}	Y4	Y5	Y6	GND	Y7	Y8	Y9	Y10	Y11	Y12	GND	Y13	Y14	Y15	V _{CC}	Y16	Y17	GND	Y18	DE	LE

NC – No internal connection

See page 613

Pin Assignments

16841

20-BIT BUS INTERFACE D-TYPE LATCHES
WITH 3-STATE OUTPUTS

1LE	101	102	GND	103	104	VCC	105	106	107	GND	108	109	1D10	201	202	203	GND	204	205	206	VCC	207	208	GND	209	210	2LE
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

See page 614

16843

18-BIT BUS INTERFACE D-TYPE LATCHES
WITH 3-STATE OUTPUTS

1LE	1PRE	1D1	GND	1D2	1D3	VCC	1D4	1D5	1D6	GND	1D7	1D8	1D9	201	202	203	GND	204	205	206	VCC	207	208	GND	209	2PRE	2LE
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

See page 615

16853

DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

1LE	1PRE	1D1	GND	1D2	1D3	VCC	1D4	1D5	1D6	GND	1D7	1D8	1D9	201	202	203	GND	204	205	206	VCC	207	208	GND	209	2PRE	2LE
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

See page 616

16861

20-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

1EAB	1A1	1A2	GND	1A3	1A4	VCC	1A5	1A6	1A7	GND	1A8	1A9	1A10	2A1	2A2	2A3	GND	2A4	2A5	2A6	VCC	2A7	2A8	GNA	2A9	2A10	20EBA
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

See page 618

Pin Assignments

16863

18-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

1	DEBA	1A1	1A2	GND	1A3	1A4	VCC	1A5	1A6	1A7	GND	1A8	1A9	GND	2A1	2A2	GND	2A3	2A4	2A5	VCC	2A6	2A7	GNA	2A8	2A9	2A0	20EBA
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	
1OEAB	1B1	1B2	GNA	1B3	1B4	VCC	1B5	1B6	1B7	GNA	1B8	1B9	GND	2B1	2B2	GNA	2B3	2B4	2B5	VCC	2B6	2B7	GNA	2B8	2B9	2B0	20EAB	

See page 619

16901

18-BIT UNIVERSAL BUS TRANSCEIVER
WITH PARITY GENERATORS/CHECKERS

1	DEBA	CLKBA	1E9B	1PAR	GND	1B1	1B2	1B3	Vcc	1B4	1B5	1B6	GND	1B7	1B8	2B1	2B2	GND	2B3	2B4	2B5	Vcc	2B6	2B7	2B8	GND	2B9	2B0	20EBA		
64	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
1OEAB	LEAB	CLEARB	1CLKB	1APAB	GND	1A1	1A2	1A3	Vcc	1A4	1A5	1A6	GND	1A7	1A8	2A1	2A2	GND	2A3	2A4	2A5	Vcc	2A6	2A7	2A8	GND	2A9	2A0	20EAB		

See page 620

16903

3.3-V 12-BIT UNIVERSAL BUS DRIVER
WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS

1	CLK	1A	11A/YERRN	GND	1Y1	1Y2	Vcc	2A	3A	4A	GND	12A	12Y1	12Y2	5A	6A	7A	GND	8A	YERR	Vcc	9A	MODE	GND	10A	PARUO	CLKEN
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
DE	Y1Y	Y2Y	GND	2Y1	2Y2	Vcc	3Y1	3Y2	4Y1	GND	8Y1	8Y2	GND	12Y1	12Y2	5Y1	6Y1	7Y2	8Y1	8Y2	9Y1	9Y2	GND	10Y1	10Y2	PARDE	

See page 622

16952

16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS


1	OEBA	1CLKBA	1CLEARBA	GND	1B1	1B2	VCC	1B3	1B4	1B5	GND	1B6	1B7	1B8	2B1	2B2	2B3	GND	2B4	2B5	2B6	VCC	2B7	2B8	GND	20EBA	20EAB
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
1OEAB	1CLKAB	1CLEARAB	GND	1A1	1A2	VCC	1A3	1A4	1A5	GND	1A6	1A7	1A8	2A1	2A2	2A3	GND	2A4	2A5	2A6	VCC	2A7	2A8	GND	20EKA	20EAKB	20EAB

See page 624

Pin Assignments

25244


25- Ω OCTAL BUS BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS



See page 626

25245


25- Ω OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS



See page 627

25642


25- Ω OCTAL BUS TRANSCEIVER



See page 628

29821


10-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS



See page 629

29825

8-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS




See page 630

29827

29828


10-BIT BUFFERS AND BUS DRIVERS
WITH 3-STATE OUTPUTS



See page 631, 632

29841


10-BIT BUS INTERFACE D-TYPE LATCHES
WITH 3-STATE OUTPUTS



See page 633

29843

9-BIT BUS INTERFACE D-TYPE LATCHES
WITH 3-STATE OUTPUTS




See page 634

Pin Assignments

29854

8-BIT TO 9-BIT PARITY BUS TRANSCEIVER




See page 636

29864

9-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

29864

9-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS




See page 639

32240

32-BIT BUFFER/DRIVER

GKE PACKAGE
(TOP VIEW)



terminal assignments

	1	2	3	4	5	6
A	1Y2	1Y1	1 \bar{OE}	2 \bar{OE}	1A1	1A2
B	1Y4	1Y3	GND	GND	1A3	1A4
C	2Y2	2Y1	1V _{CC}	1V _{CC}	2A1	2A2
D	2Y2	2Y3	GND	GND	2A3	2A4
E	3Y2	3Y1	GND	GND	3A1	3A2
F	3Y4	3Y3	1V _{CC}	1V _{CC}	3A3	3A4
G	4Y2	4Y1	GND	GND	4A1	4A2
H	4Y3	4Y4	4 \bar{OE}	3 \bar{OE}	4A4	4A3
J	5Y2	5Y1	5 \bar{OE}	6 \bar{OE}	5A1	5A2
K	5Y4	5Y3	GND	GND	5A3	5A4
L	6Y2	6Y1	2V _{CC}	2V _{CC}	6A1	6A2
M	6Y4	6Y3	GND	GND	6A3	6A4
N	7Y2	7Y1	GND	GND	7A1	7A2
P	7Y4	7Y3	2V _{CC}	2V _{CC}	7A3	7A4
R	8Y2	8Y1	GND	GND	8A1	8A2
T	8Y3	8Y4	8 \bar{OE}	7 \bar{OE}	8A4	8A3


See page 640

Pin Assignments

32244

36-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

GKE PACKAGE
(TOP VIEW)




6	1A2	1A4	2A2	2A4	3A2	3A4	4A2	4A3	5A2	5A4	6A2	6A4	7A2	7A4	8A2	8A3
5	1A1	1A3	2A1	2A3	3A1	3A3	4A1	4A4	5A1	5A3	6A1	6A3	7A1	7A3	8A1	8A4
4	2OE	GND	V _{CC}	GND	GND	V _{CC}	GND	3OE	6OE	GND	V _{CC}	GND	GND	V _{CC}	GND	7OE
3	1OE	GND	V _{CC}	GND	GND	V _{CC}	GND	4OE	5DIR	GND	V _{CC}	GND	GND	V _{CC}	GND	8DIR
2	1Y1	1Y3	2Y1	2Y3	3Y1	3Y3	4Y1	4Y4	5Y1	5Y3	6Y1	6Y3	7Y1	7Y3	8Y1	8Y4
1	1Y2	1Y4	2Y2	2Y4	3Y2	3Y4	4Y2	4Y3	5Y2	5Y4	6Y2	6Y4	7Y2	7Y4	8Y2	8Y3
	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T

See page 642

Pin Assignments

32245

36-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS




See page 644

32245

36-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

GKE PACKAGE
(TOP VIEW)




6	1A2	1A4	1A6	1A8	2A2	2A4	2A6	2A7	3A2	3A4	3A6	3A8	4A2	4A4	4A6	4A7
5	1A1	1A3	1A5	1A7	2A1	2A3	2A5	2A8	3A1	3A3	3A5	3A7	4A1	4A3	4A5	4A8
4	1OE	GND	V _{CC}	GND	GND	V _{CC}	GND	2OE	3OE	GND	V _{CC}	GND	GND	V _{CC}	GND	4OE
3	1DIR	GND	V _{CC}	GND	GND	V _{CC}	GND	2DIR	3DIR	GND	V _{CC}	GND	GND	V _{CC}	GND	4DIR
2	1B1	1B3	1B5	1B7	2B1	2B3	2B5	2B8	3B1	3B3	3B5	3B7	4B1	4B3	4B5	4BB
1	1B2	1B4	1B6	1B8	2B2	2B4	2B6	2B7	3B2	3B4	3B6	3B8	4B2	4B4	4B6	4BT
	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T

See page 644

Pin Assignments

32316

16-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS




NC – No internal connection

See page 646

32318

18-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS




See page 648

Pin Assignments

32373

32-BIT TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

GKE PACKAGE
(TOP VIEW)




6	1D2	1D4	1D6	1D8	2D2	2D4	2D6	2D7	3D2	3D4	3D6	3D8	4D2	4D4	4D6	4D7
5	1D1	1D3	1D5	1D7	2D1	2D3	2D5	2D8	3D1	3D3	3D5	3D7	4D1	4D3	4D5	4D8
4	1LE	GND	V _{CC}	GND	GND	V _{CC}	GND	2LE	3LE	GND	V _{CC}	GND	GND	V _{CC}	GND	4LE
3	1OE	GND	V _{CC}	GND	GND	V _{CC}	GND	2OE	3OE	GND	V _{CC}	GND	GND	V _{CC}	GND	4OE
2	1Q1	1Q3	1Q5	1Q7	2Q1	2Q3	2Q5	2Q8	3Q1	3Q3	3Q5	3Q7	4Q1	4Q3	4Q5	4Q8
1	1Q2	1Q4	1Q6	1Q8	2Q2	2Q4	2Q6	2Q7	3Q2	3Q4	3Q6	3Q8	4Q2	4Q4	4Q6	4Q7
	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T

See page 650

32374

32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS

GKE PACKAGE
(TOP VIEW)



terminal assignments


	1	2	3	4	5	6
A	1Q2	1Q1	1OE	1CLK	1D1	1D2
B	1Q4	1Q3	GND	GND	1D3	1D4
C	1Q6	1Q5	V _{CC}	V _{CC}	1D5	1D6
D	1Q8	1Q7	GND	GND	1D7	1D8
E	2Q2	2Q1	GND	GND	2D1	2D2
F	2Q4	2Q3	V _{CC}	V _{CC}	2D3	2D4
G	2Q6	2Q5	GND	GND	2D5	2D6
H	2Q8	2Q7	2OE	2CLK	2D7	2D8
J	3Q2	3Q1	3OE	3CLK	3D1	3D2
K	3Q4	3Q3	GND	GND	3D3	3D4
L	3Q6	3Q5	V _{CC}	V _{CC}	3D5	3D6
M	3Q8	3Q7	GND	GND	3D7	3D8
N	4Q2	4Q1	GND	GND	4D1	4D2
P	4Q4	4Q3	V _{CC}	V _{CC}	4D3	4D4
R	4Q6	4Q5	GND	GND	4D5	4D6
T	4Q7	4Q8	4OE	4CLK	4D8	4D7

See page 652

Pin Assignments

32501


36-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS



See page 654

32543

36-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS




See page 656

Pin Assignments

40103


8-STAGE SYNCHRONOUS DOWN COUNTERS



See page 658

162240


3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS



See page 659

162241


3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS



See page 660

162244

16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS



See page 661

Pin Assignments

162245

16-BIT TRANSCEIVER
WITH 3-STATE OUTPUTS

1OE	1A1	1A2	GND	1A3	1A4	V _{CC}	1A5	1A6	GND	1A7	1A8	2A1	2A2	GND	2A3	2A4	V _{CC}	2A5	2A6	GND	2A7	2A8	2OE
48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
1DIR	1B1	1B2	GND	1B3	1B4	V _{CC}	1B5	1B6	GND	1B7	1B8	2B1	2B2	GND	2B3	2B4	V _{CC}	2B5	2B6	GND	2B7	2B8	2DIR

See page 662

162260

12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH
WITH 3-STATE OUTPUTS

OE2B	LEA2B	2B4	GND	2B5	2B6	V _{CC}	2B7	2B8	2B9	GND	2B10	2B11	2B12	1B11	1B10	GND	1B9	1B8	1B7	V _{CC}	1B6	1B5	GND	1B4	LEA1B	OE1B	
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
OE1A	LE1B	2B3	GND	2B2	2B1	V _{CC}	A1	A2	A3	GND	A4	A5	A6	A7	A8	A9	A10	A11	A12	V _{CC}	1B1	1B2	GND	1B3	LE2B	SEL	

See page 664

162268

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

OE2	CLKEN2B	2B4	GND	2B5	2B6	V _{CC}	2B7	2B8	2B9	GND	2B10	2B11	2B12	1B12	1B11	1B10	GND	1B9	1B8	1B7	V _{CC}	1B6	1B5	GND	1B4	CLKEN1B	CLK
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
OE1A	CLKEN1B	2B3	GND	2B2	2B1	V _{CC}	A1	A2	A3	GND	A4	A5	A6	A7	A8	A9	A10	A11	A12	V _{CC}	1B1	1B2	GND	1B3	CLKEN2B	SEL	

See page 666

162280

16-BIT TO 32-BIT REGISTERED BUS EXCHANGER
WITH BYTE MASKS AND 3-STATE OUTPUTS

V _{CC}	GND	1B8	1B7	1B6	1B5	1B4	1B3	1B2	1B1	1B11	2B11	2B12	2B13	2B14	V _{CC}	2B15	2B16	2B17	2B18	2B19	2B20	2B21	2B22	2B23	2B24	2B25	2B26	2B27	V _{CC}										
60	79	78	77	76	75	74	73	72	71	70	69	68	67	66	65	64	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40		
V _{CC}	GND	2B7	1B7	2B6	GND	1B6	2B5	1B5	V _{CC}	2B4	1B4	2B3	1B3	GND	2B2	1B2	2B1	1B1	V _{CC}	2B22	1B22	2B21	1B21	2B20	1B20	2B19	1B19	C1	C2	A1	GND	A2	A3	A4	V _{CC}	A5	A6	A7	GND	CLK	SEL

See page 668

Pin Assignments

162282

18-BIT TO 36-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

V _{CC}	GND	1813	2810	1811	GND	2811	1812	2812	1813	V _{CC}	1814	2813	1815	2815	1816	2816	V _{CC}	GND	1817	2817	1818	2818	V _{CC}	A18	A17	A16	GND	A15	A14	V _{CC}	A13	A12	A11	GND	1E	DIR			
80	79	78	77	76	75	74	73	72	71	70	69	68	67	66	65	64	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
V_{CC} GND 289 189 288 GND 188 267 187 V_{CC} 286 186 285 185 GND 284 184 283 183 V_{CC} GND 282 182 281 181 V_{CC} GND A1 A2 A3 GND A4 A5 A6 V_{CC} A7 A8 A9 A10 GND A11 A12 A13 V_{CC} A14 A15 GND A16 1E

See page 670

162334

16-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

CLK	A1	A2	GND	A3	A4	V _{CC}	A5	A6	GND	A7	A8	A9	A10	GND	A11	A12	V _{CC}	A13	A14	GND	A15	A16	1E
48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
DE Y1 Y2 GND Y3 Y4 V_{CC} Y5 Y6 GND Y7 Y8 Y9 Y10 GND Y11 Y12 V_{CC} Y13 Y14 GND Y15 Y16 NC

NC – No internal connection

See page 672

162344

1-BIT TO 4-BIT ADDRESS DRIVER
WITH 3-STATE OUTPUTS

OE	881	882	GND	883	884	V _{CC}	8A	7B1	7B2	GND	7B3	7B4	7A	6A	6B1	6B2	GND	6B3	6B4	5A	V _{CC}	5B1	5B2	GND	5B3	5B4	1E
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
OEI 181 182 GND 183 184 V_{CC} 1A 281 282 GND 283 284 2A 3A 381 382 GND 383 384 4A V_{CC} 481 482 GND 483 484 2OE

See page 674

162373

3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

1LE	1D1	1D2	GND	1D3	1D4	V _{CC}	1D5	1D6	GND	1D7	1D8	2D1	2D2	GND	2D3	2D4	V _{CC}	2D5	2D6	GND	2D7	2D8	2LE
48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
10E 101 102 GND 103 104 V_{CC} 105 106 GND 107 108 201 202 GND 203 204 V_{CC} 205 206 GND 207 208 20E

See page 676

Pin Assignments

162374

3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

1CLK	1D1	1D2	GND	1D3	1D4	V _{CC}	1D5	1D6	GND	1D7	1D8	2D1	2D2	GND	2D3	2D4	V _{CC}	2D5	2D6	GND	2D7	2D8	2CLK
48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25

See page 677

162460

4-TO-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

OE _{B1}	OE _{B2}	SEL _O	GND	1B1	1B2	V _{CC}	1B3	1B4	2B1	GND	2B2	2B3	2B4	3B1	3B2	3B3	GND	3B4	4B1	4B2	V _{CC}	4B3	4B4	GND	SEL ₁	DEB ₃	DEB ₄
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

See page 678

162500

18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

GND	CLKAB	B1	GND	B2	B3	V _{CC}	B4	B5	B6	GND	B7	B8	B9	B10	B11	B12	GND	B13	B14	B15	V _{CC}	B16	B17	GND	B18	CLKBA	GND
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

See page 680

162501

18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

GND	CLKAB	B1	GND	B2	B3	V _{CC}	B4	B5	B6	GND	B7	B8	B9	B10	B11	B12	GND	B13	B14	B15	V _{CC}	B16	B17	GND	B18	CLKBA	GND
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

See page 682

Pin Assignments

162525

16-BIT REGISTERED BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SEL	CLKAB	B1	GND	B2	B3	VCC	B4	B5	B6	GND	B7	B8	B9	B10	B11	B12	GND	B13	B14	B15	VCC	B16	B17	GND	B18	CLK1SA	CLK1SB
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

See page 684

162541

3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

1OE2	1A1	1A2	GND	1A3	1A4	VCC	1A5	1A6	GND	1A7	1A8	2A1	2A2	GND	2A3	2A4	VCC	2A5	2A6	GND	2A7	2A8	2OE2
48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25

See page 686

162601

18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

CLKENAB	CLKAB	B1	GND	B2	B3	VCC	B4	B5	B6	GND	B7	B8	B9	B10	B11	B12	GND	B13	B14	B15	VCC	B16	B17	GND	B18	CLKBA	CLKENA
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

See page 688

162721

3.3-V 20-BIT FLIP-FLOP
WITH 3-STATE OUTPUTS

CLK	D1	D2	GND	D3	D4	VCC	D5	D6	D7	GND	D8	D9	D10	D11	D12	D13	GND	D14	D15	D16	VCC	D17	D18	GND	D19	D20	CLKEN
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

See page 690

NC – No internal connection

Pin Assignments

162820

3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS
AND 3-STATE OUTPUTS

CLK	D1	NC	GND	D2	NC	V _{CC}	D3	NC	D4	GND	NC	D5	NC	D6	NC	D7	GND	NC	D8	NC	V _{CC}	D9	NC	GND	D10	NC	NC
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
1OE	101	102	GND	201	202	V _{CC}	301	302	401	402	501	601	602	701	702	801	802	901	902	GND	1001	1002	2OE				

NC – No internal connection

See page 691

162823

18-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS

1CLK	1CLKEN	1D1	GND	1D2	1D3	V _{CC}	1D4	1D5	1D6	GND	1D7	1D8	1D9	2D1	2D2	2D3	GND	2D4	2D5	2D6	V _{CC}	2D7	2D8	GND	2D9	2CLKEN	2CLK
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
1CLR	1OE	101	GND	102	103	V _{CC}	104	105	106	GND	107	108	109	201	202	203	GND	204	205	206	V _{CC}	207	208	GND	209	20E	2CLR

See page 692

162825

18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

1OE	2A1	1A2	GND	1A3	1A4	V _{CC}	1A5	1A6	1A7	GND	1A8	1A9	GND	2A1	2A2	GND	2A3	2A4	2A5	V _{CC}	2A6	2A7	GND	2A8	2A9	2OE	
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
1GSI	1Y1	1Y2	GND	1Y3	1Y4	V _{CC}	1Y5	1Y6	1Y7	GND	1Y8	1Y9	GND	2Y1	2Y2	GND	2Y3	2Y4	2Y5	V _{CC}	2Y6	2Y7	GND	2Y8	2Y9	2OE	

See page 693

162827

20-BIT BUS BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS


1OE	2A1	1A2	GND	1A3	1A4	V _{CC}	1A5	1A6	1A7	GND	1A8	1A9	1A10	2A1	2A2	2A3	2A4	2A5	2A6	V _{CC}	2A7	2A8	GNA	2A9	2A10	2OE	
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
1GSI	1Y1	1Y2	GNA	1Y3	1Y4	V _{CC}	1Y5	1Y6	1Y7	GNA	1Y8	1Y9	1Y10	2Y1	2Y2	2Y3	2Y4	2Y5	2Y6	V _{CC}	2Y7	2Y8	GNA	2Y9	2Y10	2OE	

See page 694

Pin Assignments

162830


1-BIT to 2-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS



See page 695

162831

1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS




NC – No internal connection

See page 696

162832

1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS




See page 697

162834

162835

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS



NC = No internal connection

See page 698-699

Pin Assignments

162836

20-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

CLK	A1	A2	GND	A3	A4	V _{CC}	A5	A6	A7	GND	A8	A9	A10	A11	A12	A13	GND	A14	A15	A16	V _{CC}	A17	A18	GND	A19	A20	LE
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
OE	Y1	Y2	GND	Y3	Y4	V _{CC}	Y5	Y6	Y7	GND	Y8	Y9	Y10	Y11	Y12	Y13	GND	Y14	Y15	Y16	V _{CC}	Y17	Y18	GND	Y19	Y20	NC

NC – No internal connection

See page 700

162841

20-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

1LE	1D1	1D2	GND	1D3	1D4	V _{CC}	1D5	1D6	1D7	GND	1D8	1D9	1D10	2D1	2D2	2D3	GND	2D4	2D5	2D6	V _{CC}	2D7	2D8	GND	2D9	2D10	2LE
56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
1OE	1D1	1D2	GND	1D3	1D4	V _{CC}	1D5	1D6	1D7	GND	1D8	1D9	1D10	2D1	2D2	2D3	GND	2D4	2D5	2D6	V _{CC}	2D7	2D8	GND	2D9	2D10	2LE

See page 701

164245


16-BIT TRANSCEIVER AND 3.3-V TO 5-V SHIFTER
WITH 3-STATE OUTPUTS

1OE	1A1	1A2	GND	1A3	1A4	(3.3V)O _{CA}	1A5	1A6	GND	1A7	1A8	2A1	2A2	GND	2A3	2A4	(3.3V)O _{DA}	2A5	2A6	GND	2A7	2A8	2OE		
48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25		

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24		
IDIR	1B1	1B2	GND	1B3	1B4	(5V)O _{CB}	1B5	1B6	GND	1B7	1B8	2B1	2B2	GND	2B3	2B4	(5V)O _{DB}	2B5	2B6	GND	2B7	2B8	2DIR		

See page 702

Pin Assignments

3223743.3-V ABT 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTSGKE PACKAGE
(TOP VIEW)**terminal assignments**

	1	2	3	4	5	6
A	1Q2	1Q1	1 \overline{OE}	1CLK	1D1	1D2
B	1Q4	1Q3	GND	GND	1D3	1D4
C	1Q6	1Q5	V _{CC}	V _{CC}	1D5	1D6
D	1Q8	1Q7	GND	GND	1D7	1D8
E	2Q2	2Q1	GND	GND	2D1	2D2
F	2Q4	2Q3	V _{CC}	V _{CC}	2D3	2D4
G	2Q6	2Q5	GND	GND	2D5	2D6
H	2Q7	2Q8	2 \overline{OE}	2CLK	2D8	2D7
J	3Q2	3Q1	3 \overline{OE}	3CLK	3D1	3D2
K	3Q4	3Q3	GND	GND	3D3	3D4
L	3Q6	3Q5	V _{CC}	V _{CC}	3D5	3D6
M	3Q8	3Q7	GND	GND	3D7	3D8
N	4Q2	4Q1	GND	GND	4D1	4D2
P	4Q4	4Q3	V _{CC}	V _{CC}	4D3	4D4
R	4Q6	4Q5	GND	GND	4D5	4D6
T	4Q7	4Q8	4 \overline{OE}	4CLK	4D8	4D7

NC – No internal connection

See page 703

**FUNCTION
AND
ELECTRICAL
CHARACTERISTICS**

**QUADRUPLE 2-INPUT
POSITIVE-NAND GATES**


- Y = $\overline{A} \cdot \overline{B}$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC	CD74 AC	ACT 11	UNIT
I _{CC}	MAX	22	4.4	36	3	17.4	10.2	0.02	0.04	0.02	0.04	0.04	0.02	0.08	0.04	mA
I _{OH}	MAX	-0.4	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	-24	-24	-24	mA
I _{OL}	MAX	16	8	20	8	20	20	4	4	4	4	24	24	24	24	mA

PARAMETER	MAX or MIN	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVC 3V	UNIT
I _{CC}	MAX	0.02	0.08	0.02	0.02	-	0.02	0.01	0.01	mA
I _{OH}	MAX	-24	-24	-8	-8	-6	-12	-24	-24	mA
I _{OL}	MAX	24	24	8	8	6	12	24	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC	CD74 AC	ACT 11
I _{PLH}	A or B	Y	MAX	22	15	4.5	11	4.5	6	23	27	25	30	7.4	8.5	7.3	12.3
I _{PHL}	A or B	Y	MAX	15	15	5	8	4	5.3	23	27	25	30	6.8	7	7.3	8.8

UNIT:ns

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVC 3V
I _{PLH}	A or B	Y	MAX	9.5	10.8	8.5	9	13	8.5	4.3	3
I _{PHL}	A or B	Y	MAX	8	13.2	8.5	9	13	8.5	4.3	3

**QUADRUPLE 2-INPUT
POSITIVE-NAND GATES
WITH OPEN-COLLECTOR
OUTPUTS**

● $Y = \overline{A \cdot B}$



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	HC	UNIT
I_{CC}	MAX	22	4.4	3	0.02	mA
V_{OH}	MAX	5.5	5.5	5.5	V_{CC}	V
I_{OL}	MAX	16	8	8	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	HC
t_{PLH}	A or B	Y	MAX	55	32	54	31
t_{PHL}	A or B	Y	MAX	15	28	28	25

UNIT:ns

**QUADRUPLE 2-INPUT
POSITIVE-NOR GATES**


- $Y = \overline{A + B}$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	CD74 AC	ACT 11	UNIT
I _{cc}	MAX	27	5.4	45	4	20.1	13	0.02	0.04	0.02	0.04	0.04	0.08	0.04	mA
I _{oh}	MAX	-0.4	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	-24	-24	mA
I _{ol}	MAX	16	8	20	8	20	20	4	4	4	4	24	24	24	mA

PARAMETER	MAX or MIN	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	UNIT
I _{cc}	MAX	0.08	0.02	0.02	-	0.02	0.01	mA
I _{oh}	MAX	-24	-8	-8	-6	-12	-24	mA
I _{ol}	MAX	24	8	8	6	12	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	CD74 AC	ACT 11
I _{PLH}	A or B	Y	MAX	22	15	5.5	12	4.5	6.5	23	27	25	32	6.9	11.5	10.6
I _{PHL}	A or B	Y	MAX	15	15	5.5	10	4.5	5.3	23	27	25	32	6.4	11.5	8.7

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V
I _{PLH}	A or B	Y	MAX	12.2	8.5	8.5	13	8.5	4.4
I _{PHL}	A or B	Y	MAX	12.2	8.5	8.5	13	8.5	4.4

UNIT: ns

**QUADRUPLE 2-INPUT
POSITIVE-NAND GATES
WITH OPEN-COLLECTOR
OUTPUTS**



- Y = $\overline{A \cdot B}$

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I_{CC}	MAX	22	4.4	36	4	0.02	0.04	0.04	mA
V_{OH}	MAX	5.5	8	5.5	8	0.05	Vcc	Vcc	V
I_{OL}	MAX	16	0.1	20	0.1	4	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	SN74 HC	CD74 HC	CD74 HCT
t_{PLH}	A or B	Y	MAX	45	32	7.5	50	31	30	36
t_{PHL}	A or B	Y	MAX	15	28	7	13	25	30	36

UNIT: ns

HEX INVERTERS



- $Y = \bar{A}$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC	CD74 AC	ACT 11	UNIT
I _{cc}	MAX	33	6.6	54	4.2	26.3	15.3	0.02	0.04	0.02	0.04	0.04	0.02	0.08	0.04	mA
I _{oh}	MAX	-0.4	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	-24	-24	-24	mA
I _{ol}	MAX	16	8	20	8	20	20	4	4	4	4	24	24	24	24	mA

PARAMETER	MAX or MIN	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVC 3V	UNIT
I _{cc}	MAX	0.02	0.08	0.02	0.02	-	0.02	0.01	0.01	mA
I _{oh}	MAX	-24	-24	-8	-8	-6	-12	-24	-24	mA
I _{ol}	MAX	24	24	8	8	6	12	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC	CD74 AC	ACT 11
I _{PLH}	A or B	Y	MAX	22	15	4.5	11	5	6	24	26	25	29	7.1	7.5	6.5	9.7
I _{PHL}	A or B	Y	MAX	15	15	5	8	4	5.3	24	26	25	29	6	7	6.5	9.6

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVC 3V
I _{PLH}	A or B	Y	MAX	9	9.3	8.5	8.5	12	8.5	4.5	2.8
I _{PHL}	A or B	Y	MAX	8.5	9.3	8.5	8.5	12	8.5	4.5	2.8

UNIT: ns

U04

Logic Diagram



HEX INVERTERS

- $Y = \bar{A}$
- Unbuffered Output

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	AHC	LV 3V	LV 5V	LVC 3V	UNIT
I_{CC}	MAX	0.02	0.04	0.02	-	0.02	0.01	mA
I_{OH}	MAX	-4	-4	-8	-6	-12	-24	mA
I_{OL}	MAX	4	4	8	6	12	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	AHC	LV 3V	LV 5V	LVC 3V
t_{PLH}	A or B	Y	MAX	20	21	8	13	8	3.8
t_{PHL}	A or B	Y	MAX	20	21	8	13	8	3.8

UNIT: ns

05

Logic Diagram



HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS

- $Y = \bar{A}$

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	SN74 HC	CD74 AC	CD74 ACT	AHC	LV 3V	LV 5V	UNIT
I_{CC}	MAX	33	6.6	54	4.2	0.02	0.08	0.08	0.02	-	0.02	mA
I_{OH}	MAX	-	-	-	-	-	-24	-24	-	-	-	mA
V_{OH}	MAX	5.5	5.5	5.5	5.5	5.5	5.5	5.5	Vcc	5.5	5.5	V
I_{OL}	MAX	16	8	20	8	4	24	24	8	6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	SN74 HC	CD74 AC	CD74 ACT	AHC	LV 3V	LV 5V
t_{PLH}	A or B	Y	MAX	55	32	7.5	54	29	-	-	-	12	8.5
t_{PHL}	A or B	Y	MAX	15	28	7	14	21	-	-	-	12	8.5
t_{PLZ}	A	Y	MAX	-	-	-	-	-	8.2	9.3	8.5	-	-
t_{PZL}	A	Y	MAX	-	-	-	-	-	6.5	10.8	8.5	-	-

UNIT: ns

**HEX INVERTER BUFFERS/DRIVERS
WITH OPEN-COLLECTOR
HIGH-VOLTAGE OUTPUTS**

- $Y = \bar{A}$



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	LV 3V	LV 5V	LVC 3V	UNIT
I _{cc}	MAX	51	60	-	0.02	0.01	mA
I _{oh}	MAX	0.25	0.25	-	0.0025	-	mA
V _{oh}	MAX	30	30	5.5	5.5	5.5	V
I _{ol}	MAX	40	40	8	16	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	LV 3V	LV 5V	LVC 3V
t _{PLH}	A or B	Y	MAX	15	15	12	8.5	3.7
t _{PHL}	A or B	Y	MAX	23	20	12	8.5	3.7

UNIT: ns

**HEX BUFFERS/DRIVERS
WITH OPEN-COLLECTOR
HIGH-VOLTAGE OUTPUTS**

- $Y = A$



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	LV 3V	LV 5V	LVC 3V	UNIT
I _{cc}	MAX	41	45	-	0.02	0.01	mA
I _{oh}	MAX	0.25	0.25	-	0.0025	-	mA
V _{oh}	MAX	30	30	5.5	5.5	5.5	V
I _{ol}	MAX	40	40	8	16	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	LV 3V	LV 5V	LVC 3V
t _{PLH}	A or B	Y	MAX	15	10	12	8.5	2.9
t _{PHL}	A or B	Y	MAX	26	30	12	8.5	2.9

UNIT: ns

**QUADRUPLE 2-INPUT
POSITIVE-AND GATES**

- $Y = A \bullet B$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC	CD74 AC	ACT 11	UNIT
I_{CC}	MAX	33	8.8	57	4	24	12.9	0.02	0.04	0.02	0.04	0.04	0.02	0.08	0.04	mA
I_{OH}	MAX	-0.8	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	-24	-24	-24	mA
I_{OL}	MAX	16	8	20	8	20	20	4	4	4	4	24	24	24	24	mA

PARAMETER	MAX or MIN	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC	ALVC	UNIT
I_{CC}	MAX	0.02	0.08	0.02	0.02	-	0.02	0.01	0.01	mA
I_{OH}	MAX	-24	-24	-8	-8	-6	-12	-24	-24	mA
I_{OL}	MAX	24	24	8	8	6	12	24	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC	CD74 AC	ACT 11
t_{PLH}	A or B	Y	MAX	27	15	7	14	5.5	6.6	25	27	30	38	6.9	8.5	8.7	9
t_{PHL}	A or B	Y	MAX	19	20	7.5	10	5.5	6.3	25	27	30	38	6.5	7.5	8.7	8.2

UNIT: ns

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC	ALVC
t_{PLH}	A or B	Y	MAX	10	12.9	9	9	14	9	4.1	2.9
t_{PHL}	A or B	Y	MAX	10	12.9	9	9	14	9	4.1	2.9

**QUADRUPLE 2-INPUT
POSITIVE-AND GATES
WITH OPEN-COLLECTOR
OUTPUTS**

● $Y = A \cdot B$



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	F	SN74	UNIT
							HC	
I_{CC}	MAX	33	8.8	57	4.2	26.3	15.3	mA
I_{OH}	MAX	-	0.1	0.25	0.1	-	-	mA
V_{OH}	MAX	5.5	5.5	5.5	5.5	5.5	V_{cc}	mA
I_{OL}	MAX	16	8	20	8	20	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	F	SN74
									HC
t_{PLH}	A or B	Y	MAX	32	35	10	54	9.6	31
t_{PHL}	A or B	Y	MAX	24	35	10	15	4.8	25

UNIT: ns



TRIPLE 3-INPUT POSITIVE-NAND GATES

- Y = $\overline{A \cdot B \cdot C}$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74HC	CD74HC	SN74HCT	CD74HCT	AC 11	SN74AC	CD74AC	ACT 11	UNIT
I _{CC}	MAX	16.5	3.3	27	2.2	13	7.7	0.02	0.04	0.02	0.04	0.04	0.02	0.08	0.04	mA
I _{OH}	MAX	-0.4	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	-24	-24	-24	mA
I _{OL}	MAX	16	8	20	8	20	20	4	4	4	4	24	24	24	24	mA


PARAMETER	MAX or MIN	SN74ACT	CD74ACT	LV 3V	LV 5V	LVC 3V	ALVC	UNIT
I _{CC}	MAX	0.04	0.08	-	0.02	0.01	0.01	mA
I _{OH}	MAX	-24	-24	-6	-12	-24	-24	mA
I _{OL}	MAX	24	24	6	12	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74HC	CD74HC	SN74HCT	CD74HCT	AC 11	SN74AC	CD74AC	ACT 11
t _{PLH}	A, B or C	Y	MAX	22	15	4.5	11	4.5	6	24	30	19	36	6.7	8	12.2	8.9
t _{PHL}	A, B or C	Y	MAX	15	15	5	10	4.5	5.3	24	30	19	36	7	6.5	12.2	8.2

UNIT: ns

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74ACT	CD74ACT	LV 3V	LV 5V	LVC 3V	ALVC
t _{PLH}	A, B or C	Y	MAX	10	-	13.5	9	4.9	3
t _{PHL}	A, B or C	Y	MAX	9.5	13.5	13.5	9	4.9	3

**TRIPLE 3-INPUT
POSITIVE-AND GATES**


- $Y = A \cdot B \cdot C$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC	ACT 11	SN74 ACT	LV 3V	LV 5V	UNIT
I _{CC}	MAX	6.6	42	3	18	9.7	0.02	0.04	0.02	0.04	0.04	0.02	0.04	0.02	-	0.02	mA
I _{OH}	MAX	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	-24	-24	-24	-6	-12	mA
I _{OL}	MAX	8	20	8	20	20	4	4	4	4	24	24	24	24	6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC	ACT 11	SN74 ACT
I _{PLH}	A, B or C	Y	MAX	15	7	13	6	6.6	25	30	21	42	6.5	8.5	9.6	10.5
I _{PHL}	A, B or C	Y	MAX	20	7.5	10	5.5	6.5	25	30	21	42	6.9	7.5	8.7	10.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	LV 3V	LV 5V
I _{PLH}	A, B or C	Y	MAX	14	9
I _{PHL}	A, B or C	Y	MAX	14	9

UNIT: ns

**HEX SCHMITT-TRIGGER
INVERTERS**


- $Y = \bar{A}$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 AC	CD74 AC	SN74 ACT	CD74 ACT	AHC	AHCT	UNIT
I_{CC}	MAX	60	21	0.02	0.04	0.02	0.04	0.02	0.08	0.02	0.08	0.02	0.02	mA
I_{OH}	MAX	-0.8	-0.4	-4	-4	-4	-4	-24	-24	-24	-24	-8	-8	mA
I_{OL}	MAX	16	8	4	4	4	4	24	24	24	24	8	8	mA

PARAMETER	MAX or MIN	LV 3V	LV 5V	LVC 3V	ALVC 3V	UNIT
I_{CC}	MAX	-	0.02	0.01	0.01	mA
I_{OH}	MAX	-6	-12	-24	-24	mA
I_{OL}	MAX	6	12	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 AC	CD74 AC	SN74 ACT	CD74 ACT
t_{PLH}	A or B	Y	MAX	22	22	31	41	40	57	11	10.5	12.5	14.5
t_{PHL}	A or B	Y	MAX	22	22	31	41	40	57	9.5	10.5	11	9.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVC 3V
t_{PLH}	A or B	Y	MAX	12	9	18.5	12	6.4	3.4
t_{PHL}	A or B	Y	MAX	12	9	18.5	12	6.4	3.4

UNIT: ns

16

**HEX INVERTER
BUFFERS/DRIVERS
WITH OPEN-COLLECTOR
HIGH-VOLTAGE OUTPUTS**

● $Y = \bar{A}$

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	UNIT
I_{CC}	MAX	51	mA
V_{OH}	MAX	15	V
I_{OL}	MAX	40	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
I_{PLH}	A	Y	MAX	15
I_{PHL}	A	Y	MAX	23

UNIT: ns

Logic Diagram



17

**HEX BUFFERS/DRIVERS
WITH OPEN-COLLECTOR
HIGH-VOLTAGE OUTPUTS**

● $Y = A$

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
I_{CC}	MAX	41	6.6
V_{OH}	MAX	15	V
I_{OL}	MAX	40	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
I_{PLH}	A	Y	MAX	15
I_{PHL}	A	Y	MAX	26

UNIT: ns


Logic Diagram



HEX SCHMITT-TRIGGER INVERTERS

- $Y = \overline{A}$
- P-N-P Input Reduce System Loading ($I_{IL} = -0.05\text{mA MAX}$)
- Excellent Noise Immunity with Typical Hysteresis of 0.8V

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I_{CC}	MAX	30	mA
I_{OH}	MAX	-0.4	mA
I_{OL}	MAX	8	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
t_{PLH}	A or B	Y	MAX	20
t_{PHL}	A or B	Y	MAX	30

UNIT: ns

**DUAL 4-INPUT
POSITIVE-NAND
GATES**

- $Y = \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	AC 11	CD74 AC	ACT 11	CD74 ACT	LV 3V	LV 5V	UNIT
I_{CC}	MAX	11	2.2	18	1.5	8.7	5.1	0.02	0.04	0.04	0.04	0.08	0.04	0.08	-	0.02	mA
I_{OH}	MAX	-0.4	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-24	-24	-24	-24	-6	-12	mA
I_{OL}	MAX	16	8	20	8	20	20	4	4	4	24	24	24	24	6	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	AC 11	CD74 AC	ACT 11	CD74 ACT
t_{PLH}	A, B, C or D	Y	MAX	22	15	4.5	11	5	6	28	30	42	6.7	12.2	9.1	13.5
t_{PHL}	A, B, C or D	Y	MAX	15	15	5	10	4.5	5.3	28	30	42	7.3	12.2	9.2	13.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	LV 3V	LV 5V
t_{PLH}	A, B, C or D	Y	MAX	11.5	8
t_{PHL}	A, B, C or D	Y	MAX	11.5	8

UNIT: ns

**DUAL 4-INPUT
POSITIVE-AND
GATES**

- $Y = A \cdot B \cdot C \cdot D$
- 74AC11xx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	AC 11	ACT 11	LV 3V	LV 5V	UNIT
I_{CC}	MAX	4.4	2.3	12	7.3	0.02	0.04	0.04	0.04	0.04	-	0.02	mA
I_{OH}	MAX	-0.4	-0.4	-2	-1	-4	-4	-4	-24	-24	-6	-12	mA
I_{OL}	MAX	8	8	20	20	4	4	4	24	24	6	12	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	AC 11	ACT 11	LV 3V	LV 5V
t_{PLH}	A, B, C or D	Y	MAX	15	15	6	5.3	28	33	41	8.8	9.8	12	6
t_{PHL}	A, B, C or D	Y	MAX	20	10	6	5.5	28	33	41	6.9	8.9	12	8

UNIT: ns

**DUAL 4-INPUT
POSITIVE-NOR GATES
WITH STROBE**

- $Y = \overline{G} (A + B + C + D)$



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
I_{CC}	MAX	19	mA
I_{OH}	MAX	-0.8	mA
I_{OL}	MAX	16	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
t_{PLH}	A or B	Y	MAX	22
t_{PHL}	A or B	Y	MAX	15

UNIT: ns

**QUADRUPLE 2-INPUT
HIGH-VOLTAGE INTERFACE
POSITIVE-NAND GATES**

- Y = \overline{AB}

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
I _{CC}	MAX	22	4.4	mA
V _{OH}	MAX	15	15	V
I _{OL}	MAX	16	8	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS
I _{PILH}	A or B	Y	MAX	24	32
I _{BPHL}	A or B	Y	MAX	17	28

UNIT: ns

**TRIPLE 3-INPUT
POSITIVE-NOR GATES**

Logic Diagram



- Y = $\overline{A + B + C}$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	AC 11	ACT 11	LV 3V	LV 5V	UNIT
I _{CC}	MAX	26	6.8	4	17.1	12	0.02	0.04	0.04	0.04	0.04	-	0.02	mA
I _{OH}	MAX	-0.8	-0.4	-0.4	-2	-1	-4	-4	-4	-4	-24	-24	-6	-12 mA
I _{OL}	MAX	16	8	8	20	20	4	4	4	24	24	6	12	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	AC 11	ACT 11	LV 3V	LV 5V
I _{PILH}	A, B or C	Y	MAX	15	15	15	5.5	5.5	23	29	35	7.7	10.1	14	9
I _{BPHL}	A, B or C	Y	MAX	11	15	9	4.5	4.5	23	29	35	8.1	9.4	14	9

UNIT: ns

8-INPUT POSITIVE-NAND GATES

- Y = $\overline{A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H}$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74HC	CD74HC	CD74HCT	AC 11	ACT 11	UNIT
I_{CC}	MAX	6	1.1	10	0.9	4.9	4	0.02	0.04	0.04	0.04	0.04	mA
I_{OH}	MAX	-0.4	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-24	-24	mA
I_{OL}	MAX	16	8	20	8	20	20	4	4	4	24	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74HC	CD74HC	CD74HCT	AC 11	ACT 11
t_{PLH}	A thru H	Y	MAX	22	15	6	10	5	5.5	33	39	42	7.2	8.5
t_{PHL}	A thru H	Y	MAX	15	20	7	12	4.5	5	33	39	42	7.4	8.7

UNIT: ns

DELAY ELEMENTS

- Delay Elements for Generating Delay Line
- Inverting and Non-inverting Elements
- Buffer NAND Elements Rated at I_{OL} of 12/24mA
- P-N-P Inputs Reduce Fan-In ($I_{IL} = -0.2\text{mA MAX}$)
- Worst Case MIN/MAX Delays Guaranteed Across Temperature and V_{CC} Range



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I_{CC}	MAX	20	mA
I_{OH}	Y3, Y4 outputs	-1.2	mA
I_{OL}	All other outputs	-0.4	mA
I_{OL}	Y3, Y4 outputs	24	mA
I_{OL}	All other outputs	8	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
t_{PLH}	A1, A6	Y1, Y6	MAX	65
t_{PHL}	A2, A5	Y2, Y5	MAX	45
t_{PLH}	A3, B3	Y3, Y4	MAX	80
t_{PHL}	A4, Y4	Y3, Y4	MAX	95
t_{PLH}	A4, Y4	Y3, Y4	MAX	15
t_{PHL}	A4, Y4	Y3, Y4	MAX	15

UNIT: ns

**QUADRUPLE 2-INPUT
POSITIVE-OR GATES**

- $Y = A + B$


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC	CD74 AC	ACT 11	UNIT
I _{CC}	MAX	38	9.8	68	4.9	26.6	15.5	0.02	0.04	0.02	0.04	0.04	0.02	0.08	0.04	mA
I _{OH}	MAX	-0.8	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	-24	-24	-24	mA
I _{OL}	MAX	16	8	20	8	20	20	4	4	4	4	24	24	24	24	mA

PARAMETER	MAX or MIN	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVC	UNIT
I _{CC}	MAX	0.02	0.08	0.02	0.02	0.02	0.02	0.01	0.01	mA
I _{OH}	MAX	-24	-24	-8	-8	-6	-12	-24	-24	mA
I _{OL}	MAX	24	24	8	8	6	12	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 AC
I _{PLH}	A or B	Y	MAX	15	22	7	14	5.8	6.6	25	27	30	36	6.7	8.5
I _{PHL}	A or B	Y	MAX	22	22	7	12	5.8	-	25	27	30	36	5.8	7.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 AC	ACT 11	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVC 3V
I _{PLH}	A or B	Y	MAX	9.5	9	10	12.1	8.5	9	13	8.5	3.8	2.8
I _{PHL}	A or B	Y	MAX	9.5	8	10	12.1	8.5	9	13	8.5	3.8	2.8


UNIT: ns

33

QUADRUPLE 2-INPUT POSITIVE-NOR BUFFERS WITH OPEN-COLLECTOR OUTPUTS

● $Y = \overline{A + B}$

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	UNIT
I_{CC}	MAX	16.5	13.8	9	mA
V_{OH}	MAX	5.5	5.5	5.5	V
I_{OL}	MAX	48	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS
t_{PLH}	A or B	Y	MAX	15	32	33
t_{PHL}	A or B	Y	MAX	18	28	12


UNIT: ns

35

HEX NONINVERTERS WITH OPEN-COLLECTOR OUTPUTS

● $Y = A$

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	UNIT
I_{CC}	MAX	63	mA
V_{OH}	MAX	5.5	V
I_{OL}	MAX	8	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t_{PLH}	A	Y	MAX	50
t_{PHL}	A	Y	MAX	14


UNIT: ns

37

QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS

$$\bullet Y = \overline{A \cdot B}$$

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	F	UNIT
I _{cc}	MAX	54	12	80	7.8	33	mA
I _{oh}	MAX	-1.2	-1.2	-3	-2.6	-15	mA
I _{ol}	MAX	48	24	60	24	64	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	F
I _{PLH}	A or B	Y	MAX	22	24	6.5	8	6.5
I _{PHL}	A or B	Y	MAX	15	24	6.5	7	5


UNIT: ns

38

QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

$$\bullet Y = \overline{A \cdot B}$$

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	F	UNIT
I _{cc}	MAX	54	12	80	7.8	30	mA
V _{OH}	MAX	5.5	5.5	5.5	5.5	4.5	V
I _{ol}	MAX	48	24	60	24	64	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	F
I _{PLH}	A or B	Y	MAX	22	32	10	33	13
I _{PHL}	A or B	Y	MAX	18	28	10	12	5.5

UNIT: ns

4-LINE TO 10-LINE DECODERS

- All Outputs Are High for Invalid Input Conditions
- Also for Applications as
 - 3-Line to 8-Line Decoders
 - 4-Line to 16-Line Decoders
- Full Decoding of Valid Input Logic Ensures That All Inputs Remain Off for All Invalid Input Conditions

Logic Diagram



FUNCTION TABLE

No.	INPUTS				OUTPUTS									
	D	C	B	A	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	H	H	H	H	H	H	H	H	H
1	L	L	L	H	H	L	H	H	H	H	H	H	M	M
2	L	L	H	L	H	H	L	H	H	H	H	H	M	M
3	L	L	H	H	H	H	H	L	H	H	H	H	M	M
4	L	H	L	L	H	H	H	H	L	H	H	H	H	H
5	L	H	L	H	H	H	H	H	H	L	H	H	H	H
6	L	H	H	L	H	H	H	H	H	H	L	H	H	H
7	L	H	H	H	H	H	H	H	H	H	L	H	H	H
8	H	L	L	L	H	H	H	H	H	H	H	L	H	H
9	H	L	L	H	H	H	H	H	H	H	H	H	L	H
INVALID	H	L	H	L	H	H	H	H	H	H	H	H	H	H
	H	L	H	H	H	H	H	H	H	H	H	H	H	H
	H	H	L	L	H	H	H	H	H	H	H	H	H	H
	H	H	L	H	H	H	H	H	H	H	H	H	H	H
	H	H	H	L	H	H	H	H	H	H	H	H	H	H
	H	H	H	H	H	H	H	H	H	H	H	H	H	H
	H	H	H	H	H	H	H	H	H	H	H	H	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	UNIT
<i>I_{CC}</i>	MAX	56	13	0.08	0.16	0.16	mA
<i>I_{OH}</i>	MAX	-0.8	-0.4	-4	-4	-4	mA
<i>I_{OL}</i>	MAX	16	8	4	4	4	mA


UNIT: ns

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT
<i>t_{PLH}</i> 2Level Logic	A, B, C or D	0-9	MAX	25	25	38	45	53
<i>t_{PHL}</i> 2Level Logic		0-9		25	25	38	45	53
<i>t_{PLH}</i> 3Level Logic	A, B, C or D	0-9	MAX	30	30	38	45	53
<i>t_{PHL}</i> 3Level Logic		0-9		30	30	38	45	53

BCD-TO-DECIMAL DECODER/DRIVER

- 80-mA Sink-Current Capability
- All Outputs Are Off for Invalid BCD Input Conditions

Logic Diagram

FUNCTION TABLE

No.	INPUTS				OUTPUTS									
	D	C	B	A	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	H	H	H	H	H	H	H	H	H
1	L	L	L	H	H	L	H	H	H	H	H	H	M	M
2	L	L	H	L	H	H	L	H	H	H	H	M	M	M
3	L	L	H	H	H	H	H	L	H	H	H	M	M	M
4	L	H	L	L	H	H	H	H	L	H	H	H	H	H
5	L	H	L	H	H	H	H	H	H	L	H	H	H	H
6	L	H	H	L	H	H	H	H	H	H	L	H	H	H
7	L	H	H	H	H	H	H	H	H	H	H	L	H	H
8	H	L	L	L	H	H	H	H	H	H	H	H	L	H
9	H	L	L	H	H	H	H	H	H	H	H	H	H	L
INVALID	H	L	H	L	H	H	H	H	H	H	H	H	H	H
	H	L	H	H	H	H	H	H	H	H	H	H	H	H
	H	H	L	L	H	H	H	H	H	H	H	H	H	H
	H	H	L	H	H	H	H	H	H	H	H	H	H	H
	H	H	H	L	H	H	H	H	H	H	H	H	H	H
	H	H	H	H	H	H	H	H	H	H	H	H	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
I_{OC}	MAX	70	mA
$V_{O(on)}$	MAX	0.9	V
I_{OL}	MAX	80	mA

UNIT: ns


SWITCHING CHARACTERISTICS

PARAMETER	MAX or MIN	TTL
t_{PLH}	MAX	25
t_{PHL}		25

BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

- Open-Collector Outputs
- Lamp-Test Provision
- Leading/Trailing Zero Suppression

Logic Diagram



FUNCTION TABLE

No.	INPUTS					BI/RBO	OUTPUTS						
	LT	RBI	D	C	B		a	b	c	d	e	f	g
0	H	H	L	L	L	H	ON	ON	ON	ON	ON	ON	OFF
1	H	X	L	L	H	H	OFF	ON	ON	OFF	OFF	OFF	OFF
2	H	X	X	L	L	H	ON	ON	OFF	ON	ON	OFF	ON
3	H	X	L	L	H	H	ON	ON	ON	OFF	ON	OFF	ON
4	H	X	L	H	L	H	OFF	ON	ON	OFF	OFF	ON	ON
5	H	X	L	H	L	H	ON	OFF	ON	ON	ON	ON	ON
6	H	X	L	H	H	L	OFF	OFF	ON	ON	ON	ON	ON
7	H	X	L	H	H	H	ON	ON	ON	OFF	OFF	OFF	OFF
8	H	X	H	L	L	L	ON	ON	ON	ON	ON	ON	ON
9	H	X	H	L	L	H	ON	OFF	ON	ON	ON	OFF	ON
10	H	X	H	L	H	L	OFF	OFF	OFF	ON	ON	OFF	ON
11	H	X	H	L	H	H	OFF	OFF	ON	ON	OFF	OFF	ON
12	H	X	H	H	L	L	OFF	ON	OFF	OFF	OFF	ON	ON
13	H	X	H	H	L	H	ON	OFF	ON	OFF	ON	ON	ON
14	H	X	H	H	H	L	OFF	OFF	OFF	ON	ON	ON	ON
15	H	X	H	H	H	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF
Bi	X	X	X	X	X	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF
RBI	H	L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	ON
LT	L	X	X	X	X	H	ON	ON	ON	ON	ON	ON	ON

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
Icc	MAX	103	13	mA
IoH	MAX	-0.2	-0.05	mA
IoL	MAX	8	3.2	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS
t _{off}	A	A to g	MAX	100	100
t _{on}	A	A to g	MAX	100	100
t _{off}	RBI	A to g	MAX	100	100
t _{on}	RBI	A to g	MAX	100	100

UNIT: ns

AND-OR INVERT GATES

- '51, 'S51: $Y = \overline{AB + CD}$
- 'F51, 'LS51: $1Y = (\overline{1A} \cdot \overline{1B} \cdot \overline{1C}) + (\overline{1D} \cdot \overline{1E} \cdot \overline{1F})$
- 'HC51: $2Y = (\overline{2A} \cdot \overline{2B}) + (\overline{2C} \cdot \overline{2D})$



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	F	SN74 HC	UNIT
I_{CC}	MAX	14	2.8	22	7.5	0.08	mA
I_{OH}	MAX	-0.4	-0.4	-1	-1	-4	mA
I_{OL}	MAX	16	8	20	20	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	F	SN74 HC
t_{PLH}	Any	Y	MAX	22	20	5.5	6.5	35
t_{PHL}	Any	Y	MAX	15	20	5.5	4.5	35

UNIT: ns

4-2-3-2 INPUT AND-OR INVERT GATE

- $Y = \overline{ABCD} + EF + GHI + JK$

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	S	F	UNIT
I_{CC}	MAX	16	4.7	mA
I_{OH}	MAX	-1	-1	mA
I_{OL}	MAX	20	20	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	S	F
t_{PHL}	Any	Y	MAX	5.5	7
t_{PLH}	Any	Y	MAX	5.5	5.5


UNIT: ns

DUAL J-K FLIP-FLOPS WITH CLEAR

Logic Diagram



CD74HC/HCT73



'LS73

FUNCTION TABLE (SN74)

INPUTS				OUTPUTS	
CLEAR	CLOCK	J	K	Q	\bar{Q}
L	X	X	X	L	H
H	↓	L	L	Q_0	\bar{Q}_0
H	↓	H	L	H	L
H	↓	L	H	L	H
H	↓	H	H	TOGGLE	
H	H	X	X	Q_0	\bar{Q}_0

TRUTH TABLE (CD74)

INPUTS				OUTPUTS		
R	$\bar{C}P$	J	K	Q	\bar{Q}	
L	X	X	X	L	H	
H	↓	L	L	No Change		
H	↓	H	L	H	L	
H	↓	L	H	L	H	
H	↓	H	H	Toggle		
H	H	X	X	No Change		

NOTE:

H = High Level (Steady State)

L = Low Level (Steady State)

X = Irrelevant

↓ = High-to-Low Transition

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I_{CC}	MAX	20	6	0.04	0.08	0.08	mA
I_{OH}	MAX	16	8	4	4	4	mA
I_{OL}	MAX	-0.4	-0.4	-4	-4	-4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT
fmax			MIN	15	30	25	20	20
t_{WV}			MIN	20	-	20	-	-
				47	20	20	-	-
				-	-	-	24	24
				25	20	20	24	27
t_{SU}	CLK		MIN	0 *	20	25	-	-
				-	-	-	24	24
t_{TH}	J.K to CP		MIN	0 *	0	0	-	-
				-	-	-	3	3
t_{PLH}	CLEAR	\bar{Q}	MAX	25	20	39	44	51
				-	20	39	44	51
	CLEAR	Q	MAX	-	20	39	44	51
				40	20	39	44	51
t_{PHL}	CLOCK	Q or \bar{Q}	MAX	25	20	32	-	-
				40	20	32	-	-
	CP	Q	MAX	-	-	-	48	57
				-	-	-	48	57
t_{PLH}	CP	\bar{Q}	MAX	-	-	-	48	54
				-	-	-	48	54

UNIT fmax : MHz, other : ns

**DUAL D-TYPE POSITIVE-EDGE-
TRIGGERED FLIP-FLOPS
WITH PRESET AND CLEAR**

- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUTS	
RESET	CLEAR	CLOCK	D	Q	\overline{Q}
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↓	H	H	L
H	H	↓	L	L	H
H	H	L	X	Q_0	\overline{Q}_0

† This configuration is unstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74HC	CD74HC	SN74HCT	CD74HCT	AC 11	SN74AC	CD74AC	ACT 11	UNIT
I _{CC}	MAX	15	8	25	4	16	16	0.04	0.08	0.04	0.08	0.04	0.02	0.08	0.04	mA
I _{OH}	MAX	-0.4	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	-24	-24	-24	mA
IoL	MAX	16	8	20	8	20	20	4	4	4	4	24	24	24	24	mA

PARAMETER	MAX or MIN	SN74ACT	CD74ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	UNIT
I _{CC}	MAX	0.02	0.08	0.02	0.02	-	0.02	0.01	mA
I _{OH}	MAX	-24	-24	-8	-8	-6	-12	-24	mA
IoL	MAX	24	24	8	8	6	12	24	mA

SWITCHING CHARACTERISTICS



PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74HC	CD74HC	SN74HCT	CD74HCT	AC 11
fmax			MIN	15	25	75	34	105	100	25	20	24	16	125
t _W			MIN	30	25	6	14.5	4	4	20	24	23	27	4
			MIN	37	-	7.3	14.5	5.5	5	20	24	23	27	4
			MIN	30	25	7	15	4	4	25	24	20	24	4
tsu			MIN	20	20	3	15	4.5	3	25	18	15	18	3.5
			MIN	20	-	-	10	2	2	6	-	0	5	1
th			MIN	5	2	0	0	0	1	0	3	0	3	0
I _{PLH}			25	25	6	13	7.5	7.1	58	60	44	60	7.1	
I _{PHL}			40	40	13.5	15	10.5	10.5	58	60	44	60	9	
I _{PLH}			25	25	6	13	7.5	7.1	58	60	44	60	7.1	
I _{PHL}			40	40	13.5	15	10.5	10.5	58	60	44	60	9	
I _{PLH}			25	25	9	16	8	7.8	44	53	35	53	8.2	
I _{PHL}			40	40	9	18	9	9.2	44	53	35	53	7.5	

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74AC	CD74AC	ACT 11	SN74ACT	CD74ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V
fmax			MIN	125	110	85	125	85	75	65	45	75	100
t _W			MIN	5	4.5	5	6	5.7	5	5	7	5	3.3
			MIN	5	4.5	5	6	5.7	5	5	7	5	3.3
			MIN	5	4	5	6	5	5	5	7	5	3.3
tsu			MIN	3	3.5	4.5	3.5	4	5	5	7	5	3
			MIN	0	-	2	0	-	3	3.5	5	3	2
th			MIN	0.5	0	0	1	9.5	0.5	0	0.5	0.5	0
I _{PLH}			10	10.5	9.6	11.5	11.5	11	13	18	11	5.4	
I _{PHL}			10.5	11.5	12.5	12.5	12.5	11	13	18	11	5.4	
I _{PLH}			10	10.5	9.6	11.5	11.5	11	13	18	11	5.4	
I _{PHL}			10.5	11.5	12.5	12.5	12.5	11	13	18	11	5.4	
I _{PLH}			10.5	10	9.4	14	9.5	10.5	10	17.5	10.5	5.2	
I _{PHL}			10.5	10	8.8	12	9.5	10.5	10	17.5	10.5	5.2	

UNIT fmax : MHz, other : ns

4-BIT BISTABLE LATCHES

Logic Diagram



FUNCTION TABLE

INPUTS	OUTPUTS		
D	C	Q	\bar{Q}
L	H	L	H
H	H	H	L
X	L	Q_0	\bar{Q}_0

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I_{CC}	MAX	53	12	0.04	0.08	0.08	mA
I_{OH}	MAX	-0.4	-0.4	-4	-4	-4	mA
I_{OL}	MAX	16	8	4	4	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT		
t_{W}	D	Q	MIN	20	20	20	24	24		
				20	20	25	18	18		
t_{SU}			MIN	5	5	5	3	3		
t_{th}	D	Q	MAX	30	27	30	33	42		
				25	17	30	33	42		
t_{PLH}	D	\bar{Q}	MAX	40	20	30	39	42		
				15	15	30	39	42		
t_{PHL}	D	\bar{Q}	MAX	30	27	33	39	42		
				15	25	33	39	42		
t_{PLH}	G	Q	MAX	30	30	33	39	45		
				15	15	33	39	45		
t_{PHL}	G	\bar{Q}	MAX	30	30	33	39	45		
				15	15	33	39	45		

UNIT: ns

4-BIT MAGNITUDE COMPARATORS

Logic Diagram



FUNCTION TABLE

COMPARING INPUTS				CASCAADING INPUTS			OUTPUTS		
A3, B3	A2, B2	A1, B1	A0, B0	A>B	A=B	A<B	A>B	A=B	A<B
A3>B3	X	X	X	X	X	X	H	L	L
A3=<B3	X	X	X	X	X	X	L	H	L
A3>B3	A2>B2	X	X	X	X	X	H	L	L
A3>B3	A2>B2	X	X	X	X	X	L	H	L
A3>B3	A2>B2	A1>B1	X	X	X	X	L	H	L
A3>B3	A2>B2	A1>B1	A0>B0	X	X	X	L	H	L
A3>B3	A2>B2	A1>B1	A0>B0	X	X	X	L	H	L
A3>B3	A2>B2	A1>B1	A0>B0	H	L	L	H	L	L
A3>B3	A2>B2	A1>B1	A0>B0	L	H	L	L	H	L
A3>B3	A2>B2	A1>B1	A0>B0	H	H	L	L	H	L
A3>B3	A2>B2	A1>B1	A0>B0	L	L	L	H	H	L
A3>B3	A2>B2	A1>B1	A0>B0	X	X	H	L	L	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	SN74HC	CD74HC	CD74HCT	UNIT
I _{cc}	MAX	88	20	115	0.08	0.16	0.16	mA
I _{oh}	MAX	-0.4	-0.4	-1	-4	-4	-4	mA
I _{ol}	MAX	16	8	20	4	4	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	Number of Gate Levels	MAX or MIN	TTL	LS	S	SN74HC	CD74HC	CD74HCT
I _{PLH}	Any A or B data input	A, B, A B	3	MAX	26	36	16	58	59	56
		A B	4		35	45	18	50	53	60
I _{PHL}	Any A or B data input	A, B, A B	3	MAX	30	30	16.5	58	59	56
		A B	4		30	45	16.5	50	53	60
I _{PLH}	A, B, A B	A B	1	MAX	11	22	7.5	44	42	45
I _{PHL}	A, B, A B	A B	1		17	17	8.5	44	42	45
I _{PLH}	A B	A B	2	MAX	20	20	10.5	37	-	-
I _{PHL}	A B	A B	2		17	26	7.5	37	-	-
I _{PLH}	A, B, A B	A B	1	MAX	11	22	7.5	44	42	47
I _{PHL}	A, B, A B	A B	1		17	17	8.5	44	42	47

UNIT: ns


QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

- Y = A ⊕ B or Y = $\overline{A}B + \overline{B}A$
- 74AC11xxx : Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	AC 11	SN74 AC	CD74 AC	ACT 11	UNIT
I_{CC}	MAX	50	10	75	5.9	38	28	0.02	0.04	0.04	0.04	0.02	0.08	0.04	mA
I_{OH}	MAX	16	8	20	8	20	20	4	4	4	4	24	24	24	mA
I_{OL}	MAX	-0.8	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	-24	-24	mA

PARAMETER	MAX or MIN	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	UNIT
I_{CC}	MAX	0.04	0.08	0.02	0.02	-	0.02	0.01	mA
I_{OH}	MAX	24	24	8	8	6	12	24	mA
I_{OL}	MAX	-24	-24	-8	-8	-6	-12	-24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	AC 11	SN74 AC	CD74 AC	ACT 11
t_{PLH}	A or B	Y	MAX	23	23	10.5	17	7.5	6.5	25	36	48	7.6	9	10.8	9.6
		Y	MAX	17	17	10	12	6.5	6.5	25	36	48	6.8	9.5	10.8	9
	A or B	Y	MAX	30	30	10.5	17	6.5	8	25	36	48	7.6	9	10.8	9.6
		Y	MAX	22	22	10	10	7	7.5	25	36	48	6.8	9.5	10.8	9

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V
t_{PHL} Input Low	A or B	Y	MAX	10	14.6	10	10	16.5	10	4.6
		Y	MAX	10.5	14.6	10	10	16.5	10	4.6
t_{PHL} Input High	A or B	Y	MAX	10	14.6	10	10	16.5	10	4.6
		Y	MAX	10.5	14.6	10	10	16.5	10	4.6

UNIT: ns

■ OBSOLETE or NOT RECOMMENDED NEW DESIGNS

DECADE COUNTER

FUNCTION TABLE

BCD COUNT SEQUENCE

Count	OUTPUTS			
	Q _D	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	H	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H


BI-QUINARY

Count	OUTPUTS			
	Q _A	Q _D	Q _C	Q _B
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	L
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L

RESET/COUNT FUNCTION TABLE

RESET INPUTS			OUTPUTS				
R0(1)	R0(2)	R9(1)	R9(2)	Q _D	Q _C	Q _B	Q _A
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	H
X	X	L	X	Count			
L	X	L	X	Count			
L	X	X	L	Count			
X	L	L	X	Count			

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
I _{CC}	MAX	39	15	mA
I _{OH}	MAX	-0.8	-0.4	mA
IOL	MAX	16	8	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS
fmax	A	QA	MIN	32	32
		QB		16	16
t _W	A		MIN	15	15
	B			30	30
	RESET			15	30
tsu	RESET INACTIVE		MIN	25	25
I _{PLH}	A	QA	MAX	16	16
				18	18
I _{PHL}	A	QD	MAX	48	48
				50	50
I _{PLH}	B	QB	MAX	16	16
				21	21
I _{PHL}	B	QC	MAX	32	32
				35	35
I _{PLH}	B	QC	MAX	32	32
				35	35
I _{PLH}	Set to 0	Any	MAX	40	40
I _{PHL}	Set to 9	QA, QD	MAX	30	30
		QB, QC		40	40

UNIT fmax : MHz, other : ns

DIVIDE-BY-12 COUNTERS

FUNCTION TABLE

COUNT	OUTPUTS			
	Q _D	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	H	L	L	L
7	H	L	L	H
8	H	L	H	L
9	H	L	H	H
10	H	H	L	L
11	H	H	L	H

RESET INPUTS		OUTPUTS			
R ₀₍₁₎	R ₀₍₂₎	Q _D	Q _C	Q _B	Q _A
H	H	L	L	L	L
L	X		COUNT		
X	L		COUNT		


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
I _{CC}	MAX	39	15	mA
I _{OH}	MAX	-0.8	-0.4	mA
I _{OL}	MAX	16	8	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT		MAX or MIN	TTL	LS
		A	Q _A			
fmax	A	Q _A		MIN	32	32
		Q _B			16	16
	B				15	15
tw	A			MIN	30	30
					15	30
	RESET					
tsu	RESET			MIN	25	25
	INACTIVE					
tPLH	A	Q _A		MAX	16	16
					18	18
tPHL	A	Q _D		MAX	48	48
					50	50
tPLH	B	Q _B		MAX	16	16
					21	21
tPHL	B	Q _C		MAX	16	16
					21	21
tPLH	B	Q _D		MAX	32	32
					35	35
tPHL	Set to 0		Any	MAX	40	40


UNIT fmax : MHz, other : ns



4-BIT BINARY COUNTERS

FUNCTION TABLE

COUNT	OUTPUTS			
	Q _D	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	H	L
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H



RESET INPUTS		OUTPUTS			
R0(1)	R0(2)	Q _D	Q _C	Q _B	Q _A
H	H	L	L	L	L
L	X	COUNT			
X	L	COUNT			

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	39	15	0.16	0.16	mA
I _{OH}	MAX	-0.8	-0.4	-4	-4	mA
I _{OL}	MAX	16	8	4	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	CD74 HC	CD74 HCT
fmax	A	QA	MIN	32	32	20	20
	B	QB		16	16	20	20
t _W	A		MIN	15	15	24	24
				30	30	24	24
	RESET			15	30	24	24
t _{su}	RESET INACTIVE		MIN	25	25	-	-
t _{PLH}	A	QA	MAX	16	16	38	51
				18	18	38	51
t _{PLH}	A	QD	MAX	70	70	-	87
				70	70	-	87
t _{PLH}	B	QB	MAX	16	16	41	51
				21	21	41	51
t _{PLH}	B	QC	MAX	32	32	56	69
				35	35	56	69
t _{PLH}	B	QD	MAX	51	51	74	87
				51	51	74	87
t _{PLH}	Set to 0	ANY	MAX	40	40	-	-

UNIT fmax : MHz, other : ns

SYNCHRONOUS 6-BIT BINARY RATE MULTIPLIER

- Perform Fixed-Rate or Variable-Rate Frequency Division
- Typical Maximum Clock Frequency: 32MHz

Logic Diagram



FUNCTION TABLE

INPUTS						OUTPUTS					
CLEAR	ENABLE	STROBE	BINARY RATE			NUMBER OF CLOCK PULSES	UNITY/ CASCADE	LOGI LEVEL OR NUMBER OF PULSES			
			F	E	D			X	H	L	
L	L	L	L	L	L	L	64	H	L	H	1
L	L	L	L	L	L	L	64	H	1	H	1
L	L	L	L	L	L	H	64	H	2	2	1
L	L	L	L	L	H	L	64	H	4	4	1
L	L	L	L	L	H	L	64	H	8	8	1
L	L	L	L	H	L	L	64	H	16	16	1
L	L	L	H	L	L	L	64	H	32	32	1
L	L	L	H	H	H	H	64	H	63	63	1
L	L	L	H	H	H	H	64	L	H	63	1
L	L	L	H	L	H	L	64	H	40	40	1

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
<i>I_{OC}</i>	MAX	120	mA
<i>I_{OH}</i>	MAX	16	mA
<i>I_{OL}</i>	MAX	-0.4	mA



SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
f _{max}	A	QA	MIN	25
t _W	CLK		MIN	20
	CLR		MIN	15
t _{SU}	Positive		MIN	25
	Negative		MIN	0
t _H	Positive		MIN	0
	Negative		MIN	20
t _{PLH}	ENABLE	ENABLE	MAX	20
t _{PLH}			MAX	21
t _{PLH}	STRB	Z	MAX	18
t _{PLH}			MAX	23
t _{PLH}	CLK	Y	MAX	39
t _{PLH}			MAX	30
t _{PLH}	CLK	Z	MAX	18
t _{PLH}			MAX	26
t _{PLH}	RATE	Z	MAX	10
t _{PLH}			MAX	14
t _{PLH}	UNITY /CAS	Y	MAX	14
t _{PLH}			MAX	10
t _{PLH}	STRB	Y	MAX	30
t _{PLH}			MAX	33
t _{PLH}	CLK	ENABLE	MAX	30
t _{PLH}			MAX	33
t _{PLH}	CLR	Y	MAX	36
t _{PLH}		Z	MAX	23
t _{PLH}	RATE	Y	MAX	23
t _{PLH}			MAX	23

INIT f_{max} = MHz other = ns

DUAL J-K FLIP-FLOPS WITH CLEAR

Logic Diagram



FUNCTION TABLES

'107

INPUTS				OUTPUTS	
CLEAR	CLOCK	J	K	Q	\bar{Q}
L	X	X	X	L	H
H		L	L	Q_O	\bar{Q}_O
H		H	L	H	L
H		L	H	L	H
H		H	H	TOGGLE	

'LS107A,'HC107

INPUTS				OUTPUTS	
CLEAR	CLOCK	J	K	Q	\bar{Q}
L	X	X	X	L	H
H		L	L	Q_O	\bar{Q}_O
H		H	L	H	L
H		L	H	L	H
H		H	H	TOGGLE	
H	H	X	X	Q_O	\bar{Q}_O

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I_{CC}	MAX	20	6	0.04	0.08	0.08	mA
I_{OH}	MAX	-0.4	-0.4	-4	-4	-4	mA
I_{OL}	MAX	16	8	4	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HC
fmax			MIN	15	30	25	20	19
t_W	CLK H		MIN	20	20	20	-	-
	CLK L		MIN	47	-	20	-	-
	\bar{CP}		MIN	-	-	-	24	27
	CLR L (or \bar{R})		MIN	25	25	20	25	36
tsu	J, K		MIN	0	20	25	30	30
	CLR INACTIVE		MIN	0	25	25	-	-
th			MIN	0	0	0	3	5
t_{PLH}	CLR (or \bar{R})	\bar{Q}	MAX	25	20	39	47	57
		Q	MAX	40	20	39	47	57
t_{PHL}	CLK	\bar{Q}	MAX	25	20	32	-	-
		Q	MAX	40	20	32	-	-
t_{PLH}	\bar{CP}	Q	MAX	-	-	-	51	65
		\bar{Q}	MAX	-	-	-	51	65
t_{PHL}	\bar{CP}	\bar{Q}	MAX	-	-	-	51	60
		Q	MAX	-	-	-	51	60

UNIT fmax : MHz, other : ns

Logic Diagram



FUNCTION TABLE

INPUTS					OUTPUTS	
PRESET	CLEAR	CLOCK	J	K	Q	\bar{Q}
L	H	X	X	X	H	L
H	L	X	X	X	Ht	Ht
L	L	X	X	X	L	H
H	H	↑	L	L	TOGGLE	
H	H	↑	H	H	Q _O	\bar{Q}_O
H	H	↑	L	H	H	\bar{L}_O
H	H	L	X	X	Q _O	\bar{Q}_O

† The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH} . Furthermore, this configuration is nonstable; that is, it will not persist when either PRE or CLR returns to its inactive (high) level.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	ALS	AS	F	SN74HC	CD74HC	CD74HCT	CD74AC	CD74ACT	UNIT
I _{CC}	MAX	15	8	4	17	17	0.04	0.08	0.08	0.08	0.08	mA
I _{OH}	MAX	-0.8	-0.4	-0.4	-2	-1	-4	-4	-4	-24	-24	mA
I _{OL}	MAX	16	4	8	20	20	4	4	4	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	AS	F	SN74HC	CD74HC	CD74HCT	CD74AC	CD74ACT
fmax			MIN	25	25	34	105	90	25	25	25	19	100
t _W	CLK H		MIN	20	25	14.5	4	4	20	-	-	-	-
	CLK L		MIN	20	-	14.5	5.5	5	20	-	-	-	-
	CP		MIN	-	-	-	-	-	-	24	27	5	5
	PRE L		MIN	20	25	15	4	4	25	-	-	-	-
	CLR L		MIN	20	25	15	4	4	25	-	-	-	-
	R		MIN	-	-	-	-	-	-	24	36	4.5	5.5
	J, K		MIN	10	25	15	5.5	3	25	-	-	-	-
t _{SU}	PRE, CLR		MIN	10	-	10	2	2	6	-	-	-	-
	J, K to CP		MIN	-	-	-	-	-	-	30	30	5.5	5.5
			MIN	6	5	0	0	1	0	3	5	0	1
t _H	PRE	Q	MAX	15	25	13	8	8	58	-	-	-	-
			MAX	35	40	15	10.5	10.5	58	-	-	-	-
	CLR	Q̄	MAX	15	25	13	8	8	58	-	-	-	-
			MAX	25	40	15	10.5	10.5	58	-	-	-	-
	IPLH	CLK	MAX	16	25	16	9	8	44	-	-	-	-
			MAX	28	40	18	9	9.2	44	-	-	-	-
	IPLHL	CP	MAX	-	-	-	-	-	-	51	65	10.3	10.3
			MAX	-	-	-	-	-	-	51	65	10.3	10.3
	IPLH	CP̄	MAX	-	-	-	-	-	-	51	60	10.3	10.3
			MAX	-	-	-	-	-	-	51	60	10.3	10.3
	IPLH	R	MAX	-	-	-	-	-	-	47	57	12.2	12.2
			MAX	-	-	-	-	-	-	47	57	12.2	12.2

UNIT fmax : MHz, other : ns

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUTS	
CLEAR	A1	A2	B2	Q	Q̄
L	X	X	X	X	L H
X	H	H	X	X	L† H†
X	X	X	L	X	L† H†
X	X	X	X	L	L† H†
H	L	X	X	↑ H	[] []
H	L	X	H	↑ H	[] []
H	X	L	↑ H	H	[] []
H	X	L	H	↑ H	[] []
H	↓	↓	H	H	[] []
H	↓	H	H	H	[] []
↑	L	X	H	H	[] []
↑	X	L	H	H	[] []

See explanation of function table on page

† These lines of the functional tables assume that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the set up.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	LVC 3V	UNIT
Icc	MAX	6	25	4.5	19	0.04	0.08	0.08	0.08	0.08	0.01	mA
Ion	MAX	-0.4	-1	-0.4	-1	-4	-4	-4	-4	-24	-24	mA
Iol	MAX	8	20	8	20	4	4	4	24	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	F	SN74 HC	CD74 HC	CD74 HCT	LVC 3V
fmax			MIN	30	80	30	100	20	20	20	150
t _w	PRE, CLR		MIN	25	8	10	5	25	24	27	-
	CLK H		MIN	20	6	16.5	5	25	-	-	3.3
	CLK L		MIN	-	6.5	16.5	5	25	-	-	3.3
	CP		MIN	-	-	-	-	-	24	24	-
			MIN	20	7	22	5	25	24	24	2.3
tsu	DATA		MIN	25	-	20	5	25	-	-	2.4
	PRE INACTIVE		MIN	20	-	20	5	25	-	-	2.4
	CLR INACTIVE		MIN	0	0	0	0	0	0	0	0.7
t _{th}			MAX	20	7	15	7.5	41	-	-	4.8
t _{PHL}	PRE or CLR	Q or Q̄	MAX	20	7	18	7.5	41	-	-	4.8
t _{PHL}			MAX	20	7	15	7.5	31	-	-	5.9
t _{PHL}	CLK	Q or Q̄	MAX	20	7	19	7.5	31	-	-	5.9
t _{PHL}			MAX	-	-	-	-	-	53	53	-
t _{PHL}	CP	Q or Q̄	MAX	-	-	-	-	-	53	53	-
t _{PHL}			MAX	-	-	-	-	-	47	48	-
t _{PHL}	S	Q or Q̄	MAX	-	-	-	-	-	47	48	-
t _{PHL}			MAX	-	-	-	-	-	54	56	-
t _{PHL}	R	Q or Q̄	MAX	-	-	-	-	-	54	56	-

UNIT fmax : MHz, other : ns

MONOSTABLE MULTIVIBRATOR

- Internal Timing Resistors ($2\text{k}\Omega$)
- Programmable Output Pulse Width with R_{ext}/C_{ext} : 40ns to 28s


FUNCTION TABLE

INPUTS			OUTPUTS	
A1	A2	B	Q	\bar{Q}
L	X	H	L	H
X	L	H	L _t	H _t
X	X	L	L _t	H _t
H	H	X	L _t	H _t
H	↓	H	—	—
↓	H	H	—	—
↓	↓	H	—	—
L	X	1	—	—
X	L	—	—	—

See explanation of function table on page

† These lines of the functional tables assume that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the set up.

Logic Diagram



NOTES: 1. An external capacitor may be connected between C_{ext} (positive) and R_{ext}/C_{ext} .
 2. To use the internal timing resistor, connect R_{int} to V_{CC} . For improved pulse width accuracy and repeatability, connect an external resistor between R_{ext}/C_{ext} and V_{CC} with R_{int} open-circuited.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
I_{CC}	MAX	40	mA
I_{OH}	MAX	-0.4	mA
I_{OL}	MAX	16	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
$t_{w(1N)}$			MIN	50
t_{PLH}	A	Q	MAX	70
t_{PHL}	B	—	—	80
t_{PLH}	A	\bar{Q}	MAX	55
t_{PHL}	B	\bar{Q}	—	65

UNIT: NS

RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH CLEAR

- Retriggerable for Very Long Output Pulse, Up to 100% Duty Cycle
- Internal Timing Resistors ($5\text{k}\Omega$)

Logic Diagram



R_{int} is nominally 10 k Ω for '122 and 'LS122

FUNCTION TABLE

CLEAR	INPUTS				OUTPUTS	
	A1	A2	B	B2	Q	\bar{Q}
L	X	X	X	X	L	H
X	H	H	X	X	L \dagger	H \dagger
X	X	X	L	X	L \dagger	H \dagger
X	X	X	X	L	L \dagger	H \dagger
H	L	X	\dagger	H	\dagger [T]	\dagger [T]
H	L	X	H	\dagger	\dagger [T]	\dagger [T]
H	X	L	\dagger	H	\dagger [T]	\dagger [T]
H	X	L	H	\dagger	\dagger [T]	\dagger [T]
H	H	\dagger	H	H	\dagger [T]	\dagger [T]
H	\dagger	H	H	H	\dagger [T]	\dagger [T]
\dagger	L	X	H	H	\dagger [T]	\dagger [T]
\dagger	X	L	H	H	\dagger [T]	\dagger [T]

See explanation of function table on page

\dagger These lines of the functional tables assume that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the set up.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
I _{CC}	MAX	66	11	mA
I _{OH}	MAX	-0.8	-0.4	mA
I _{OL}	MAX	16	8	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS
				MIN	40
t_{PLH}	A	Q	MAX	33	33
				28	44
t_{PHL}	A	\bar{Q}	MAX	40	45
				36	56
t_{PLH}	CLEAR	Q	MAX	27	27
		\bar{Q}		40	45

UNIT: NS

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH CLEAR

- Retriggerable for Very Long Output Pulse, Up to 100% Duty Cycle

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUTS	
CLEAR	\bar{A} (A)	B	Q \bar{Q}
L	X	X	L H
X	H	X	L↑ H↑
X	X	L	L↑ H↑
H	L	↑	[Pulse]
H	↓	H	[Pulse]
↑	L	H	[Pulse]

See explanation of function table on page

† These lines of the functional tables assume that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the set up.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	CD74 HC	CD74 HCT	AHC	AHCT	LV 3V	LV 5V	UNIT
I_{CC}	MAX	66	20	0.16	0.16	0.65	0.975	0.28	0.65	mA
I_{OH}	MAX	-0.8	-0.4	-4	-4	-8	-8	-6	-12	mA
I_{OL}	MAX	16	8	4	4	8	8	6	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	CD74 HC		CD74 HCT		AHC	AHCT	LV 3V	LV 5V
						MIN	MAX	MIN	MAX				
t_{PLH}	\bar{A} (A)	Q	MAX	40	40	30	30	5	5	5	5	27.5	16
	B			33	33	90	-	16	12	16	12	27.5	16
t_{PHL}	\bar{A} (A)	\bar{Q}	MAX	28	44	90	-	16	12	16	12	27.5	16
	B			40	45	96	-	16	12	16	12	27.5	16
t_{PLH}	CLEAR (R)	Q	MAX	36	56	96	-	16	12	16	12	27.5	16
				27	27	65	-	13	14	13	14	22	13
t_{PHL}	(R)	\bar{Q}	MAX	40	45	65	-	13	14	22	13	27.5	16

UNIT: NS

DUAL VOLTAGE-CONTROLLED OSCILLATORS WITH ENABLE INPUTS

- Frequency Spectrum: 1Hz to 60MHz
- Typical fmax: 85MHz
- Typical Power Dissipation: 525mW

Block Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	S	UNIT
Icc	MAX	150	mA
IoH	MAX	-1	mA
IoL	MAX	20	mA

SWITCHING CHARACTERISTICS


PARAMETER	MAX or MIN	S
fo	MIN	60

UNIT: NS

QUADRUPLE BUS BUFFER GATES WITH THREE-STATE OUTPUTS

● Y = A

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	SN64 BCT	ABT	UNIT
I_{CC}	MAX	54	20	40	0.08	0.16	0.08	0.16	49	49	30	mA
I_{OH}	MAX	-5.2	-2.6	-15	-6	-6	-6	-6	-15	-15	-32	mA
I_{OL}	MAX	16	24	64	6	6	6	6	64	64	64	mA

PARAMETER	MAX or MIN	LVTH 3V	AHC	AHCT	LV 5V	LVC 3V	ALVC	UNIT
I_{CC}	MAX	7	0.04	0.02	0.02	0.02	0.01	mA
I_{OH}	MAX	-32	-8	-8	-8	-16	-24	-24 mA
I_{OL}	MAX	64	8	8	8	16	24	24 mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	SN64 BCT	ABT
t_{PLH}	A	Y	MAX	13	15	6.5	30	30	33	38	5.7	6	4.9
			MAX	18	18	8	30	30	33	38	7.7	8	4.9
t_{PHL}	G	Y	MAX	17	20	8.5	30	38	35	38	10.3	11.1	5.9
			MAX	25	25	9	30	38	35	38	11.7	12.8	6.8
t_{PZH}	G	Y	MAX	8	20	6	30	38	33	42	8.9	9.4	6.2
			MAX	12	20	6	30	38	33	42	8.6	9.9	6.2


PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V	AHC	AHCT	LV 5V	LVC 3V	ALVC	
t_{PLH}	A	Y	MAX	3.5	8.5	8.5	13	8.5	4.8	2.8
			MAX	3.9	8.5	8.5	13	8.5	4.8	2.8
t_{PHL}	G	Y	MAX	4	8	8	13	8	5.4	3.5
			MAX	4	8	8	13	8	5.4	3.5
t_{PZH}	G	Y	MAX	4.5	10	10	15	10	4.6	4
			MAX	4.5	10	10	15	10	4.6	4

UNIT: NS

QUADRUPLE BUS BUFFER GATES WITH THREE-STATE OUTPUTS

● Y = A

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	F	SN74 HC	CD74 HC	CD74 HCT	SN74 BCT	SN64 BCT	ABT	LVTH 3V	UNIT
I _{CC}	MAX	62	22	48	0.08	0.16	0.16	51	51	30	7	mA
I _{OIH}	MAX	-5.2	-2.6	-15	-6	-6	-6	-15	-15	-32	-32	mA
I _{OOL}	MAX	16	24	64	6	6	6	64	64	64	64	mA

PARAMETER	MAX or MIN	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVC	UNIT
I _{CC}	MAX	0.04	0.02	0.02	0.02	0.01	0.01	mA
I _{OIH}	MAX	-8	-8	-8	-16	-24	-24	mA
I _{OOL}	MAX	8	8	8	16	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	F	SN74 HC	CD74 HC	CD74 HCT	SN74 BCT	SN64 BCT	ABT	LVTH 3V
I _{PLH}	A	Y	MAX	13	15	7	30	30	36	6.3	6.3	6.3	3.8
I _{PHL}			MAX	18	18	8.5	30	30	36	7.4	7.4	5.7	3.9
I _{PZH}			MAX	18	25	8.5	30	38	38	7.9	7.9	6.5	5.4
I _{PZL}			MAX	25	35	8.5	30	38	38	10.5	10.5	6.5	5.2
I _{PHZ}			MAX	16	25	7.5	30	38	42	10	10	6.8	3.8
I _{PZL}			MAX	18	25	8	30	38	42	12.3	12.3	6.7	5.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LV 5V	LV 3V	LVC 3V	ALVC
I _{PLH}	A	Y	MAX	8.5	8.5	8.5	13	4.7	3.1
I _{PHL}			MAX	8.5	8.5	8.5	13	4.7	3.1
I _{PZH}			MAX	8	8	8	13	5.7	3.3
I _{PZL}			MAX	8	8	8	13	5.7	3.3
I _{PHZ}			MAX	10	10	10	15	6	3.7
I _{PZL}			MAX	10	10	10	15	6	3.7

UNIT: ns

50- Ω LINE DRIVERS

- $Y = \overline{A + B}$



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
I_{CC}	MAX	57	mA
I_{OH}	MAX	-42.4	mA
I_{OL}	MAX	48	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
t_{PLH}	A, B	Y	MAX	9
t_{PHL}	A, B	Y	MAX	12

UNIT: ns

132

QUADRUPLE 2-INPUT POSITIVE-NAND SCHMITT TRIGGERS

- $Y = \overline{A \oplus B}$



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	SN74 HC	CD74 HC	CD74 HCT	AHC	AHCT	LV 3V	LV 5V	UNIT
I_{CC}	MAX	40	14	68	0.02	0.04	0.04	0.02	0.02	0.02	0.02	mA
I_{OH}	MAX	-0.8	-0.4	-1	-4	-4	-4	-8	-8	-6	-12	mA
I_{OL}	MAX	16	8	20	4	4	4	8	8	6	12	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	SN74 HC	CD74 HC	CD74 HCT	AHC	AHCT	LV 3V	LV 5V
t_{PLH}	A, B	Y	MAX	22	22	10.5	31	38	50	11	10	17.5	11
t_{PHL}	A, B	Y	MAX	22	22	13	31	38	50	11	8	17.5	11

UNIT: ns

13-INPUT POSITIVE-NAND GATES

- $Y = \overline{A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H \cdot I \cdot J \cdot K \cdot L \cdot M}$



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	S	ALS	SN74 HC	UNIT
I_{CC}	MAX	10	0.34	0.02	mA
I_{OH}	MAX	-1	-0.4	-4	mA
I_{OL}	MAX	20	8	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	S	ALS	SN74 HC
t_{PLH}	A to M	Y	MAX	6	11	38
t_{PHL}	A to M	Y	MAX	7	25	38


UNIT: ns

QUAD EXCLUSIVE-OR
GATES WITH OPEN-COLLECTOR OUTPUTS

- $Y = A \oplus B = \overline{A}B + \overline{B}A$

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	AS	UNIT
I_{OC}	MAX	50	10	5.9	31	mA
V_{OH}	MAX	5.5	5.5	5.5	5.5	V
I_{OL}	MAX	16	8	8	20	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	AS
t_{PLH}	A or B	Y (Other Output = L)	MAX	18	30	50	12.5
t_{PHL}	A or B	Y (Other Output = L)	MAX	50	30	15	7.1
t_{VHL}	A or B	Y (Other Output = L)	MAX	22	30	50	11.4
t_{VPH}	A or B	Y (Other Output = L)	MAX	55	30	15	10.7

UNIT: ns

3-TO-8 LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

- Incorporates Two Output Enables To Simplify Cascading

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUTS							
ENABLE	SELECT		Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	X	H	X	X	X	H	H	H	H	H
X	L	X	X	X	H	H	H	H	H	H
L	H	L	L	L	L	H	H	H	H	H
L	H	L	L	L	H	L	H	H	H	H
L	H	L	L	H	L	H	L	H	H	H
L	H	L	L	H	H	H	L	H	H	H
L	H	L	H	L	H	H	H	L	H	H
L	H	L	H	H	L	H	H	H	L	H
L	H	L	H	H	H	H	H	H	H	L
H	H	L	X	X	X	Depends upon the address previously applied while LE was at a logic low.				

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	UNIT
I _{CC}	MAX	18	11	24	0.08	0.16	0.08	0.16	mA
I _{OIH}	MAX	-0.4	-0.4	-2	-4	-4	-4	-4	mA
I _{OOL}	MAX	8	8	20	4	4	4	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT
I _{PLH}	A, B, C	Y (CD74: \bar{Y})	MAX	24	20	12.5	48	54	48	57
I _{PLH}			MAX	38	20	12.5	48	54	48	57
I _{PLH}	G2	Y (CD74: \bar{Y})	MAX	21	12	8	36	44	36	56
I _{PLH}			MAX	27	15	8.5	36	44	36	56
I _{PLH}	G1	Y (CD74: \bar{Y})	MAX	21	17	10	36	44	36	53
I _{PLH}			MAX	27	15	9	36	44	36	53
I _{PLH}	LE (CD74: LE)	Y (CD74: \bar{Y})	MAX	27	22	13.5	48	57	52	66
I _{PLH}			MAX	38	20	14	48	57	52	66

UNIT:ns

3-TO-8 LINE DECODERS/DEMULTIPLEXRS

- 3 Enable Inputs to Simplify Cascading and /or Data Reception
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUTS										
ENABLE	SELECT	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
G1	$\overline{G2}$ *	H	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	H	H	H	H	H	H	H	H
H	L	L	L	H	L	H	H	H	H	H	H	H
H	L	L	H	L	H	L	H	H	H	H	H	H
H	L	L	H	H	H	H	L	H	H	H	H	H
H	L	H	L	H	H	H	H	L	H	H	H	H
H	L	H	L	H	H	H	H	H	L	H	H	H
H	L	H	H	L	H	H	H	H	H	L	H	H
H	L	H	H	L	H	H	H	H	H	H	L	H
H	L	H	H	H	H	H	H	H	H	H	H	L

$$\overline{G2}^* = \overline{G2A} \cdot \overline{G2B}$$

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74HC	CD74HC	SN74HCT	CD74HCT	AC 11	UNIT
I _{CC}	MAX	10	74	10	20	20	0.08	0.16	0.08	0.16	0.04	mA
I _{OH}	MAX	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	mA
I _{OL}	MAX	8	20	8	20	20	4	4	4	4	24	mA

PARAMETER	MAX or MIN	CD74AC	ACT 11	CD74ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	UNIT
I _{CC}	MAX	0.16	0.04	0.16	0.04	0.04	0.02	0.02	0.01	mA
I _{OH}	MAX	-24	-24	-24	-8	-8	-6	-12	-24	mA
I _{OL}	MAX	24	24	24	8	8	6	12	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74HC	CD74HC	SN74HCT	CD74HCT	AC 11
I _{PLH}	A, B, C	Y (CD74:Y)	MAX	27	12	22	10	8.5	45	45	45	53	8.1
			MAX	39	12	18	9.5	9	45	45	45	53	8.8
I _{PLH}	G2	Y (CD74:Y)	MAX	26	11	17	7.5	8	39	53	42	53	8.3
			MAX	38	11	17	8.5	7.5	39	53	42	53	8.3
I _{PLH}	G1	Y (CD74:Y)	MAX	26	11	17	10	9	39	53	42	53	7.5
			MAX	38	11	17	10	8.5	39	53	42	53	7.7


PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74AC	ACT 11	CD74ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V
I _{PLH}	A, B, C	Y (CD74:Y)	MAX	11	9.8	12	11.5	13	18	11.5	6.7
			MAX	11	9.7	12	11.5	13	18	11.5	6.7
I _{PLH}	G2	Y (CD74:Y)	MAX	10	8.9	10.5	11.5	12	18	11.5	6.5
			MAX	10	8.9	10.5	11.5	12	18	11.5	6.5
I _{PLH}	G1	Y (CD74:Y)	MAX	11	9.3	11	11.5	11.5	18.5	11.5	5.8
			MAX	11	9.8	11	11.5	11.5	18.5	11.5	5.8

UNIT: ns

DUAL 2-TO-4-LINE DECODERS/DEMULTIPLEXERS

- Incorporate Two Enable Inputs to Simplify Cascading and /or Data Reception
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUTS				
ENABLE	SELECT	Y0	Y1	Y2	Y3	
G	B A	H	H	H	H	
H	X X	L	L	L	L	
L	L L	H	H	L	H	
L	H H	L	H	L	H	
L	H H	H	H	L	L	

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	CD74 AC	ACT 11	CD74 ACT	UNIT
I _{CC}	MAX	11	90	13	0.08	0.08	0.08	0.16	0.16	0.08	0.16	mA
I _{OH}	MAX	-0.4	-1	-0.4	-4	-4	-4	-4	-24	-24	-24	mA
I _{OL}	MAX	8	20	8	4	4	4	4	24	24	24	mA

PARAMETER	MAX or MIN	AHC	AHCT	LV 3V	LV 5V	LVC 3V	UNIT
I _{CC}	MAX	0.04	0.02	-	0.02	0.01	mA
I _{OH}	MAX	-8	-8	-6	-12	-24	mA
I _{OL}	MAX	8	8	6	12	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	CD74 AC	ACT 11	CD74 ACT
I _{PLH}	A or B	Y (CD74; \bar{Y})	MAX	29	12	14	44	44	43	51	10.5	8.5	11.5
I _{PLH}	A or B	Y (CD74; Y)	MAX	38	12	14	44	44	43	51	10.5	8.5	11.5
I _{PLH}	G	Y (CD74; \bar{Y})	MAX	24	8	14	44	41	43	51	10.5	7.9	12
I _{PLH}	G	Y (CD74; Y)	MAX	32	10	15	44	41	43	51	10.5	7.5	12

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LV 3V	LV 5V	LVC 3V
I _{PLH}	A or B	Y (CD74; \bar{Y})	MAX	10.5	10.5	16.5	10.5	6.2
I _{PLH}	A or B	Y (CD74; Y)	MAX	10.5	10.5	16.5	10.5	6.2
I _{PLH}	G	Y (CD74; \bar{Y})	MAX	9.5	9.5	14.5	9.5	4.7
I _{PLH}	G	Y (CD74; Y)	MAX	9.5	9.5	14.5	9.5	4.7


UNIT: ns

**DUAL 4-INPUT POSITIVE-NAND
50- Ω LINE DRIVERS**

- $Y = \overline{ABCD}$

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	S	UNIT
I_{CC}	MAX	44	mA
I_{OH}	MAX	-40	mA
I_{OL}	MAX	60	mA

Logic Diagram

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	S
t_{PLH}	A, B, C, D	Y	MAX	6.5
t_{PHL}			MAX	6.5

UNIT: ns

BCD-TO-DECIMAL DECODERS/DRIVERS FOR LAMPS, RELAYS, MOS

- Sink-Current Capability: 80mA
- Low Power Dissipation (SN74LS): 35mW (typ)

Logic Diagram



FUNCTION TABLE

No.	INPUTS				OUTPUTS									
	D	C	B	A	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	H	H	H	H	H	H	H	H	H
1	L	L	L	H	H	L	H	H	H	H	H	H	H	H
2	L	L	H	H	H	H	L	H	H	H	H	H	H	H
3	L	L	H	H	H	H	H	L	H	H	H	H	H	H
4	L	H	L	L	H	H	H	H	L	H	H	H	H	H
5	L	H	L	H	H	H	H	H	H	L	H	H	H	H
6	L	H	H	L	H	H	H	H	H	H	L	H	H	H
7	L	H	H	H	H	H	H	H	H	H	H	L	H	H
8	L	H	L	L	H	H	H	H	H	H	H	H	L	H
9	H	L	L	H	H	H	H	H	H	H	H	H	H	L
INVALID	H	L	H	L	H	H	H	H	H	H	H	H	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
I _{CC}	MAX	70	13	mA
V _O (OFF)	MAX	15	15	mA


SWITCHING CHARACTERISTICS

PARAMETER	MAX or MIN	TTL	LS
t _{PLH}	MAX	50	50
t _{PHL}	MAX	50	50

UNIT: ns

10-TO-4 LINE PRIORITY ENCODER

Logic Diagram



FUNCTION TABLE

INPUTS									OUTPUTS			
1	2	3	4	5	6	7	8	9	D	C	B	A
H	H	H	H	H	H	H	H	H	H	H	H	H
X	X	X	X	X	X	X	X	L	L	H	H	L
X	X	X	X	X	X	X	L	H	L	H	H	H
X	X	X	X	X	X	X	L	H	H	L	L	L
X	X	X	X	X	X	L	H	H	H	L	L	H
X	X	X	X	X	L	H	H	H	H	L	L	H
X	X	X	X	L	H	H	H	H	H	L	H	L
X	X	X	L	H	H	H	H	H	H	L	H	H
X	X	L	H	H	H	H	H	H	H	H	L	L
X	L	H	H	H	H	H	H	H	H	H	L	H
L	H	H	H	H	H	H	H	H	H	H	H	L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	70	20	0.08	0.16	0.16	mA
I _{OH}	MAX	-0.8	-0.4	-4	-4	-4	mA
I _{OL}	MAX	16	8	4	4	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT
I _{PLH}	MAX	19	33	48	48	53
I _{PHL}	MAX	19	23	48	48	53

UNIT:ns

8-TO 3-LINE OCTAL PRIORITY ENCODERS

Logic Diagram



FUNCTION TABLE

EI	INPUTS							OUTPUTS					
	0	1	2	3	4	5	6	7	A2	A1	A0	GS	EO
H	X	X	X	X	X	X	X	X	H	H	H	H	H
L	H	H	H	H	H	H	H	H	H	H	H	L	
L	X	X	X	X	X	X	X	L	L	L	L	H	
L	X	X	X	X	X	X	X	L	H	L	L	H	
L	X	X	X	X	X	X	L	H	H	L	H	L	
L	X	X	X	X	X	L	H	H	H	L	H	L	
L	X	X	X	X	L	H	H	H	H	L	H	L	
L	X	X	X	L	H	H	H	H	H	L	L	H	
L	X	X	L	H	H	H	H	H	H	L	H	L	
L	X	L	H	H	H	H	H	H	H	L	H	L	
L	L	H	H	H	H	H	H	H	H	H	L	H	
L	L	H	H	H	H	H	H	H	H	H	H	L	

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	UNIT
I_{OC}	MAX	60	20	0.08	mA
I_{OL}	MAX	16	8	4	mA
I_{OH}	MAX	-0.8	-0.4	-4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	WAVEFORM	MAX or MIN	TTL	LS	SN74 HC
t_{PLH}	1 to 7	A0, A1 or A2	In-phase output	MAX	15	18	45
					14	25	45
t_{PHL}	1 to 7	A0, A1 or A2	Out-of-phase output	MAX	19	36	45
					19	29	45
t_{PLH}	0 to 7	EO	Out-of-phase output	MAX	10	18	38
					25	40	38
t_{PHL}	0 to 7	GS	In-phase output	MAX	30	55	48
					25	21	48
t_{PLH}	E1	A0, A1 or A2	In-phase output	MAX	15	25	49
					15	25	49
t_{PLH}	E1	GS	In-phase output	MAX	12	17	36
					15	36	36
t_{PLH}	E1	EO	In-phase output	MAX	15	21	41
					30	35	41

UNIT: ns

1-OF-16 DATA SELECTOR

Logic Diagram



FUNCTION TABLE

INPUTS				STROBE G	OUTPUT W
SELECT	C	B	A		
X	X	X	X	H	H
L	L	L	L	L	E0
L	L	L	H	L	E1
L	L	H	L	L	E2
L	L	H	H	L	E3
L	H	L	L	L	E4
L	H	L	H	L	E5
L	H	H	L	L	E6
L	H	H	H	L	E7
H	L	L	L	L	E8
H	L	L	H	L	E9
H	L	H	L	L	E10
H	L	H	H	L	E11
H	H	L	L	L	E12
H	H	L	H	L	E13
H	H	H	L	L	E14
H	H	H	H	L	E15

NOTES:

H = High Level, L = Low Level, X = irrelevant

E0, E1 ... E15 = the complement of the level of the respective E input

D0, D1 ... D7 = the level of the D respective input

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
Icc	MAX	48	mA
IoH	MAX	-0.8	mA
IoL	MAX	16	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
t _{PLH}	A, B, C or D	W	MAX	35
t _{PLH}				33
t _{PLH}	Strobe G	W	MAX	24
t _{PLH}				30
t _{PLH}	E0 thru E15 or E0 thru D7	W	MAX	14
t _{PLH}				20

UNIT:ns

8-TO-1 LINE DATA SELECTORS/MULTIPLEXERS

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUTS	
SELECT	C	B A	G	Y W
X	X	X	H	L H
L	L	L	L	D0 D0
L	L	H	L	D1 D1
L	H	L	L	D2 D2
L	H	H	L	D3 D3
H	L	L	L	D4 D4
H	L	H	L	D5 D5
H	H	L	L	D6 D6
H	H	H	L	D7 D7

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	UNIT
I _{CC}	MAX	48	10	70	12	30	21	0.08	0.16	0.16	0.16	0.16	mA
I _{OH}	MAX	-0.8	-0.4	-1	-2.6	-15	-1	-6	-4	-4	-24	-24	mA
I _{OL}	MAX	16	8	20	24	48	24	6	4	4	24	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT
I _{PLH}	A, B or C	Y	MAX	38	43	18	18	14.5	12	63	56	62
I _{PHL}				38	30	18	24	15	9	63	56	62
I _{PLH}	A, B or C	W (CD74: \bar{Y})	MAX	26	23	15	24	12	9.5	63	62	65
I _{PHL}				30	32	13.5	23	12	7.5	63	62	65
I _{PLH}	D0 to D7	Y	MAX	20	32	16.5	10	10.5	7.5	49	51	57
I _{PHL}				27	26	18	15	11	7.5	49	51	57
I _{PLH}	D0 to D7	W (CD74: \bar{Y})	MAX	14	21	13	15	6.5	7	49	56	54
I _{PHL}				14	20	12	15	4.5	5	49	56	54
I _{PLH}	\bar{G}	Y	MAX	33	42	12	18	14	10.5	32	42	44
I _{PHL}				33	32	12	19	11	7.5	32	42	44
I _{PLH}	\bar{G}	W (CD74: \bar{Y})	MAX	21	24	7	19	6	7	32	44	54
I _{PHL}				23	30	7	23	10	6	32	44	54

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 AC	CD74 ACT
I _{PLH}	A, B or C	Y	MAX	18.2	20.2
I _{PHL}				18.2	20.2
I _{PLH}	A, B or C	W (CD74: \bar{Y})	MAX	19.6	21.6
I _{PHL}				19.6	21.6
I _{PLH}	D0 to D7	Y	MAX	13.5	15.5
I _{PHL}				13.5	15.5
I _{PLH}	D0 to D7	W (CD74: \bar{Y})	MAX	14.9	16.9
I _{PHL}				14.9	16.9
I _{PLH}	\bar{G}	Y	MAX	12.2	12.1
I _{PHL}				12.2	12.1
I _{PLH}	\bar{G}	W (CD74: \bar{Y})	MAX	13.5	13.5
I _{PHL}				13.5	13.5

UNIT: ns

DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS



FUNCTION TABLE

SELECT INPUTS		DATA INPUTS			STROBE	OUTPUTS	
B	A	C0	C1	C2	C3	G	Y
X	X	X	X	X	X	H	L
L	L	X	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	UNIT
I _{CC}	MAX	60	10	70	14	33	20	0.08	0.16	0.16	0.16	0.16	mA
I _{OH}	MAX	-0.8	-0.4	-1	-2.6	-15	-1	-6	-4	-4	-24	-24	mA
IOI	MAX	16	8	20	24	48	20	6	4	4	24	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT
I _{PLH}	DATA	Y	MAX	18	15	9	10	7	8	35	44	51	13.3	18
			MAX	23	26	9	15	8	7.5	35	44	51	13.3	18
I _{PHL}	SELECT	Y	MAX	34	29	18	21	12.5	12	38	48	51	20	22
			MAX	34	38	18	21	11	10.5	38	48	51	20	22
I _{PLH}	STROBE	Y	MAX	30	24	15	18	11.5	10.5	24	36	41	11.8	12.6
			MAX	23	32	13.5	18	9	8	24	36	41	11.8	12.6

UNIT: ns

4-LINE TO 16-LINE DECODER/DEMULTIPLEXER

Logic Diagram



FUNCTION TABLE

INPUTS					OUTPUTS																
G1	G2	D	C	B	A	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
L	L	H	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
L	L	L	L	H	L	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	
L	L	L	L	H	L	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	
L	L	L	L	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	
L	L	L	L	H	L	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	
L	L	L	L	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	
L	L	L	L	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	
L	L	L	L	H	L	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	
L	L	L	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	
L	L	L	L	H	L	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	
L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	
L	L	L	L	H	L	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	
L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	
L	L	L	L	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	
H	H	X	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	ALS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	56	23	0.08	0.16	0.16	mA
I _{OH}	MAX	-0.8	24	-4	-4	-4	mA
I _{OI}	MAX	16	-0.4	4	4	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	ALS	SN74 HC	CD74 HC	CD74 HCT
I _{PLH}	A, B, C, D	0 to 15 (CD74: Y ₀ to Y ₁₅)	MAX	36	12	45	53	53
I _{PHL}				33	12	45	53	53
I _{PLH}	G ₁ to G ₂	0 to 15 (CD74: Y ₀ to Y ₁₅)	MAX	30	12	45	53	51
I _{PHL}				27	12	45	53	51

UNIT: ns

DECODERS/DEMULTIPLEXERS

- Individual Strobes Simplify Cascading for Decoding or Demultiplexing Larger Words
- Outputs: Totem Pole

Logic Diagram



FUNCTION TABLES

2-LINE TO 4-LINE DECODER OR
1-LINE TO 4-LINE DEMULTIPLEXER

INPUTS			OUTPUTS				
SELECT	STROBE	DATA	1Y0	1Y1	1Y2	1Y3	
B A	1G	1C	X	H H H H			
X X	H	X	H H H H				
L L	L	H	L H H H				
L H	L	H	H L H H				
H L	L	H	H H L H				
H H	L	H	H H H L				
X X	X	L	H H H H				

2-LINE TO 4-LINE DECODER OR
1-LINE TO 4-LINE DEMULTIPLEXER

INPUTS			OUTPUTS				
SELECT	STROBE	DATA	2Y0	2Y1	2Y2	2Y3	
B A	2G	2C	X	H H H H			
X X	H	X	H H H H				
L L	L	L	L H H H				
L H	L	L	H L H H				
H L	L	L	H H L H				
H H	L	L	H H H L				
X X	X	H	H H H H				

3-LINE TO 8-LINE DECODER OR
1-LINE TO 8-LINE DEMULTIPLEXER

INPUTS			OUTPUTS							
SELECT	STROBE or DATA	Gt	(0)	(1)	(2)	(3)	(4)	(5)	(6)	(7)
Ct B A		Gt	2Y0	2Y1	2Y2	2Y3	1Y0	1Y1	1Y2	1Y3
X X X	X	H	H H H H	H H H H	H H H H	H H H H	H H H H	H H H H	H H H H	H H H H
L L L	L	L	L H H H	H H H H	H H H H	H H H H	H H H H	H H H H	H H H H	H H H H
L L H	L	H	H L H H	H H H H	H H H H	H H H H	H H H H	H H H H	H H H H	H H H H
L H L	L	H	H H L H	H H H H	H H H H	H H H H	H H H H	H H H H	H H H H	H H H H
H H L	L	H	H H H L	H H H H	H H H H	H H H H	H H H H	H H H H	H H H H	H H H H
H L L	L	L	H H H H	H H H H	H H H H	H L H H	H H H H	H H H H	H H H H	H H H H
H L H	L	H	H H H H	H H H H	H H H H	H H H H	H H H H	H L H H	H H H H	H H H H
H H L	L	L	H H H H	H H H H	H H H H	H H H H	H H H H	H H H H	L H H H	H H H H
H H H	H	L	H H H H	H H H H	H H H H	H H H H	H H H H	H H H H	H H H H	L H H H

† C = inputs 1C and 2C connected together

‡ Gt = inputs 1G and 2G connected together

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	UNIT
I _{CC}	MAX	40	10	13	mA
I _{OH}	MAX	-0.8	-0.4	-0.4	mA
I _{OL}	MAX	16	8	8	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS
I _{PLH}	A or B	Y	MAX	32	26	14
I _{PHL}				32	30	12
I _{PLH}	1C	Y	MAX	24	27	12
I _{PHL}				30	27	14

UNIT: ns

DECODERS/DEMULTIPLEXERS

- Individual Strobes Simplify Cascading for Decoding or Demultiplexing Larger Words
- Outputs: Open-Collector

Logic Diagram



FUNCTION TABLES

2-LINE TO 4-LINE DECODER OR
1-LINE TO 4-LINE DEMULTIPLEXER

INPUTS			OUTPUTS			
SELECT	STROBE	DATA	1Y0	1Y1	1Y2	1Y3
B	A	1G	1C			
X	X	H	X	H	H	H
L	L	L	H	L	H	H
L	H	L	H	H	L	H
H	L	L	H	H	L	H
H	H	L	H	H	H	L
X	X	X	L	H	H	H

2-LINE TO 4-LINE DECODER OR
1-LINE TO 4-LINE DEMULTIPLEXER

INPUTS			OUTPUTS			
SELECT	STROBE	DATA	2Y0	2Y1	2Y2	2Y3
B	A	2G	2C			
X	X	H	X	H	H	H
L	L	L	L	L	H	H
L	H	L	L	H	L	H
H	L	L	L	H	H	L
H	H	L	L	H	H	L
X	X	X	H	H	H	H

3-LINE TO 8-LINE DECODER OR
1-LINE TO 8-LINE DEMULTIPLEXER

INPUTS			OUTPUTS							
SELECT	STROBE OR DATA	G†	(0)	(1)	(2)	(3)	(4)	(5)	(6)	(7)
C‡	B	A	2Y0	2Y1	2Y2	2Y3	1Y0	1Y1	1Y2	1Y3
X	X	X	H	H	H	H	H	H	H	H
L	L	L	L	H	H	H	H	H	H	H
L	L	H	L	H	H	H	H	H	H	H
L	H	L	L	H	L	H	H	H	H	H
L	H	H	L	H	H	L	H	H	H	H
H	L	L	L	H	H	H	L	H	H	H
H	L	H	L	H	H	H	H	L	H	H
H	H	L	L	H	H	H	H	H	L	H
H	H	H	L	H	H	H	H	H	H	L

† C = inputs 1C and 2C connected together

‡ G = inputs 1G and 2G connected together

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	ALS	UNIT
I _{CC}	MAX	40	10	9	mA
I _{OL}	MAX	16	8	8	mA
V _{OH}	MAX	5.5	5.5	5.5	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS
I _{PLH}	2C 1G or 2G	Y	MAX	23	40	38
I _{PHL}				30	51	22
I _{PLH}	A or B A or B	Y	MAX	34	46	55
I _{PHL}				34	51	25
I _{PLH}	1C 1C	Y	MAX	27	48	50
I _{PHL}				33	48	23

UNIT: ns

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT
STROBE	SELECT	A B	
H	X	X X	L
L	L	L X	L
L	L	H X	H
L	H	X L	L
L	H	X H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	UNIT
I _{CC}	MAX	48	16	78	11	28	23	0.08	0.16	0.08	0.16	mA
I _{OH}	MAX	-0.8	-0.4	-1	-0.4	-2	-1	-6	-4	-6	-4	mA
I _{OL}	MAX	16	8	20	8	20	20	6	4	6	4	mA

PARAMETER	MAX or MIN	CD74 AC	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	UNIT
I _{OC}	MAX	0.16	0.16	0.04	0.02	-	0.02	0.01	mA
I _{OH}	MAX	-24	-24	-8	-8	-6	-12	-24	mA
I _{OL}	MAX	24	24	8	8	6	12	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT
I _{PLH}	DATA	Y	MAX	14	14	7.5	14	6	6.5	32	38	35	38
I _{PHL}				14	14	6.5	12	5.5	7	32	38	35	38
I _{PLH}	STROBE	Y	MAX	20	20	12.5	20	10.5	11	29	41	33	41
I _{PHL}				21	21	12	13	7.5	7	29	41	33	41
I _{PLH}	SELECT	Y	MAX	23	23	15	24	11	11	31	44	40	44
I _{PHL}				27	27	15	17	10	8	31	44	40	44


PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 AC	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V
I _{PLH}	DATA	Y	MAX	8.5	9.5	9.5	9.8	15	9.5	5.2
I _{PHL}				8.5	9.5	9.5	9.8	15	9.5	5.2
I _{PLH}	STROBE	Y	MAX	13.5	13.5	12	12	19.5	12	6.5
I _{PHL}				13.5	13.5	12	12	19.5	12	6.5
I _{PLH}	SELECT	Y	MAX	14.5	14.5	11.5	12	19	11.5	6.8
I _{PHL}				14.5	14.5	11.5	12	19	11.5	6.8

UNIT: ns

QUAD 2-TO-1 LINE DATA SELECTORS/MULTIPLEXERS

- Buffered Inputs and Outputs

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT
STROBE	SELECT	A B	
H	X	X X	H
L	L	L X	H
L	L	H X	L
L	H	X L	H
L	H	X H	L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	UNIT
<i>I_{CC}</i>	MAX	11	81	10	22.5	15	0.08	0.16	0.16	mA
<i>I_{OH}</i>	MAX	-0.4	-1	-0.4	-2	-1	-6	-4	-4	mA
<i>I_{OL}</i>	MAX	8	20	8	20	20	6	4	4	mA

PARAMETER	MAX or MIN	CD74 AC	CD74 ACT	AHC	AHCT	UNIT
<i>I_{CC}</i>	MAX	0.16	0.16	0.04	0.02	mA
<i>I_{OH}</i>	MAX	-24	-24	-8	-8	mA
<i>I_{OL}</i>	MAX	24	24	8	8	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT
<i>t_{PLH}</i>	DATA	Y	MAX	12	8	15	5	7	32	42	42
<i>t_{PHL}</i>				15	6	8	4.5	4.5	32	42	42
<i>t_{PLH}</i>	STROBE	Y	MAX	17	11.5	18	6.5	7	29	48	48
<i>t_{PHL}</i>				24	12	18	10	6.5	29	48	48
<i>t_{PLH}</i>	SELECT	Y	MAX	20	12	18	9.5	9.5	31	45	45
<i>t_{PHL}</i>				24	12	18	10.5	7	31	45	45

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 AC	CD74 ACT	AHC	AHCT
<i>t_{PLH}</i>	DATA	Y	MAX	8	9.2	9.5	9.8
<i>t_{PHL}</i>				8	9.2	9.5	9.8
<i>t_{PLH}</i>	STROBE	Y	MAX	11.9	12.4	12	12
<i>t_{PHL}</i>				11.9	12.4	12	12
<i>t_{PLH}</i>	SELECT	Y	MAX	12.9	13.5	11.5	12
<i>t_{PHL}</i>				12.9	13.5	11.5	12

UNIT: ns

4-TO-16 LINE DECODER/DEMULTIPLEXER

Logic Diagram



FUNCTION TABLE

INPUTS					OUTPUTS																
G1	G2	D	C	B	A	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
L	L	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
L	L	L	L	H	L	H	L	H	H	H	H	H	H	H	H	H	H	H	M	M	
L	L	L	L	H	L	H	H	L	H	M	H	H	H	H	H	H	H	M	M	M	
L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
L	L	L	H	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
L	L	L	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
L	L	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
H	L	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
H	H	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
I _{OC}	MAX	56	mA
I _{OL}	MAX	16	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
I _{PLH}	INPUT	ANY	MAX	36
				36
I _{PHL}	STROBE	ANY	MAX	25
				36

UNIT: ns

SYNCHRONOUS 4-BIT BINARY COUNTERS

- Asynchronous Clear Function
- Carry Output for n-Bit Cascading

Logic Diagram



† For simplicity, routing of complementary signals \overline{LD} and \overline{CR} is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	LV 3V	LV 5V	UNIT	
I _{CC}	MAX	101	32	21	53	55	0.08	0.16	0.16	0.08	0.08	-	0.02	mA	
I _{OH}	MAX	-0.8	-0.4	-0.4	-2	-1	4	-4	-4	-4	-24	-24	-6	-12	mA
I _{OL}	MAX	16	8	8	20	20	-4	4	4	24	24	-6	12	mA	

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT
f _{max}			MIN	25	25	40	75	90	25	20	20
t _W	CLOCK		MIN	25	25	-	-	7	20	24	24
	CLEAR		MIN	20	20	15	8	5	20	30	30
t _{SU}	INPUT A, B, C, D		MIN	20	20	15	8	5	38	18	15
	ENABLE, P, T		MIN	20	20	15	8	11.5	43	15	20
	LOAD		MIN	25	20	15	8	11.5	34	18	18
	CLEAR INACTIVE		MIN	20	25	10	8	-	31	20	-
t _H			MIN	0	3	0	0	2	0	3	5
t _{PLH}	CLOCK	RIPPLE CARRY	MAX	35	35	20	16.5	15	54	56	63
t _{PHL}			MAX	35	35	20	12.5	15	54	56	63
t _{PLH}	CLOCK	ANY Q	MAX	25	24	15	7	9.5	51	56	59
t _{PHL}			MAX	29	27	20	13	11	51	56	59
t _{PLH}	ENABLE T	RIPPLE CARRY	MAX	16	14	13	9	8.5	49	36	48
t _{PHL}			MAX	16	14	13	8.5	8.5	49	36	48
t _{PLH}	CLEAR	ANY Q	MAX	38	28	24	13	13	53	63	75
t _{PHL}		RIPPLE CARRY	MAX	-	-	23	12.5	11.5	55	63	75


PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 AC	CD74 ACT	LV 3V	LV 5V
f _{max}			MIN	103	91	50	85
t _W	CLOCK		MIN	4.8	5.4	5	5
	CLEAR		MIN	4.4	5.3	5	5
t _{SU}	INPUT A, B, C, D		MIN	4.4	4.4	6.5	4.5
	ENABLE, P, T		MIN	-	-	9	6
	LOAD		MIN	5.3	5.3	9.5	6
	CLEAR INACTIVE		MIN	-	-	2.5	1.5
t _H			MIN	0	0	1	1
t _{PLH}	CLOCK	RIPPLE CARRY	MAX	15.2	15.2	23.5	14
t _{PHL}			MAX	15.2	15.2	23.5	14
t _{PLH}	CLOCK	ANY Q	MAX	15	15	18.5	11.5
t _{PHL}			MAX	15	15	18.5	11.5
t _{PLH}	ENABLE T	RIPPLE CARRY	MAX	9.4	9.8	18	11.5
t _{PHL}			MAX	9.4	9.8	18	11.5
t _{PLH}	CLEAR	ANY Q	MAX	15	15	19.5	12.5
t _{PHL}		RIPPLE CARRY	MAX	15	15	19	12

UNIT f_{max} : MHz, other : ns

SYNCHRONOUS 4-BIT BINARY COUNTERS

- Synchronous Clear Function
- Carry Output for n-Bit Cascading

Logic Diagram



[†] For simplicity, routing of complementary signals \overline{LD} and \overline{CK} is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	LV 3V	LV 5V	UNIT
I _{CC}	MAX	101	32	160	21	53	55	0.08	0.16	0.16	0.08	0.08	-	0.02	mA
I _{OH}	MAX	-0.8	-0.4	-1	-0.4	-2	-1	4	-4	-4	-4	-24	-6	-12	mA
I _{OL}	MAX	16	8	20	8	20	20	-4	4	4	24	24	-6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC
f _{max}			MIN	25	25	40	40	75	90	25
t _W	CLOCK		MIN	25	25	10	-	-	7	20
	CLEAR		MIN	20	20	10	12.5	6.7	-	-
t _{SU}	INPUT A, B, C, D		MIN	20	20	4	15	8	5	38
	ENABLE, P, T		MIN	20	20	12	15	8	11.5	43
	LOAD		MIN	25	20	14	15	8	11.5	34
	CLEAR		MIN	20	20	14	15	12	-	40
t _H			MIN	0	3	3	0	0	2	0
t _{PLH}			MAX	35	35	25	20	16.5	15	54
t _{PHL}			MAX	35	35	25	20	12.5	15	54
t _{PLH}	CLOCK	ripple carry	MAX	25	24	15	15	7	9.5	51
t _{PHL}			MAX	29	27	15	20	13	11	51
t _{PLH}			MAX	16	14	15	13	9	8.5	49
t _{PHL}	ENABLE T	ripple carry	MAX	16	14	15	13	8.5	8.5	49


PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	LV 3V	LV 5V
f _{max}			MIN	20	20	103	91	50	85
t _W	CLOCK		MIN	24	24	4.8	5.4	5	5
	CLEAR		MIN	-	-	-	-	-	-
t _{SU}	INPUT A, B, C, D		MIN	18	15	4.4	4.4	6.5	4.5
	ENABLE, P, T		MIN	15	20	4.4	5.3	9	6
	LOAD		MIN	18	18	5.3	6.6	9.5	6
	CLEAR		MIN	20	20	5.3	6.6	4	3.5
t _H			MIN	3	5	0	0	1	1
t _{PLH}	CLOCK	ripple carry	MAX	56	63	15.2	15.2	23.5	14
t _{PHL}			MAX	56	63	15.2	15.2	23.5	14
t _{PLH}	CLOCK	any Q	MAX	56	59	15	15	18.5	11.5
t _{PHL}			MAX	56	59	15	15	18.5	11.5
t _{PLH}	ENABLE T	ripple carry	MAX	36	48	9.4	9.8	18	11.5
t _{PHL}			MAX	36	48	9.4	9.8	18	11.5

UNIT f_{max} : MHz, other : ns

8-BIT PARALLEL OUT SERIAL SHIFT REGISTERS

- AND-Gated (Enable/Disable) Serial Inputs
- Fully Buffered Clock and Serial Inputs

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUTS			
CLEAR	CLOCK	A B	Q _A	Q _B	... Q _H	
L	X	X X	L L	L L		
H	L	X X	Q _{A0}	Q _{B0}	Q _{H0}	
H	↑	H H	Q _{An}	Q _{Gn}		
H	↑	L X	L	Q _{An}	Q _{Gn}	
H	↑	X L	L	Q _{An}	Q _{Gn}	

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	LV 3V	LV 5V	UNIT
I _{CC}	MAX	54	27	24	0.08	0.16	0.16	0.16	0.16	-	0.02	mA
I _{OH}	MAX	-0.4	-0.4	-0.4	-4	-4	-4	-24	-24	-6	-12	mA
IOI	MAX	8	8	8	4	4	4	24	24	6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT
fmax			MIN	25	25	50	25	20	18	75	70
t _W	CLR "L"		MIN	20	20	16	25	18	27	4.5	4.5
	CLK "H"		MIN	20	20	10	20	24	27	6.7	7.1
	CLK "L"		MIN	20	20	10	20	24	27	6.7	7.1
t _{SU}	DATA		MIN	15	15	6	25	18	18	2.5	2.5
	CLEAR INACTIVE		MIN	20	20	8	25	18	18	2.5	2.5
t _H			MIN	5	5	2	5	4	4	2.5	3
			MAX	42	36	20	51	42	57	13.9	15.8
t _{PHL}	CLEAR	Q									
t _{PLH}	CLOCK	Q	MAX	30	27	16	44	51	54	12.5	14.9
t _{PHL}				37	32	17	44	51	54	12.5	14.9


PARAMETER	INPUT	OUTPUT	MAX or MIN	LV 3V	LV 5V
fmax			MIN	45	75
t _W	CLR "L"		MIN	5	5
	CLK "H"		MIN	5	5
	CLK "L"		MIN	5	5
t _{SU}	DATA		MIN	6	4.5
	CLEAR INACTIVE		MIN	2.5	2.5
t _H			MIN	0	1
			MAX	18.5	12.5
t _{PLH}	CLEAR	Q			
t _{PHL}	CLOCK	Q	MAX	18.5	12.5
t _{PLH}				18.5	12.5
t _{PHL}				18.5	12.5

UNIT fmax : MHz, other : ns

8-BIT SHIFT REGISTERS

- Complementary Outputs: Serial (Q_H , \bar{Q}_H)
- Direct Overriding Load (Data) Inputs
- Parallel-to-Serial Data Conversion

Logic Diagram



FUNCTION TABLE

SHIFT/ LOAD	CLOCK INHIBIT	INPUTS			INTERNAL PARALLEL	INTERNAL OUTPUTS		OUTPUT Q _H
		CLOCK	SERIAL	A...H		Q _A	Q _B	
L	X	X	X	a...h		a	b	h
H	L	L	X	X	Q _{A0}	Q _{B0}	Q _{H0}	
H	L	↑	H	X	H	Q _{An}	Q _{Gn}	Q _{Gn}
H	L	↑	L	X	L	Q _{An}	Q _{Gn}	Q _{Gn}
H	H	X	X	X	Q _{A0}	Q _{B0}	Q _{H0}	

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
I _{CC}	MAX	63	30	24	0.08	0.16	0.16	-	0.02	mA
I _{OH}	MAX	-0.8	-0.4	-0.4	-4	-4	-4	-6	-12	mA
I _{OL}	MAX	16	8	8	4	4	4	6	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V
<i>f</i> _{max}			MIN	20	25	45	25	20	18	50	85
t _W	CLOCK	High	MIN	25	15	11	20	24	27	7	4
		Low	MIN	25	25	11	20	24	27	7	4
t _{SU}	SH/ LD "L"	High	MIN	15	25	-	-	-	-	-	-
		Low	MIN	15	17	12	20	24	30	9	6
t _H	CLK INH		MIN	30	30	11	25	24	30	5	3.5
	DATA			10	10	10	25	24	30	8.5	5
	SER			20	20	10	10	24	30	6	4
	SH/ LD "H"			45	45	10	20	-	-	6	4
t _H			MIN	0	0	4	5	11	11	0.5	1
t _{PLH}	CLOCK	Q _H or \bar{Q}_H	MAX	24	25	13	38	50	60	21.5	13.5
				31	25	14	38	50	60	21.5	13.5
t _{PLH}	SH/ LD	Q _H or \bar{Q}_H	MAX	31	35	20	38	53	60	22	13.5
				40	35	22	38	53	60	22	13.5
t _{PLH}	H	Q _H	MAX	17	25	13	38	45	53	20	12.5
				36	30	16	38	45	53	20	12.5
t _{PLH}	H	\bar{Q}_H	MAX	27	30	15	38	45	53	20	12.5
				27	25	16	38	45	53	20	12.5

UNIT f_{max} : MHz, other : ns

8-BIT SHIFT REGISTERS

- Synchronous Load
- Direct Overriding Clear
- Parallel-to-Serial Conversion

Logic Diagram



FUNCTION TABLE

CLEAR	SHIFT/ LOAD	INPUTS				INTERNAL OUTPUTS		OUTPUT QH
		CLOCK INHIBIT	CLOCK	SERIAL	PARALLEL A...H	QA	QB	
L	X	X	X	X	X	L	L	L
H	X	L	L	X	X	Q _{A0}	Q _{B0}	Q _{H0}
H	L	L	↑	X	a...h	a	b	h
H	H	L	↑	H	X	H	Q _{An}	Q _{Gn}
H	H	L	↑	L	X	L	Q _{An}	Q _{Gn}
H	X	H	↑	X	X	Q _{A0}	Q _{B0}	Q _{H0}

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	F	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
I _{OC}	MAX	127	32	24	60	0.08	0.16	0.16	-	0.02	mA
I _{OH}	MAX	-0.8	-0.4	-0.4	-1	-4	-4	-4	-6	-12	mA
I _{OL}	MAX	16	8	8	20	4	4	4	6	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	F	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V
fmax			MIN	25	25	45	110	25	20	16	50	85
t _W	CLOCK		MIN	20	20	10	3.5	20	24	30	7	4
	CLEAR			20	25	9	4	25	30	53	7	5
t _{SU}	Mode Control		MIN	30	30	16	4	36	44	45	6	4
	DATA			20	20	7	3	20	24	24	6	4.5
t _H			MIN	0	0	3	0	0	1	0	0	1
t _{PHL}	CLEAR	QH	MAX	35	30	14	9.5	30	48	60	18.5	12
t _{PHL}	CLOCK	QH	MAX	30	25	13	14	38	48	60	21.5	13.5
t _{PLH}				26	20	12	9	38	48	60	21.5	13.5

UNIT fmax : MHz, other : ns

4-BIT UP/DOWN SYNCHRONOUS ONOUS BINARY COUNTERS

- Fully Synchronous Operation for Counting and Programming
- Internal Carry Look-Ahead Circuitry for Fast Counting
- Carry Output for n-Bit Cascading

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	S	ALS	AS	F	UNIT
I _{CC}		MAX	45	160	25	63	52	mA
I _{OL}	RCO	MAX	-0.4	-1	-0.4	-2	-1	mA
	Q	MAX	-1.2	-1	-0.4	-2	-1	mA
I _{OL}	RCO	MAX	8	20	8	20	20	mA
	Q	MAX	24	20	8	20	20	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F
f _{max}			MIN	20	40	40	75	90
I _{PLH}	CLK	RCO	MAX	40	21	20	16.5	17
I _{PLL}				25	28	20	13	12.5
I _{PLH}	CLK	ANY Q	MAX	25	15	15	13	9.5
I _{PLL}				25	15	20	7	13
I _{PLH}	ENT	RCO	MAX	25	12	13	9	7
I _{PLL}				20	25	16	9	9
I _{PLH}	U/D	RCO	MAX	35	15	19	12	12.5
I _{PLL}				25	22	19	13	12

UNIT f_{max} : MHz, other : ns

4-BY-4 REGISTER FILES

- Separate Read/Write Addressing Permits Simultaneous Reading and Writing
- Fast Access Times: Typically 20ns
- Expandable to 1024 Words of 4 Bits

Logic Diagram



WRITE FUNCTION TABLE

WRITE INPUTS			OUTPUTS			
W _B	W _A	̄G _W	0	1	2	3
L	L	L	Q = D	Q ₀	Q ₀	Q ₀
L	H	L	Q ₀	Q = D	Q ₀	Q ₀
H	L	L	Q ₀	Q ₀	Q = D	Q ₀
H	H	L	Q ₀	Q ₀	Q ₀	Q = D
X	X	H	Q ₀	Q ₀	Q ₀	Q ₀

READ FUNCTION TABLE

READ INPUTS			OUTPUTS			
R _B	R _A	̄G _R	Q1	Q2	Q3	Q4
L	L	L	W0B1	W0B2	W0B3	W0B4
L	H	L	W1B1	W1B2	W1B3	W1B4
H	L	L	W2B1	W2B2	W2B3	W2B4
H	H	L	W3B1	W3B2	W3B3	W3B4
X	X	H	H	H	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
I _{CC}	MAX	150	40	mA
V _{OH}	MAX	5.5	5.5	V
I _{OL}	MAX	16	8	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS
f _{max}			MIN		
t _W			MIN	25	25
t _{su}	D		MIN	10	10
	W		MIN	15	15
t _{th}	D		MIN	15	15
	W		MIN	5	5
t _{PLH}	READ ENABLE	Q	MAX	15	30
t _{PLH}			MAX	30	30
t _{PLH}	READ SELECT	Q	MAX	35	40
t _{PLH}			MAX	40	40
t _{PLH}	WRITE ENABLE	Q	MAX	40	45
t _{PLH}			MAX	45	40
t _{PLH}	DATA	Q	MAX	30	45
t _{PLH}			MAX	45	35

UNIT f_{max} : MHz, other : ns

4-BIT D-TYPE REGISTERS

- 3-State Outputs Interface Directly
- Fully Independent Clock Virtually

Logic Diagram



FUNCTION TABLE

		INPUTS		OUTPUT	
CLEAR	CLOCK	DATA G1	ENABLE G2	DATA D	Q
H	X	X	X	X	L
L	L	X	X	X	Q _O
L	↑	H	X	X	Q _O
L	↑	X	H	X	Q _O
L	↑	L	L	L	L
L	↑	L	L	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	72	24	0.08	0.16	0.16	mA
I _{OH}	MAX	-5.2	-2.6	-6	-6	-6	mA
I _{OL}	MAX	16	24	6	6	6	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT
fmax			MIN	25	25	25	20	13
t _W			MIN	20	25	20	24	28
t _{su}	DATA ENABLE		MIN	17	35	25	18	18
	DATA		MIN	10	17	25	18	27
t _h	CLR INACTIVE		MIN	10	10	23	-	-
	DATA ENABLE		MIN	2	0	0	0	0
	DATA		MIN	10	3	0	3	0
t _{PHL}	CLEAR	Q	MAX	27	35	38	53	66
t _{PLH}			MAX	43	25	38	60	60
t _{PHL}	CLOCK	Q	MAX	31	30	38	60	60
t _{PZH}			MAX	30	23	38	45	45
t _{PZL}	ENABLE	Q	MAX	30	27	38	45	45
t _{PHZ}			MAX	14	20	38	45	-
t _{PZL}	DISABLE	Q	MAX	20	17	38	45	-

UNIT fmax : MHz, other : ns

HEX D-TYPE FLIP-FLOPS

- Buffered Clock and Direct Clear Inputs
- Fully Buffered Outputs for Maximum Isolation from External Disturbances

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT
CLEAR	CLOCK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
L	L	X	Q _O

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	65	26	144	19	45	55	0.08	0.16	0.16	mA
I _{OH}	MAX	-0.8	-0.4	-1	-0.4	-2	-1	-4	-4	-4	mA
I _{OL}	MAX	16	8	20	8	20	20	4	4	4	mA

PARAMETER	MAX or MIN	CD74 AC	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	UNIT
I _{CC}	MAX	0.16	0.16	0.04	0.04	-	0.02	mA
I _{OH}	MAX	-24	-24	-8	-8	-6	-12	mA
I _{OL}	MAX	24	24	8	8	6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC
f _{max}			MIN	25	30	75	50	100	80	25	20	17	95
tw	CLR LOW		MIN	20	20	10	10	5	5	20	24	38	4
	CLK HIGH		MIN	20	20	7	10	4	4	20	24	30	5.2
	CLK LOW		MIN	20	20	7	10	6	6	20	24	30	5.2
tsu	DATA INPUT		MIN	20	20	5	10	4	4.5	25	18	24	2
	CLR INACTIVE		MIN	25	25	5	6	6	5	25	-	-	-
			MIN	5	5	3	0	1	1	0	5	5	3
t _{th}			25	-	-	18	-	-	40	45	66	14.5	
			35	35	22	23	14	15	40	45	66	14.5	
t _{PLH}			30	30	12	15	8	9	40	50	60	13.5	
			35	30	17	17	10	11	40	50	60	13.5	

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 ACT	AHC	AHCT	LV 3V	LV 5V
f _{max}			MIN	80	80	65	50	80
tw	CLR LOW		MIN	4	5	5	5	5
	CLK HIGH		MIN	6.2	5	5	5	5
	CLK LOW		MIN	6.2	5	5	5	5
tsu	DATA INPUT		MIN	2	4.5	5	6	4.5
	CLR INACTIVE		MIN	-	2.5	3.5	3	2.5
			MIN	2.5	0.5	0	0	0.5
t _{th}			15.5	-	-	17	11	
			15.5	11	13	17	11	
t _{PLH}			14	10.5	10	16.5	10.5	
			14	10.5	10	16.5	10.5	


UNIT f_{max} : MHz, other : ns

■ OBSOLETE or NOT RECOMMENDED NEW DESIGNS

QUAD D-TYPE FLIP-FLOPS

- Complementary Outputs (Q , \bar{Q})
- Buffered Clock and Direct Clear Inputs
- Asynchronous Clear Function

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUTS	
CLEAR	CLOCK	D	Q \bar{Q}
L	X	X	L H
H	↑	H	H L
H	↑	L	L H
H	L	X	Q_O \bar{Q}_O

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	AC 11	CD74 AC	CD74 ACT	LV 3V	LV 5V	UNIT
I_{CC}	MAX	45	18	96	14	34	34	0.04	0.16	0.16	0.08	0.16	0.16	-	0.02	mA
I_{OH}	MAX	-0.8	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-24	-24	-24	-6	-12	mA
I_{OL}	MAX	16	8	20	8	20	20	4	4	4	24	24	24	6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT
t_{max}			MIN	25	30	75	50	100	100	25	20	16
			20	20	10	10	5	5	5	20	24	30
			MIN	20	20	7	10	4	4	20	24	30
			20	20	7	10	5	5	5	20	24	30
			MIN	20	20	5	10	3	3	25	24	30
			25	25	5	6	6	5	5	25	-	-
t_{th}			MIN	5	5	3	0	1	1	0	5	5
			25	30	15	18	9	9	9	38	53	53
			35	30	22	23	13	13	13	38	53	53
			30	25	12	15	7.5	7.5	7.5	38	53	50
			35	25	17	17	10	9.5	9.5	38	53	50


PARAMETER	INPUT	OUTPUT	MAX or MIN	AC 11	CD74 AC	CD74 ACT	LV 3V	LV 5V
t_{max}			MIN	125	100	114	45	75
			4	4	4	5	5	5
			4	5	5	5	5	5
			4	5	5	5	5	5
			MIN	5.5	2	2	5	4
			5.5	-	-	5	5	5
t_{th}			MIN	0.5	2	2	1	1
			6.8	12.2	13	15.5	9.5	
			9.3	12.2	13	15.5	9.5	
			6.9	12.2	11.5	17	10.5	
			9.3	12.2	11.5	17	10.5	

UNIT t_{max} : MHz, other : ns

ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

- Full Look-Ahead for High-Speed Operations on Long Words
- Input Clamping Diodes Minimize Transmission-Line Effects

Logic Diagram



FUNCTION TABLE (ACTIVE LOW)

SELECTION	M = H LOGIC FUNCTION	ACTIVE-LOW DATA		
		M = L; ARITHMETIC OPERATIONS		
S3	S2	S1	S0	
L	L	L	L	$F = \bar{A}$
L	L	L	H	$F = AB$
L	L	H	L	$F = \bar{A} + B$
L	L	H	H	$F = 1$
L	H	L	L	$F = A + \bar{B}$
L	H	L	H	$F = B$
L	H	H	L	$F = A \oplus B$
L	H	H	H	$F = A + B$
H	L	L	L	$F = \bar{A}$
H	L	L	H	$F = AB$
H	L	H	L	$F = A + \bar{B}$
H	L	H	H	$F = B$
H	H	L	L	$F = A + B$
H	H	L	H	$F = A + B^*$
H	H	H	L	$F = 0$
H	H	H	H	$F = A + B$
L	L	L	L	$F = A - MINUS 1$
L	L	L	H	$F = AB - MINUS 1$
L	L	H	L	$F = \bar{A} - MINUS 1$
L	L	H	H	$F = 1 - (2^8 COMP)$
L	H	L	L	$F = A + B + \bar{B}$
L	H	L	H	$F = AB + A + \bar{B}$
L	H	H	L	$F = A + B + B$
L	H	H	H	$F = A + B + B + \bar{B}$
H	L	L	L	$F = A - PLUS 1$
H	L	L	H	$F = A - PLUS (A + B)$
H	L	H	L	$F = A - PLUS B$
H	L	H	H	$F = AB - PLUS (A + B)$
H	H	L	L	$F = (A + B)$
H	H	L	H	$F = (A + B)^*$
H	H	H	L	$F = A - PLUS A^*$
H	H	H	H	$F = AB - PLUS A$
H	H	H	H	$F = A - PLUS A$
H	H	H	H	$F = A$

FUNCTION TABLE (ACTIVE HIGH)

SELECTION	M = H LOGIC FUNCTION	ACTIVE-HIGH DATA		
		M = L; ARITHMETIC OPERATIONS		
S3	S2	S1	S0	
L	L	L	L	$F = A$
L	L	L	H	$F = A + B$
L	L	H	L	$F = AB$
L	L	H	H	$F = 0$
L	H	L	L	$F = \bar{A}$
L	H	L	H	$F = \bar{AB}$
L	H	H	L	$F = \bar{B}$
L	H	H	H	$F = \bar{B}$
H	L	L	L	$F = A - PLUS 1$
H	L	L	H	$F = A - PLUS (A + B)$
H	L	H	L	$F = A - PLUS B$
H	L	H	H	$F = AB - PLUS (A + B)$
H	H	L	L	$F = (A + B)$
H	H	L	H	$F = (A + B)^*$
H	H	H	L	$F = A - PLUS A^*$
H	H	H	H	$F = AB - PLUS A$
H	H	H	H	$F = A - PLUS A$
H	H	H	H	$F = A$

RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	TTL	LS	S	AS	UNIT
I _{CC}		MAX	150	37	220	200	mA
I _{OH}	All outputs except $A = B$	MAX	-0.8	-0.4	-1	-2	mA
	\bar{G}		-	-	-	-3	mA
I _{OL}	All outputs except \bar{G}	MAX	16	8	20	20	mA
	\bar{G}		16	8	20	48	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	AS
I _{PLH}	C_n	$C_n + 4$	MAX	18	27	10.5	9
				19	20	10.5	9
I _{PHL}	\bar{A}, \bar{B}	$C_n + 4$	MAX	43	38	18.5	12
				41	38	18.5	12
I _{PLH}	C_n	\bar{F}	MAX	19	26	12	9
				18	20	12	9
I _{PHL}	\bar{A}_i, \bar{B}_i	\bar{F}_i	MAX	42	32	16.5	9.5
				32	20	16.5	8

UNIT: ns

LOOK-AHEAD CARRY GENERATORS

Logic Diagram



FUNCTION TABLE

\bar{G} OUTPUTS							\bar{P} OUTPUTS							C_{n+x} OUTPUTS							
INPUTS					OUTPUT		INPUTS					OUTPUT		INPUTS					OUTPUT		
\bar{G}_3	\bar{G}_2	\bar{G}_1	\bar{P}_3	\bar{P}_2	\bar{P}_1	\bar{P}_0	\bar{G}		\bar{P}_3	\bar{P}_2	\bar{P}_1	\bar{P}_0	\bar{P}		\bar{G}_0	\bar{G}_1	\bar{G}_2	C_n	C_{n+x}		
L	X	X	X	X	X	X	L		L	L	L	L	L		L	X	X	X	H		
X	L	X	X	L	X	X	L		L	All other combinations	H		H		X	L	H	H			
X	X	L	X	L	L	X	L		L	All other combinations		L		L		All other combinations		L			
X	X	X	L	L	L	L	H		All other combinations		L		H		L		H		L		

C_{n+y} OUTPUTS							C_{n+z} OUTPUTS								
INPUTS					OUTPUT		INPUTS					OUTPUT			
G_1	G_0	P_1	P_0	C_n	C_{n+y}		\bar{G}_2	\bar{G}_1	\bar{G}_0	\bar{P}_2	\bar{P}_1	\bar{P}_0	C_n	C_{n+z}	
L	X	X	X	X	H		L	X	X	X	X	X	H		
X	L	X	X	X	H		X	L	X	X	X	X	H		
X	X	L	L	H	H		X	X	L	L	X	X	H		
All other combinations					L		X					H			
All other combinations					L		X					L			

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	S	AS	UNIT
I_{CC}	MAX	72	109	36	mA
I_{OH}	MAX	-0.8	-1	-2	mA
I_{OL}	MAX	16	20	20	mA



SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	S	AS
I_{PLH}	C_n	$C_n + X, C_n + Y$ or $C_n + Z$	MAX	10	10	10
				10.5	10.5	9.5
I_{PHL}	P or \bar{G}	$C_n + X, C_n + Y$ or $C_n + Z$	MAX	7	7	10.5
				7	7	6
I_{PLH}	P or \bar{G}	\bar{G}	MAX	7.5	7.5	12
				10.5	10.5	8
I_{PHL}	\bar{P}	\bar{P}	MAX	6.5	6.5	7.5
				10	10	6

UNIT: ns

SYNCHRONOUS UP/DOWN DECADE COUNTER

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	UNIT
I _{CC}	MAX	105	35	22	0.08	0.16	mA
I _{OH}	MAX	-0.8	-0.4	-0.4	-4	-4	mA
I _{OL}	MAX	16	8	8	4	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC
f _{max}			MIN	20	20	25	17	25
t _W	CLK (CP)		MIN	25	25	20	30	20
	LOAD (PL)			35	35	20	30	25
t _{SU}	Data , high or low		MIN	20	20	20	38	15
t _H	Data hold time		MIN	0	5	5	5	2
I _{PHL}	LOAD (PL)	Q	MAX	33	33	30	66	49
I _{PHL}				50	50	30	66	49
I _{PHL}	DATA	Q	MAX	22	32	21	60	44
I _{PHL}				50	40	21	60	44
I _{PHL}	CLK (CP)	<u>R_{CO}</u> (RC)	MAX	20	20	20	30	31
I _{PHL}				24	24	20	30	31
I _{PHL}	CLK (CP)	Q	MAX	24	24	18	48	43
I _{PHL}				36	36	18	48	43
I _{PHL}	CLK (CP)	MAX/MIN (TC)	MAX	42	42	31	63	53
I _{PHL}				52	52	31	63	53
I _{PHL}	D/ <u>U</u> (U/D)	<u>R_{CO}</u> (RC)	MAX	45	45	37	57	38
I _{PHL}				45	45	28	57	38
I _{PHL}	D/ <u>U</u> (U/D)	MAX/ MIN (TC)	MAX	33	33	25	48	41
I _{PHL}				33	33	25	48	41

UNIT f_{max} : MHz other : ns

SYNCHRONOUS UP/DOWN COUNTERS

- Count Enable Control Input
- Ripple Clock Output for Cascading
- Asynchronously Presentable with Load Control

Logic Diagram



RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	105	35	22	0.08	0.16	0.16	mA
I _{OIH}	MAX	-0.8	-0.4	-0.4	-4	-4	-4	mA
I _{OOL}	MAX	16	8	8	4	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	CD74 HCT	
f _{max}			MIN	20	20	30	17	25	25	
t _W	CLK		MIN	25	25	16.5	30	20	20	
	LOAD		MIN	35	35	20	30	25	25	
t _{SU}	DATA		MIN	20	20	20	38	15	15	
t _H	DATA		MIN	0	5	5	5	2	2	
I _{PLH}	LOAD	QA, QB QC, QD	MAX	33	33	30	66	49	50	
I _{PLH}				50	50	30	66	49	50	
I _{PLH}	DATA	QA, QB QC, QD	MAX	22	32	21	60	44	48	
I _{PLH}	A, B, C, D			50	40	21	60	44	48	
I _{PLH}		CLK	RIPPLE CLK	MAX	20	20	20	30	31	34
I _{PLH}				24	24	20	30	31	34	
I _{PLH}		CLK	QA, QB QC, QD	MAX	24	24	18	48	43	44
I _{PLH}				36	36	18	48	43	44	
I _{PLH}		CLK	MAX or MIN	MAX	42	42	31	63	53	53
I _{PLH}				52	52	31	63	53	53	
I _{PLH}	D/̄U	RIPPLE CLK	MAX	45	45	37	57	38	38	
I _{PLH}				45	45	28	57	38	38	
I _{PLH}	D/̄U	MAX or MIN	MAX	33	33	25	48	41	48	
I _{PLH}				33	33	25	48	41	48	

UNIT f_{max} : MHz, other : ns

Logic Diagram



FUNCTION TABLE

CLOCK UP	CLOCK DOWN	RESET	PARALLEL LOAD	FANCTION
↑	H	L	H	Count Up
H	↑	L	H	Count Down
X	X	H	X	Reset
X	X	L	L	Load Preset inputs

NOTE: H = High Voltage Level, L = Low Voltage Level, X = Don't Care, ↑ = Transition from Low to High Level

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	UNIT
I_{CC}	MAX	0.16	mA
I_{OH}	MAX	-4	mA
I_{OL}	MAX	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	
t_{tr}	CPU, CPD		MIN	35	
	\overline{PL}			24	
	MR			30	
t_{tsu}	Pn to \overline{PL}		MIN	24	
	Pn to \overline{PL}		MIN	0	
CPD to CPU, CPD to CPU			24		
t_{PLH}	CPU	\overline{TCU}	MAX	38	
t_{PHL}	CPU	\overline{TCU}	MAX	38	
t_{PLH}	CPD	\overline{TCD}	MAX	38	
t_{PHL}	CPD	\overline{TCD}	MAX	38	
t_{PLH}	CPD	Qn	MAX	65	
t_{PHL}	CPD	Qn	MAX	65	
t_{PLH}	CPD	Qn	MAX	65	
t_{PHL}	CPD	Qn	MAX	65	
t_{PLH}	\overline{PL}	Qn	MAX	66	
t_{PHL}	\overline{PL}	Qn	MAX	66	
t_{PLH}	MR	Qn	MAX	60	

UNIT:ns

SYNCHRONOUS UP/DOWN DUAL CLOCKCOUNTERS

- Parallel Asynchronous Load for Modulo-N Count Lengths
- Asynchronous Clear

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	F	SN74 HC	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	102	34	22	54	0.08	0.16	0.16	mA
I _{OIH}	MAX	-0.4	-0.4	-0.4	-1	-4	-4	-4	mA
I _{OOL}	MAX	16	8	8	20	4	4	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	F	SN74 HC	CD74 HC	CD74 HCT
f _{max}			MIN	25	25	30	85	17	17	15
			MIN	20	20	20	4	30	30	35
			MIN	20	20	20	3.5	28	24	22
			MIN	0	5	5	2.5	5	0	0
I _{PUL}	UP	\bar{C}_O	MAX	26	26	16	9	41	38	41
I _{PHL}				24	24	18	9	41	38	41
I _{PUL}	DOWN	\bar{B}_O	MAX	24	24	16	9	41	38	41
I _{PHL}				24	24	18	9	41	38	41
I _{PUL}	UP or DOWN	ANY Q	MAX	38	38	19	9	63	65	60
I _{PHL}				47	47	17	13	63	65	60
I _{PUL}	LOAD	ANY Q	MAX	40	40	30	11	65	66	69
I _{PHL}				40	40	28	13	65	66	69
I _{PUL}	CLR	ANY Q	MAX	35	35	17	12	60	60	65

UNIT f_{max} : MHz, other : ns

4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

- Direct Overriding Clear
- Parallel-to-Serial, Serial-to-Parallel Conversions
- Left or Right Shifts

Logic Diagram



† I/O ports not shown: Q_B (14) and Q_C (13)

FUNCTION TABLE

CLEAR	MODE S1 S0	INPUTS				OUTPUTS			
		CLOCK	SERIAL	PARALLEL		QA	QB	QC	QD
			LEFT	RIGHT	A	B	C	D	
L	X X	X	X X	X X	X	X	X	L	L L L L
H	X X	L	X X	X X	X	X	X	QAO	QBO QCO QDO
H	H H	↑	X X	X X	a	b	c	d	a b c d
H	L H	↑	X H	X X	X	X	X	H	QAH QBH QCH
H	L L	↑	X L	X X	X	X	X	L	QAL QBL QCL
H	H L	↑	H X	X X	X	X	X	H	QBN QCH QDH
H	L L	X	L X	X X	X	X	X	L	QBN QCH QBL L
				X X	X X	X X	X X		QAO QBO QCO QDO

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	AS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	63	23	135	53	0.1	0.16	0.16	mA
I _{OH}	MAX	-0.8	-0.4	-1	-2	-4	-4	-4	mA
I _{OL}	MAX	16	8	20	20	4	4	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	AS	SN74 HC	CD74 HC	CD74 HCT
fmax			MIN	25	25	70	80	25	20	18
t _W	CLR		MIN	20	20	12	4.5	20	24	24
	CLK 'H'			20	20	7	4	20	24	24
	CLK 'H'		20	20	7	7	20	24	24	
	Mode Control		MIN	30	30	11	9.5	25	24	30
	DATA			20	20	5	4	25	21	21
	CLR INACTIVE		MIN	25	25	9	6	-	-	-
				0	0	3	0.5	0	0	0
t _H	CLEAR	ANY	MAX	30	30	18.5	12	38	42	60
t _{PLH}	CLOCK	ANY	MAX	22	22	12	7	36	53	56
t _{PLH}				26	26	16.5	7	36	53	56

UNIT fmax : MHz, other : ns

4-BIT PARALLEL-ACCESS SHIFT REGISTERS

- Direct Overriding Clear
- Parallel-to-Serial, Serial-to-Parallel Conversions

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUTS								
CLEAR	SHIFT/ LOAD	CLOCK	SERIAL	PARALLEL				Q _A	Q _B	Q _C	Q _D	Q̄ _D
				J	K	A	B	C	D			
L	X	X	X X X X X X			L	L	L	L	H		
H	L	↑	X X a b c d			a	b	c	d	̄d		
H	H	L	X X X X X X			Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}	Q̄ _{D0}		
H	H	↑	L H X X X X X			Q _{A0}	Q _{A0}	Q _{Bn}	Q _{Cn}	Q _{Cn}		
H	H	↑	L L X X X X X			L	Q _{An}	Q _{Bn}	Q _{Cn}	Q _{Cn}		
H	H	↑	H H X X X X X			H	Q _{An}	Q _{Bn}	Q _{Cn}	Q _{Cn}		
H	H	↑	H L X X X X X			Q̄ _{An}	Q _{An}	Q _{Bn}	Q _{Cn}	Q _{Cn}		

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	AS	SN74 HC	CD74 HC	UNIT
I _{CC}	MAX	63	21	109	57	0.1	0.16	mA
I _{OH}	MAX	-0.8	-0.4	-1	-2	-4	-4	mA
I _{OL}	MAX	16	8	20	20	4	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	AS	SN74 HC	CD74 HC
f _{max}			MIN	30	30	70	70	25	20
t _W	CLOCK		MIN	16	16	7	4	20	24
	CLEAR		MIN	12	12	12	7.2	20	24
t _{SU}	Shift / Load		MIN	25	25	11	8	25	30
	Serial & Parallel Data		MIN	20	15	5	3.5	25	30
	Clear Inactive Data		MIN	25	25	9	6	25	30
T _{RELEASE}			MAX	10	20	6	-	-	-
t _H			MIN	0	0	3	1	0	-
t _{PHL}	<u>CLEAR</u>		MAX	30	30	18.5	11.5	38	45
t _{PLH}	CLOCK	QA, QD	MAX	22	22	12	8.5	36	53
t _{PLL}			MAX	26	26	16.5	10.5	36	53

UNIT f_{max} : MHz, other : ns

DUAL MONOSTABLE MULTIVIBRATORS

- Overriding Clear Terminates Outputs Pulse

Logic Diagram

FUNCTION TABLE

INPUTS		OUTPUTS		
CLEAR	A	B	Q	\bar{Q}
L	X	X	L	H
X	H	X	L†	H†
X	X	L	L†	H†
H	L	†	—	—
H	†	H	—	—
†	L	H	—	—

See explanation of function table on page

† These lines of the functional tables assume that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the set up.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
I _{CC}	MAX	80	27	0.16	0.16	0.28	0.65	mA
I _{OH}	MAX	-0.8	-0.4	-4	-4	-6	-12	mA
I _{OL}	MAX	16	8	4	4	6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	CD74 HC	CD74 HCT	LV 3V	LV 5V
t _{PLH}	A (HC, LV: \bar{A})	Q	MAX	70	70	63	63	27.5	16
	B			55	55	63	63	27.5	16
t _{PHL}	A (HC, LV: \bar{A})	\bar{Q}	MAX	80	80	51	51	27.5	16
	B			65	65	51	51	27.5	16
t _{PHL}	Clear	Q	MAX	27	55	48	57	22	13
t _{PLH}		\bar{Q}	MAX	40	65	54	56	22	13

UNIT: ns

3-TO-8 LINE DECODER DEMULTIPLEXER WITH ADDRESS LATCHES



FUNCTION TABLE

INPUTS					OUTPUTS							
LE	OE0	OE1	A2	A1 A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	X	H	X	X X	L	L	L	L	L	L	L	L
X	L	X	X	X X	L	L	L	L	L	L	L	L
L	H	L	L	L L	H	L	L	L	L	L	L	L
L	H	L	L	L H	L	H	L	L	L	L	L	L
L	H	L	L	H L	L	L	H	L	L	L	L	L
L	H	L	L	H H	L	L	H	L	L	L	L	H
L	H	L	H	H H	L	L	L	L	L	L	L	H
H	H	L	X	X X	Depends upon the address previously applied while LE was at a logic low.							

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	SN74	CD74	CD74	UNIT
		HC	HC	HCT	
I _{CC}	MAX	0.08	0.16	0.16	mA
I _{OH}	MAX	-4	-4	-4	mA
I _{OL}	MAX	4	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74	CD74	CD74		
				HC	HC	HCT		
t _{tr}	LE Pulse Width			MIN	20	15		
t _{ru}	An to LE			MIN	19	15		
t _{th}	An to LE			MIN	5	9		
t _{PLH}	An	Y	MAX	48	48	57		
t _{PHL}				48	48	57		
t _{PLH}	OE	Y	MAX	44	44	60		
t _{PHL}				44	44	60		

UNIT:ns

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUTS										
ENABLE	ADDRESS		A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	X	H	X	X	X	L	L	L	L	L	L	L	L
L	X	X	X	X	X	L	L	L	L	L	L	L	L
X	H	X	X	X	X	L	L	L	L	L	L	L	L
H	L	L	L	L	L	H	L	L	L	L	L	L	L
H	L	L	L	L	H	L	H	L	L	L	L	L	L
H	L	L	L	H	L	L	L	H	L	L	L	L	L
H	L	L	L	H	H	L	L	L	H	L	L	L	L
H	L	L	H	H	H	L	L	L	L	H	L	L	L
H	L	L	H	H	H	L	L	L	L	L	H	L	L
H	L	L	H	H	H	L	L	L	L	L	L	L	H

Note: H = High Voltage Level, L = Low Voltage Level, X = Don't Care

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	UNIT
I _{CC}	MAX	0.16	0.16	0.16	0.16	mA
I _{OH}	MAX	-4	-4	-24	-24	mA
I _{OL}	MAX	4	4	24	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT
I _{PLH}	Address	Y	MAX	45	53	15	15
I _{PHL}				45	53	15	15
I _{PLH}	E ₁ , E ₂	Y	MAX	-	-	11.9	11.9
I _{PHL}				-	-	11.9	11.9
I _{PLH}	E ₃	Y	MAX	-	-	16.6	16.6
I _{PHL}				-	-	16.6	16.6

UNIT:ns

OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- PNP Inputs Reduce DC Loading
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	ALS A-1	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVT 3V	UNIT
I _{CCH}	MAX	27	135	11	11	17	29	0.08	0.16	0.08	0.16	31	0.25	0.19	mA
I _{CCL}	MAX	44	150	23	23	75	75	0.08	0.16	0.08	0.16	71	30	5	mA
I _{CCZ}	MAX	50	150	25	25	38	63	0.08	0.16	0.08	0.16	9	0.25	0.19	mA
I _{OH}	MAX	-15	-15	-15	-15	-15	-6	-6	-6	-6	-6	-15	-32	-32	mA
I _{OL}	MAX	24	64	24	48	64	64	6	6	6	6	64	64	64	mA

PARAMETER	MAX or MIN	LVTH 3V	AC 11	SN74 AC	CD74 AC	ACT 11	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	LVCZ 3V	UNIT
I _{CCH}	MAX	0.19	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.1	mA
I _{CCL}	MAX	5	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.1	mA
I _{CCZ}	MAX	0.19	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.1	mA
I _{OH}	MAX	-32	-24	-24	-24	-24	-24	-24	-8	-8	-8	-16	-24	-24	mA
I _{OL}	MAX	64	24	24	24	24	24	24	8	8	8	16	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	ALS A-1	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVT 3V
I _{PLH}	A	Y	MAX	14	7	9	9	6.5	8	25	30	32	33	5.6	4.8	3.8
I _{PLL}				18	7	9	9	6.5	5.7	25	30	32	33	4	4.8	4
I _{PZH}	\overline{G}	Y	MAX	23	10	13	13	6.4	6.1	38	-	44	-	8.8	5.2	4.6
I _{PZL}				30	15	18	18	9	10	38	-	44	-	10.5	6.2	4.4
I _{PHZ}	\overline{G}	Y	MAX	25	9	10	10	5	6.3	38	-	44	-	8.1	6.4	4.4
I _{PLZ}				20	15	12	12	9.5	9.5	38	-	44	-	9.5	5.8	4.3


PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V	AC 11	SN74 AC	CD74 AC	ACT 11	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	LVCZ 3V
I _{PLH}	A	Y	MAX	3.8	8.4	7	7.2	10.6	9.5	8.6	8.5	9.5	12.5	8.5	6.5	6.5
I _{PLL}				4	7.2	6.5	7.2	8.7	8.5	8.6	8.5	9.5	12.5	8.5	6.5	6.5
I _{PZH}	\overline{G}	Y	MAX	4.6	9.2	8	12	12.5	9.5	13.4	10.5	13	16	10.5	8	8
I _{PZL}				4.4	8.7	8.5	12	12.3	10.5	13.4	10.5	13	16	10.5	8	8
I _{PHZ}	\overline{G}	Y	MAX	4.4	6.6	9.5	12	10	10.5	13.4	10.5	13	17	15.5	7	7
I _{PLZ}				4.3	7.7	9.5	12	10.8	10.5	13.4	10.5	13	17	15.5	7	7

UNIT: ns

OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- PNP Inputs Reduce DC Loading

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	SN74 BCT	ABT	LVTH 3V	SN74 AC	UNIT
I _{CCH}	MAX	27	160	18	35	60	0.08	0.16	0.16	43	0.25	0.19	0.04	mA
I _{CCL}	MAX	46	180	26	90	90	0.08	0.16	0.16	85	30	5	0.04	mA
I _{CCZ}	MAX	54	180	30	56	90	0.08	0.16	0.16	10	0.25	0.19	0.04	mA
I _{OH}	MAX	-15	-15	-15	-15	-15	-6	-6	-6	-15	-32	-32	-24	mA
I _{OL}	MAX	24	64	24	64	64	6	6	6	64	64	64	24	mA

PARAMETER	MAX or MIN	SN74 ACT	CD74 ACT	UNIT
I _{CCH}	MAX	0.04	0.16	mA
I _{CCL}	MAX	0.04	0.16	mA
I _{CCZ}	MAX	0.04	0.16	mA
I _{OH}	MAX	-24	-24	mA
I _{OL}	MAX	24	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	SN74 BCT	ABT	LVTH 3V	SN74 AC
I _{PLH}	A	Y	MAX	18	9	11	6.2	6.2	29	33	38	4.9	4.6	3.5	7.5
				18	9	10	6.2	6.5	29	33	38	5.9	4.6	3.4	7.5
I _{PHL}	1G	Y	MAX	23	12	21	9	6.7	38	-	-	8.7	6.8	4.5	9.5
				30	15	21	7.5	8	38	-	-	9.4	6.8	4.4	9.5
I _{PZH}	1G	Y	MAX	25	9	10	6	7	38	-	-	8.1	7.1	4.5	10.5
				20	15	15	9	7	38	-	-	9.9	5.9	4.7	10.5
I _{PZL}	2G	Y	MAX	23	12	21	10.5	6.7	38	-	-	8.7	6.8	4.5	9.5
				30	15	21	8.5	8	38	-	-	9.4	6.8	4.4	9.5
I _{PHZ}	2G	Y	MAX	25	9	10	7	7	38	-	-	8.1	7.1	4.5	10.5
				20	15	15	12	7	38	-	-	9.9	5.9	4.7	10.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 ACT	CD74 ACT
I _{PLH}	A	Y	MAX	9.5	9.6
				8.5	9.6
I _{PHL}	1G	Y	MAX	9.5	13.4
				10.5	13.4
I _{PZH}	1G	Y	MAX	10.5	13.4
				10.5	13.4
I _{PZL}	2G	Y	MAX	9.5	13.4
				10.5	13.4
I _{PZH}	2G	Y	MAX	10.5	13.4
				10.5	13.4
I _{PZL}	2G	Y	MAX	10.5	13.4
				10.5	13.4

UNIT: ns

QUADRUPLE BUS TRANSCEIVERS

- Two-Way Asynchronous Communication Between Data Buses
- PNP Inputs Reduce DC Loading

Logic Diagram

FUNCTION TABLE

INPUTS		OPERATION	
GAB	GBA		
L	L	A to B	
H	H	B to A	
H	L	Isolation	
L	H	Latch A and B (A = B)	

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I _{CH}	MAX	38	25	44	0.08	0.16	0.16	mA
I _{CL}	MAX	50	30	74	0.08	0.16	0.16	mA
I _{CZ}	MAX	54	32	56	0.08	0.16	0.16	mA
I _{OH}	MAX	-15	-15	-	-	-6	-6	mA
I _{OL}	MAX	24	24	64	6	6	6	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	SN74 HC	CD74 HC	CD74 HCT
I _{PH}	A or B	A or B	MAX	18	11	7.5	25	27	33
I _{PHL}	A or B	A or B	MAX	18	11	6.5	25	27	33
I _{PZH}	—	—	MAX	23	20	9	38	45	51
I _{PZL}	GAB	B	MAX	30	20	7.5	38	45	51
I _{PHZ}	—	—	MAX	25	14	6.5	38	45	53
I _{PZL}	—	—	MAX	20	22	9	38	45	53
I _{PZH}	GAB	A	MAX	23	20	10.5	38	45	51
I _{PZL}	GAB	A	MAX	30	20	8.5	38	45	51
I _{PHZ}	GAB	A	MAX	25	14	7	38	45	53
I _{PZL}	—	—	MAX	20	22	11	38	45	53

UNIT: ns

OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- PNP Inputs Reduce DC Loading
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	ALS C-1	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	SN64 BCT	ABT	LVT 3V	LVTH 3V	LVTT	LVTZ 3V	UNIT
I _{CCH}	MAX	27	160	17	17	34	60	0.08	0.16	0.08	0.16	40	40	0.25	0.19	0.19	0.19	0.225	mA
I _{CL}	MAX	46	180	24	24	90	90	0.08	0.16	0.08	0.16	80	80	30	5	5	12	15	mA
I _{CCZ}	MAX	54	180	27	27	54	90	0.08	0.16	0.08	0.16	10	10	0.25	0.19	0.19	0.19	0.225	mA
I _{OH}	MAX	-15	-15	-15	-15	-15	-6	-6	-6	-6	-6	-15	-15	-32	-32	-32	-32	-32	mA
I _{OL}	MAX	24	64	24	48	64	64	6	6	6	6	64	64	64	64	64	64	64	mA

PARAMETER	MAX or MIN	AC 11	SN74 AC	CD74 AC	ACT 11	SN74 ACT	CD74 ACT	AHC	AHCT	LVT 3V	LV 5V	LVC 3V	LVCH 3V	LVC2 3V	ALVC 3V	ALVCH 3V	UNIT
I _{CCH}	MAX	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.01	0.1	0.01	0.01	mA
I _{CL}	MAX	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.01	0.1	0.01	0.01	mA
I _{CCZ}	MAX	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.01	0.1	0.01	0.01	mA
I _{OH}	MAX	-24	-24	-24	-24	-24	-8	-8	-8	-16	-24	-24	-24	-24	-24	-24	mA
I _{OL}	MAX	24	24	24	24	24	24	8	8	8	16	24	24	24	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	ALS C-1	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	SN64 BCT	ABT
I _{PLH}	A	Y	MAX	18	9	10	10	6.2	6.2	29	33	35	38	5	5.3	4.6
I _{PLL}				18	9	10	10	6.2	6.5	29	33	35	38	5.5	6	4.6
I _{PZH}	\bar{G}	Y	MAX	23	12	20	20	9	6.7	38	-	44	-	8.7	9	5.1
I _{PZL}				30	15	20	20	7.5	8	38	-	44	-	8.9	9.4	6.1
I _{PHZ}	\bar{G}	Y	MAX	25	9	10	10	6	7	38	-	44	-	7.7	8	6.6
I _{PZL}				20	15	13	13	9	7	38	-	44	-	8.9	9.8	5.7


PARAMETER	INPUT	OUTPUT	MAX or MIN	LVT 3V	LVTH 3V	LVTT	LVTZ 3V	AC 11	SN74 AC	CD74 AC	ACT 11	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V
I _{PLH}	A	Y	MAX	3.5	3.5	4.1	4.1	7.3	7.5	8.2	9.9	10	9.6	8.5	9.5	13.5
I _{PLL}				3.3	3.3	4.1	4.1	6.9	7.5	8.2	9.2	10	9.6	8.5	9.5	13.5
I _{PZH}	\bar{G}	Y	MAX	4.5	4.5	5.2	5.2	8.5	8	12	12.5	9.5	13.4	10.5	13	16
I _{PZL}				4.4	4.4	5.2	5.2	8.5	8.5	12	11.4	10.5	13.4	10.5	13	16
I _{PHZ}	\bar{G}	Y	MAX	4.4	4.4	5.6	5.6	7.3	9.5	12	10.4	10.5	13.4	10.5	13	18
I _{PZL}				4.4	4.4	5.1	5.1	8.2	9.5	12	11.2	10.5	13.4	10.5	13	18

PARAMETER	INPUT	OUTPUT	MAX or MIN	LV 5V	LVC 3V	LVCH 3V	LVCZ 3V	ALVC 3V	ALVCH 3V
I _{PLH}	A	Y	MAX	8.5	5.9	5.9	5.9	2.8	2.8
I _{PLL}				8.5	5.9	5.9	5.9	2.8	2.8
I _{PZH}	\bar{G}	Y	MAX	10.5	7.6	7.6	7.6	4.5	4.5
I _{PZL}				10.5	7.6	7.6	7.6	4.5	4.5
I _{PHZ}	\bar{G}	Y	MAX	15.5	6.5	5.8	6.5	4.2	4.2
I _{PZL}				15.5	6.5	5.8	6.5	4.2	4.2

UNIT: ns

OCTAL BUS TRANSCEIVERS

- 3-State Outputs Drive Bus Lines Directly
- PNP Inputs Reduce DC Loading on Bus Lines
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)



FUNCTION TABLE

ENABLE G	DIRECTION CONTROL DIR	OPERATION
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	ALS C-1	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	SN64 BCT	ABT	ABTH	LVT 3V	LVTH 3V	LVTR 3V	UNIT
I _{CCH}	MAX	70	45	45	97	90	0.08	0.16	0.08	0.16	57	57	0.25	0.25	0.19	0.19	0.19	mA
I _{CCL}	MAX	90	55	55	143	120	0.08	0.16	0.08	0.16	90	90	30	30	5	5	12	mA
I _{CCZ}	MAX	95	58	58	123	110	0.08	0.16	0.08	0.16	15	15	0.25	0.25	0.19	0.19	0.19	mA
I _{OH} (A port)	MAX	-15	-15	-15	-15	-3	-6	-4	-6	-4	-3	-3	-32	-32	-32	-32	-32	mA
I _{OH} (B port)	MAX	-15	-15	-15	-15	6	-4	-6	-4	-4	-15	-15	-32	-32	-32	-32	-32	mA
I _{OL} (A port)	MAX	24	24	48	64	24	-6	4	6	4	24	24	64	64	64	64	32	mA
I _{OL} (B port)	MAX	24	24	48	64	64	6	4	6	4	64	64	64	64	64	64	32	mA

PARAMETER	MAX or MIN	AC 11	SN74 AC	CD74 AC	ACT 11	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	LVCH 3V	LVCZ 3V	ALVC 3V	ALVCH 3V	UNIT
I _{CCH}	MAX	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.01	0.1	0.01	0.01	mA
I _{CCL}	MAX	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.01	0.1	0.01	0.01	mA
I _{CCZ}	MAX	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.01	0.1	0.01	0.01	mA
I _{OH} (A port)	MAX	-24	-24	-24	-24	-24	-24	-8	-8	-8	-16	-24	-24	-24	-24	-24	mA
I _{OH} (B port)	MAX	-24	-24	-24	-24	-24	-24	-8	-8	-8	-16	-24	-24	-24	-24	-24	mA
I _{OL} (A port)	MAX	24	24	24	24	24	24	8	8	8	16	24	24	24	24	24	mA
I _{OL} (B port)	MAX	24	24	24	24	24	24	8	8	8	16	24	24	24	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	ALS C-1	AS	F	SN74HC	CD74HC	SN74HCT	CD74HCT	SN74BCT	SN64BCT	ABT	ABTH
I _{PLH}	A, B	B, A	MAX	12	10	10	7.5	7	26	33	28	39	7	7	3.6	3.6
I _{PHL}				12	10	10	7	7	26	33	28	39	7	7	3.9	3.9
I _{PZH}	G	A, B	MAX	40	20	20	9	8	58	45	58	48	10.9	10.9	5.6	5.6
I _{PZL}	G	A, B	MAX	40	20	20	8.5	9	58	45	58	48	11.6	11.6	6.2	6.2
I _{PHZ}	G	A, B	MAX	28	10	10	5.5	7.5	50	45	50	45	9.3	9.3	5.9	5.9
I _{PZL}	G	A, B	MAX	25	15	15	9.5	7.5	50	45	50	45	9.1	9.1	4.5	4.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVT 3V	LVT _H 3V	AC 11	SN74AC	CD74AC	ACT 11	SN74ACT	CD74ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V
I _{PLH}	A, B	B, A	MAX	3.5	3.5	9.5	7	8.5	10	8	10	8.5	9.5	13.5	8.5	6.3
I _{PHL}				3.5	3.5	6.9	7	8.5	9.1	9	10	8.5	9.5	13.5	8.5	6.3
I _{PZH}	G	A, B	MAX	5.5	5.5	11.4	9	14	13.2	11	14	12	16	19	12	8.5
I _{PZL}	G	A, B	MAX	5.5	5.5	9.5	9.5	14	12.9	12	14	12	16	19	12	8.5
I _{PHZ}	G	A, B	MAX	5.9	5.9	9.5	10	14	12.9	11	14.4	11	16.5	22	16	7.5
I _{PZL}	G	A, B	MAX	5	5	10.4	10	14	13.9	11	14.4	11	16.5	22	16	7.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVCH 3V	LVCZ 3V	ALVC 3V	ALVCH 3V
I _{PLH}	A, B	B, A	MAX	6.3	6.3	3.4	3.4
I _{PHL}				6.3	6.3	3.4	3.4
I _{PZH}	G	A, B	MAX	8.5	8.5	5.5	5.5
I _{PZL}	G	A, B	MAX	8.5	8.5	5.5	5.5
I _{PHZ}	G	A, B	MAX	7.5	7.5	5.5	5.5
I _{PZL}	G	A, B	MAX	7.5	7.5	5.5	5.5


PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTR 3V
I _{PLH}	A	B	MAX	4.2
	B	A		4.4
I _{PHL}	A	B	MAX	4.6
	B	A		4.1
I _{PZH}	G	B	MAX	5.5
		A		6
I _{PZL}	G	B	MAX	6.6
		A		6.4
I _{PHZ}	G	B	MAX	6.1
		A		5.8
I _{PZL}	G	B	MAX	5.2
		A		5.2

UNIT: ns

BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS WITH RIPPLE BLANKING

- Open-Collector Outputs Drive Indicators Directly
- Lamp-Test Provision
- Leading/Trailing Zero Suppression

Logic Diagram



FUNCTION TABLE

DECIMAL OR FUNCTION	INPUTS					BI/RBO	OUTPUTS						
	LT	RBI	D	C	B	A	a	b	c	d	e	f	g
0	H	H	L	L	L	L	H	ON	ON	ON	ON	ON	ON
1	H	X	L	L	L	H	H	OFF	ON	ON	OFF	OFF	OFF
2	H	X	L	L	H	L	H	ON	ON	OFF	ON	OFF	ON
3	H	X	L	L	H	H	H	ON	ON	ON	OFF	ON	ON
4	H	X	L	H	L	L	H	OFF	ON	ON	OFF	ON	ON
5	H	X	L	H	L	H	H	ON	OFF	ON	ON	OFF	ON
6	H	X	L	H	H	L	H	ON	OFF	ON	ON	ON	ON
7	H	X	L	H	H	H	H	ON	ON	ON	OFF	OFF	ON
8	H	X	H	L	L	L	H	ON	ON	ON	ON	ON	ON
9	H	X	H	L	L	H	H	ON	ON	ON	OFF	ON	ON
10	H	X	H	L	H	L	H	OFF	OFF	ON	ON	OFF	ON
11	H	X	H	L	H	H	H	OFF	ON	ON	OFF	ON	ON
12	H	X	H	H	L	L	H	OFF	ON	OFF	OFF	ON	ON
13	H	X	H	H	L	H	H	ON	OFF	ON	OFF	ON	ON
14	H	X	H	H	H	L	H	OFF	OFF	ON	ON	ON	ON
15	H	X	H	H	H	H	H	OFF	OFF	OFF	ON	OFF	OFF
BI	X	X	X	X	X	X	L	OFF	OFF	OFF	OFF	OFF	OFF
RBI	H	L	L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF
LT	L	X	X	X	X	X	H	ON	ON	ON	ON	ON	ON

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
Icc	MAX	103	13	mA
Vo(off)	a thru g	MAX	15	15
Io(on)		MAX	40	24
IoH	BI/RBO	MAX	-0.2	-0.05
IoL		MAX	8	3.2


UNIT: ns

SWITCHING CHARACTERISTICS

PARAMETER	MAX or MIN	TTL	LS
t _{off}	INPUT A	MIN	100
		100	100
t _{on}	INPUT R _{BI}	MIN	100
		100	100

1-OF-16 DATA SELECTOR/MULTIPLEXER

- 4-Line to 1-Line Multiplexers That Can Select 1-of-16 Data Inputs
- Applications:
 - Boolean Function Generator
 - Parallel-to-Serial Converter
 - Data Source Selector
- Buffered 3-State Bus Driver Inputs Permit Multiplexing From n Lines to One Line
- 3-State Outputs

Logic Diagram

FUNCTION TABLE

G	INPUTS				Ei	W
	A	B	C	D		
L	L	L	L	L	E0	E0
L	H	L	L	L	E1	E1
L	L	H	L	L	E2	E2
L	H	H	L	L	E3	E3
L	L	L	H	L	E4	E4
L	H	L	H	L	E5	E5
L	L	H	H	L	E6	E6
L	H	H	H	L	E7	E7
L	L	L	L	H	E8	E8
L	H	L	L	H	E9	E9
L	L	H	L	H	E10	E10
L	H	H	L	H	E11	E11
L	L	L	H	H	E12	E12
L	H	L	H	H	E13	E13
L	L	H	H	H	E14	E14
L	H	H	H	H	E15	E15
H	X	X	X	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AS	UNIT
I _{CC}	MAX	50	mA
I _{OH}	MAX	-15	mA
I _{OL}	MAX	48	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	AS
I _{PLH}	DATA	—W	MAX	8
I _{PHL}		—W	MAX	7
I _{PLH}	SELECT	—W	MAX	13
I _{PHL}		—W	MAX	10.5
I _{PZH}	—G	—W	MAX	7
I _{PZI}	—G	—W	MAX	9
I _{PZH}	—G	—W	MAX	6
I _{PZI}	—G	—W	MAX	6.5

UNIT: ns

DATA SELECTORS/MULTIPLEXERS

- 3-State Version of '151
- 3-State Outputs Interface Directly with System Bus
- Perform Parallel-to-Serial Conversion
- Complementary Outputs Provide True and Inverted Data

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUTS	
SELECT	STROBE		Y	W
C	B	A	\bar{G}	
X	X	X	H	Z Z
L	L	L	L	D0 D0
L	L	H	L	D1 D1
L	H	L	L	D2 D2
L	H	H	L	D3 D3
H	L	L	L	D4 D4
H	L	H	L	D5 D5
H	H	L	L	D6 D6
H	H	H	L	D7 D7

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	F	SN74 HC	CD74 HC	CD74 HCT	SN74 AC	CD74 AC	UNIT
I _{CC}	MAX	62	12	85	14	24	0.08	0.16	0.16	0.16	0.16	mA
I _{OIH}	MAX	-5.2	-2.6	-6.5	-2.6	-3	-6	-4	-4	-24	-24	mA
I _{OOL}	MAX	16	8	20	24	24	6	4	4	24	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	F	SN74 HC	CD74 HC	CD74 HCT	SN74 AC	CD74 AC
I _{PUL}	A, B, C	Y	MAX	45	45	18	18	9.5	51	74	63	18.2	18.2
I _{PHL}				45	45	19.5	24	7.5	51	74	63	18.2	18.2
I _{PUL}	A, B, C	W (CD74: \bar{Y})	MAX	33	33	15	24	12.5	51	74	63	19.6	19.6
I _{PHL}				33	33	13.5	23	9	51	74	63	19.6	19.6
I _{PUL}	ANY D	Y	MAX	28	28	12	10	7	49	53	53	13.5	13.5
I _{PHL}				28	28	12	15	5	49	53	53	13.5	13.5
I _{PUL}	ANY D	W (CD74: \bar{Y})	MAX	15	15	7	15	8	49	53	53	14.9	14.9
I _{PHL}				15	15	7	15	8	49	53	53	14.9	14.9
I _{PZH}	\bar{G}	Y	MAX	27	45	19.5	15	7	36	42	45	13.5	13.5
I _{PZL}	\bar{G}		MAX	40	40	21	15	6.5	36	42	45	13.5	13.5
I _{PZH}	\bar{G}	W (CD74: \bar{Y})	MAX	27	27	19.5	15	6	36	42	45	13.5	13.5
I _{PZL}	\bar{G}		MAX	40	40	21	15	4.5	36	42	45	13.5	13.5
I _{PZH}	\bar{G}	Y	MAX	8	45	8.5	10	8.5	49	42	45	13.5	13.5
I _{PZL}	\bar{G}		MAX	23	25	14	10	8	49	42	45	13.5	13.5
I _{PZH}	\bar{G}	W (CD74: \bar{Y})	MAX	8	55	8.5	10	5.5	49	42	45	13.5	13.5
I _{PZL}	\bar{G}		MAX	23	25	14	10	4.5	49	42	45	13.5	13.5

UNIT: ns

DUAL DATA SELECTORS/MULTIPLEXERS

- 3-State Version of '153
- Perform Parallel-to-Serial Conversion

Logic Diagram



FUNCTION TABLE

SELECT INPUTS		DATA INPUTS			OUTPUT CONTROL		OUTPUT	
B	A	C0	C1	C2	C3	\bar{G}	Y	
X	X	X	X	X	X	H	Z	
L	L	L	X	X	X	L	L	
L	L	H	X	X	X	L	H	
L	H	X	L	X	X	L	L	
L	H	H	X	H	X	L	H	
H	L	X	X	L	X	L	L	
H	L	X	X	H	X	L	H	
H	H	X	X	X	L	L	L	
H	H	X	X	X	H	L	H	

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	UNIT
I_{CC}	MAX	14	14	33	23	0.08	0.16	0.16	0.16	0.16	mA
I_{OH}	MAX	-2.6	-2.6	-15	-3	-6	-6	-4	-24	-24	mA
I_{OL}	MAX	8	24	48	24	6	6	4	24	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT
t_{PHH}	DATA	Y	MAX	25	10	7.5	8	35	53	57	13.3	18
t_{PHL}				20	14	8	7	35	53	57	13.3	18
t_{PHH}	SELECT	Y	MAX	45	21	13.5	13	38	53	60	20	22
t_{PHL}				32	21	11.5	10	38	53	60	20	22
t_{PZH}	\bar{G}	Y	MAX	28	14	12.5	9	25	33	45	11.5	12.6
t_{PZL}				23	16	11.5	9	25	33	45	11.5	12.6
t_{PHZ}	\bar{G}	Y	MAX	41	10	6	6	38	45	45	11.5	12.6
t_{PZL}				27	14	7	7	38	45	45	11.5	12.6

UNIT: ns

QUAD DATA SELECTORS/MULTIPLEXERS

- 3-State Outputs Interface Directly with System Bus
- Provides Bus Interface from Multiple Sources in High-Performance Systems

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT Y
OUTPUT CONTROL	SELECT	A B	
H	X	X X	Z
L	L	L X	
L	L	H X	H
L	H	X L	L
L	H	X H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	CD74 AC	ACT 11	CD74 ACT	LVC 3V	UNIT
I _{CC}	MAX	19	87	14	31.9	23	0.08	0.16	0.08	0.16	0.08	0.16	0.08	0.16	0.01	mA
I _{OIH}	MAX	-2.6	-6.5	-2.6	-15	-3	-6	-6	-6	-6	-24	-24	-24	-24	-24	mA
I _{OIL}	MAX	24	20	24	48	24	6	6	6	6	24	24	24	24	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	CD74 AC	ACT 11	CD74 ACT	LVC 3V
I _{PULH}	DATA	ANY	MAX	13	7.5	10	5.5	7	25	45	38	50	6.4	9.3	6.9	10.7	4.6
I _{PHL}				15	6.5	12	6	6.5	25	45	38	50	7.2	9.3	8.7	10.7	4.6
I _{PULH}	SELECT	ANY	MAX	21	15	18	11	15	25	53	38	57	7.2	13.4	8.2	15.4	6.4
I _{PHL}				24	15	22	10	9.5	25	53	38	57	7.9	13.4	9.4	15.4	6.4
I _{PZH}	G	Y	MAX	30	19.5	16	7.5	8.5	38	45	38	45	6.5	14.7	7.3	16.1	5.6
I _{PZL}				30	21	18	9.5	8.5	38	45	38	45	8.6	14.7	9.6	16.1	5.6
I _{PHZ}	G	Y	MAX	30	8.5	10	6.5	7	38	45	38	45	7.6	14.7	8.4	16.1	4.3
I _{PZL}				25	14	15	7	7	38	45	38	45	7.6	14.7	8.5	16.1	4.3

UNIT: ns

QUAD DATA SELECTORS/MULTIPLEXERS

- 3-State Outputs Interface Directly with System Bus
- Provides Bus Interface from Multiple Sources in High-Performance Systems

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT
OUTPUT CONTROL	SELECT	A B	
H	X	X X	Z
L	L	L H	H
L	L	H X	L
L	H	X L	H
L	H	X H	L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 ACT	UNIT
I _{CC}	MAX	16	87	13	25.2	23	0.08	0.16	0.16	0.16	mA
I _{OH}	MAX	-2.6	-6.5	-2.6	-15	-3	-6	-6	-6	-24	mA
I _{OL}	MAX	8	20	24	48	24	6	6	6	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 ACT
I _{P_{LH}}	DATA	Y	MAX	12	6	8	5	6	25	24	34	10.7
I _{P_{HL}}				17	6	7	4	5.5	25	24	34	10.7
I _{P_{LH}}	SELECT	Y	MAX	21	12	25	9.5	9.5	29	35	43	15.4
I _{P_{HL}}				24	12	20	10	11	29	35	43	15.4
I _{P_{ZH}}	—	Y	MAX	30	19.5	18	8	8.5	38	35	35	16.1
I _{P_{ZL}}	—			30	21	18	10	8.5	38	35	35	16.1
I _{P_{HZ}}	—	Y	MAX	30	8.5	10	6	7	38	38	38	16.1
I _{P_{LZ}}	—			25	14	18	6.5	7	38	38	38	16.1

UNIT: ns

8-BIT ADDRESSABLE LATCHES

- 8-Bit Parallel-Out Storage Register Performs Serial-to-Parallel Conversion with Storage
- Asynchronous Parallel Clear
- Active-High Decoder
- Enable/Disable Input Simplifies Expansion
- Expandable for n-Bit Applications
- Four Distinct Functional Modes

Logic Diagram



LATCH SELECTION

SELECT INPUTS			LATCH ADDRESSED
C	B	A	
L	L	L	0
L	L	H	1
L	H	L	2
L	H	H	3
H	L	L	4
H	L	H	5
H	H	L	6
H	H	H	7

FUNCTION TABLE

INPUTS		OUTPUT OF ADDRESSED LATCH	EACH OTHER OUTPUT	FUNCTION
CLEAR	G			
	H	L	D	Q10
	H	H	Q10	Q10
	L	L	D	L
	L	H	L	L

Addressable latch
Memory
8-line demultiplexer
Clear

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	90	36	22	0.08	0.16	0.16	mA
I _{OH}	MAX	16	8	8	4	4	4	mA
I _{OL}	MAX	-0.8	-0.4	-0.4	-4	-4	-4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT		OUTPUT		MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	CD74 HCT		
	G	CLR											
t _W					MIN	15	17	15	20	21	27		
						15	10	10	20	21	27		
t _{su}	DATA				MIN	15	20	15	19	24	26		
						5	17	15	19	24	26		
t _h	DATA				MIN	0	0	0	5	0	0		
						20	0	0	5	0	0		
t _{PLH}		CLEAR		Any Q	MAX	25	18	12	38	47	59		
t _{PLH}		DATA		Any Q	MAX	24	30	19	33	56	59		
t _{PLH}						20	20	12	33	56	59		
t _{PLH}		ADDRESS		Any Q	MAX	28	27	22	50	56	61		
t _{PLH}						28	20	12	50	56	61		
t _{PLH}		ENABLE		Any Q	MAX	20	24	20	43	51	57		
t _{PLH}						20	24	13	43	51	57		

UNIT: ns

DUAL 5-INPUT POSITIVE-NOR GATES

● $Y = \overline{A + B + C + D + E}$



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	S	F	UNIT
I_{CC}	MAX	45	9.5	mA
I_{OH}	MAX	-1	-1	mA
I_{OL}	MAX	20	20	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	S	F
t_{PLH}	A, B, C, D, E	Y	MAX	5.5	6.5
t_{PHL}				6	4.5

UNIT: ns

QUAD COMPLEMENTARY-OUTPUT ELEMENTS

- $Y = \bar{A}$, $W = A$
- $Y = AB$, $W = AB$

Logic Diagram

ELEMENTS 1 and 4



ELEMENTS 2 and 3



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
I_{CC}	MAX	34	mA
I_{OH}	MAX	-0.8	mA
I_{OL}	MAX	16	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
$t_{PLH} \Delta$	A or B	Δ	MAX	18
$t_{PHL} Y$	A or B	Y	MAX	18
$t_{PLH} \Delta$	A or B	Δ	MAX	18
$t_{PHL} Y$	A or B	Y	MAX	18
$t_{PLH} \Delta$	A or B	Δ with respect Y	MAX	$\cdot 3$
$t_{PHL} \Delta$	A or B	Δ with respect Y	MAX	$\cdot 3$

UNIT: ns

QUAD 2-INPUT EXCLUSIVE-NOR GATES WITH OPEN-COLLECTOR OUTPUTS

$$\bullet Y = \overline{A} \oplus \overline{B}$$



FUNCTION TABLE

INPUTS	OUTPUT	
A	B	Y
L	L	H
L	H	L
H	L	L
H	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	HC	UNIT
I _{CC}	MAX	13	0.02	mA
V _{DH}	MAX	5.5	V _{CC}	V
I _{OL}	MAX	8	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	SN74 HC
t _{PLH}	A or B Other Input Low	Y	MAX	30	31
t _{PHL}	A or B Other Input Low	Y	MAX	30	25
t _{PLH}	A or B Other Input High	Y	MAX	30	31
t _{PHL}	A or B Other Input High	Y	MAX	30	25

UNIT: ns

OCTAL D-TYPE FLIP-FLOPS

- Contain Eight Flip-Flops with Single-Rail Outputs
- Buffered Clock and Direct-Clear Inputs

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT Q
CLEAR	CLOCK	D	
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q ₀

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	ABT	LVTH 3V	CD74 AC	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	UNIT
I _{CC}	MAX	94	27	29	0.08	0.16	0.08	0.16	30	5	0.16	0.16	0.04	0.04	-	0.02	mA
I _{O(H)}	MAX	-0.8	-0.4	-2.6	-4	-4	-4	-4	-32	-32	-24	-24	-8	-8	-6	-12	mA
I _{O(L)}	MAX	16	8	24	4	4	4	4	64	64	24	24	8	8	6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	ABT	LVTH 3V	CD74 AC	CD74 ACT	AHC
f _{max}			MIN	30	30	35	21	20	16	16	150	150	100	85	70
t _•			MIN	16.5	20	14	20	24	25	30	3.3	3.3	5	6	5
t _{su}	DATA INPUT		MIN	20	20	10	25	18	25	18	2.5	2.3	2	2	4.5
	CLR INACTIVE		MIN	25	25	15	25	-	25	-	2	2.3	-	-	2
t _{th}			MIN	5	5	0	0	3	0	3	1.2	0	2	2	1
I _{PHL}	CLEAR	ANY Q	MAX	27	27	18	40	45	42	48	7.4	4.9	13.5	13.5	12
I _{PHL}			MAX	27	27	12	40	45	42	45	6.5	4.8	13.5	13.5	12.5
I _{PHL}	CLOCK	ANY Q	MAX	27	27	15	40	45	42	45	7.3	4.3	13.5	13.5	12.5


PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	LV 3V	LV 5V
f _{max}			MIN	45	45	70
t _•			MIN	6.5	6.5	5
t _{su}	DATA INPUT		MIN	5	6.5	4.5
	CLR INACTIVE		MIN	2.5	2.5	2
t _{th}			MIN	0	2	1
I _{PHL}	CLEAR	ANY Q	MAX	12.6	19.5	12
I _{PHL}			MAX	9.8	19.5	12.5
I _{PHL}	CLOCK	ANY Q	MAX	11	19.5	12.5

UNIT fmax : MHz, other : ns

QUAD J-K FLIP-FLOPS

- Separate Negative-Edge-Triggered Clocks
- Fully Buffered Outputs

Logic Diagram



FUNCTION TABLE

COMMON INPUTS		INPUTS			OUTPUT
PRESET	CLEAR	CLOCK	J	K	Q
L	H	X	X	X	H
H	L	X	X	X	L
L	L	X	X	X	H†
H	H	↓	L	H	Q ₀
H	H	↓	H	H	H
H	H	↓	L	L	L
H	H	↓	H	L	TOGGLE
H	H	H	X	X	Q ₀

† The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH} . Furthermore, this configuration is nonstable; that is, it will not persist when either PRE or CLR returns to its inactive (high) level.


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
I_{CC}	MAX	81	mA
I_{OH}	MAX	-0.8	mA
I_{OL}	MAX	16	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
f_{max}			MIN	35
			MIN	13.5
			MIN	15
			MIN	3
t_{w}	CLOCK high		MIN	10
	CLOCK low		MIN	10
			MIN	10
t_{su}	J, K		MIN	10
	CLR, PR		MIN	10
			MIN	10
			MIN	10
t_{th}	PRESET	Q	MAX	25
			MAX	30
	CLEAR	Q	MAX	30
			MAX	30
t_{PLH}	CLOC ↓	Q	MAX	30
			MAX	30

UNIT f_{max} : MHz, other : ns

QUAD \bar{S} - \bar{R} LATCHES

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
I _{CC}	MAX	30	7	mA
I _{OH}	MAX	-0.8	-0.4	mA
I _{OL}	MAX	16	8	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS
t _{tr}			MIN	20	20
t _{PLH}	\bar{S}	Q	MAX	22	22
t _{PHL}	\bar{R}		MAX	15	21
t _{PLL}			MAX	27	27

UNIT: ns

9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS

- Generate Either Odd or Even Parity for Nine Data Lines
- Cascadable for n-Bit Parity

Logic Diagram



FUNCTION TABLE

NO. OF INPUTS A-I THAT ARE HIGH	OUTPUTS	
	Σ EVEN	Σ ODD
0, 2, 4, 6, 8	H	L
1, 3, 5, 7, 9	L	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	UNIT
I _{CC}	MAX	27	105	16	35	35	0.08	0.16	0.16	0.16	0.16	mA
I _{OH}	MAX	-0.4	-1	-2.6	-2	-1	-4	-4	-4	-24	-24	mA
I _{OL}	MAX	8	20	24	20	20	4	4	4	24	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT
I _{PLH}	DATA	S EVEN	MAX	50	21	20	12	10	52	60	63	20	21.6
I _{PHL}		S ODD		45	18	20	11	11	52	60	63	20	21.6
I _{PLH}	DATA	S EVEN	MAX	35	21	20	12	10	52	60	68	21	21.6
I _{PHL}		S ODD		50	18	22	11.5	11	52	60	68	21	21.6

UNIT: ns

4-BIT BINARY FULL ADDERS

- Full-Carry Look-Ahead Across the Four Bits

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUTS							
				WHEN C0 = L				WHEN C0 = H			
				WHEN C2 = L				WHEN C2 = H			
A1	B1	A2	B2	$\Sigma 1$	$\Sigma 2$	C2	$\Sigma 1$	$\Sigma 2$	C2		
A3	B3	A4	B4	$\Sigma 3$	$\Sigma 4$	C4	$\Sigma 3$	$\Sigma 4$	C4		
L	L	L	L	L	L	H	L	L	L		
H	L	L	H	L	L	L	H	L	L		
L	H	L	H	L	L	L	H	H	L		
H	H	L	L	H	L	H	H	H	L		
L	L	H	L	H	L	H	H	L	H		
H	L	H	L	H	H	L	L	L	H		
L	H	H	L	H	H	L	H	L	H		
H	H	H	L	L	H	H	L	H	H		
L	L	H	H	L	H	L	L	L	H		
H	L	H	H	H	L	H	H	L	H		
L	H	L	H	L	L	H	H	L	H		
H	H	L	H	L	H	H	L	H	H		
L	L	H	H	H	L	H	H	L	H		
H	L	H	H	H	L	H	L	H	H		
L	H	H	H	H	L	H	L	H	H		
H	H	H	H	H	L	H	H	L	H		
L	H	H	H	H	H	H	H	L	H		
H	H	H	H	H	H	H	H	H	H		

RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	TTL	LS	S	F	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	UNIT
Icc		MAX	110	39	160	55	0.16	0.16	0.16	0.16	mA
Ioh	Any output except C4	MAX	-0.8	-0.4	-1	-1	-4	-4	-24	-24	
	C4	MAX	-0.4	-0.4	-0.5	-1	-4	-4	-24	-24	mA
Iol	Any output except C4	MAX	16	8	20	20	4	4	24	24	
	C4	MAX	8	8	10	20	4	4	24	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	F	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	
t_{PLH}	C0	S	MAX	21	24	18	10.5	69	47	17.6	17.6	
			MAX	21	24	18	10.5	69	47	17.6	17.6	
t_{PHL}	Ai or Bi	Si	MAX	24	24	18	10.5	63	69	18.2	18.2	
			MAX	24	24	18	10.5	63	69	18.2	18.2	
t_{PLH}	C0	C4	MAX	14	17	11	8.5	59	80	17.6	17.6	
			MAX	16	22	11	8	59	80	17.6	17.6	
t_{PHL}	Ai or Bi		MAX	14	17	12	8.5	59	72	17.6	17.6	
			MAX	16	17	12	8	59	72	17.6	17.6	

UNIT: ns

9-BIT PARITY GENERATOR/CHECKER WITH BUS DRIVER PARITY I/O PORT

- Generate Either Odd or Even Parity for Nine Data Lines
- Cascadable for n-Bit Parity
- Direct Bus Connection for Parity Generation or Checking by Using the Parity I/O Port
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



FUNCTION TABLE

NUMBER OF INPUTS (A-I) THAT ARE HIGH	XMIT	PARITY I/O	PARITY ERROR
0, 2, 4, 6, 8	I	H	H
1, 3, 5, 7, 9	I	L	H
0, 2, 4, 6, 8	h	h	H
	h	I	L
1, 3, 5, 7, 9	h	h	L
	h	I	H

h = high input level I = low input level
 H = high output level L = low output level

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AS	AC 11	ACT 11	UNIT
Icc	MAX	50	0.08	0.08	mA
IoH	Parity error	MAX	-2	-24	mA
	Parity I/O	MAX	-15	-24	mA
Iol	Parity error	MAX	20	24	mA
	Parity I/O	MAX	48	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AS	AC 11	ACT 11
tp _{LH}	A to I	Parity I/O	MAX	15	9	10.4
tp _{HL}				14	107	12
tp _{LH}	A to I	Parity error	MAX	16.5	10	11.3
tp _{HL}				16.5	12	12.9
tp _{LH}	Parity I/O	Parity error	MAX	9	6.2	7.7
tp _{HL}				9	7.9	9.1
tp _{ZH}	XMIT	Parity I/O	MAX	13	5.3	7.3
tp _{ZL}				16	8.9	11.4
tp _{HZ}				11.5	6.5	8.5
tp _{LZ}				10	6.3	7.8

UNIT: ns

PROGRAMMABLE FREQUENCY DIVIDER/DIGITAL TIMER

- Digitally Programmable from 2^0 to 2^{31}


- Easily Expandable

- Applications:

 - Frequency Division

 - Digital Timing

Logic Diagram



FUNCTION TABLE

CLEAR	CLK 1	CLK 2	Q OUTPUT MODE
L	X	X	Cleared to L
H	#	L	Count
H	L	#	Count
H	H	X	Inhibit
H	X	H	Inhibit

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LS	UNIT
Icc	MAX	75	mA
IoH (Q only)	MAX	-1.2	V
IoL (Q only)	MAX	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
fmax	CLK		MIN	30
tPLH	CLK	Q	MAX	90
tPHL	CLK	Q	MAX	120
tPLH	CLR	Q	MAX	65

UNIT fmax : MHz, other : ns

Logic Diagram



COUNT SEQUENCE

COUNT	OUTPUTS			
	Q _D	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	H	L
2	L	L	H	H
3	L	L	L	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	H	H
14	H	H	H	L
15	H	H	H	H

 NOTE: Output Q_A is connected to input B.

RESET/COUNT FUNCTION TABLE

RESET INPUTS		OUTPUTS			
R ₀₍₁₎	R ₀₍₂₎	Q _D	Q _C	Q _B	Q _A
H	H	L	L	L	L
L	X	COUNT			
X	L	COUNT			

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
I _{CC}	MAX	39	15	mA
I _{OH}	MAX	-0.8	-0.4	mA
I _{OL}	MAX	16	8	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS
fmax	A	QA	MIN	32	32
		QB	MIN	16	16
t _W	A	A, B	MIN	15	15
				30	30
				15	15
t _{SU}			MIN	25	25
t _{PLH}	A	QA	MAX	16	16
t _{PLL}				18	18
t _{PHL}	A	QB	MAX	70	70
t _{PHL}				70	70
t _{PLH}	B	QB	MAX	16	16
t _{PLH}				21	21
t _{PLH}	B	QC	MAX	32	32
t _{PLH}				35	35
t _{PLH}	B	QD	MAX	51	51
t _{PLH}				51	51

UNIT fmax : Hz, other : ns

PROGRAMMABLE FREQUENCY DIVIDER/DIGITAL TIMER

- Digitally Programmable from 2^2 to 2^{15}


- Easily Expandable

- Applications

 - Frequency Division

 - Digital Timing

Logic Diagram



FUNCTION TABLE

PROGRAMMING INPUTS				FREQUENCY DIVISION			
				Q	DECIMAL	TP	DECIMAL
L	L	L	L	Inhibit	Inhibit	Inhibit	Inhibit
L	L	L	H	Inhibit	Inhibit	Inhibit	Inhibit
L	L	H	L	2^2	4	2^9	512
L	L	H	H	2^3	8	2^9	512
L	H	L	L	2^4	16	2^9	512
L	H	L	H	2^5	32	2^9	512
L	H	H	L	2^6	64	2^9	512
L	H	H	H	2^7	128	Disabled Low	
H	L	L	L	2^8	256	2^{12}	4
H	L	L	H	2^9	512	2^{13}	8
H	L	H	L	2^{10}	1024	2^{14}	16
H	L	H	H	2^{11}	2048	2^{15}	32
H	H	L	L	2^{12}	4096	2^{16}	64
H	H	L	H	2^{13}	8192	2^{17}	128
H	H	H	L	2^{14}	16384	2^{18}	256
H	H	H	H	2^{15}	32768	2^{19}	512

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LS	UNIT
I _{CC}	MAX	50	mA
I _{OH}	MAX	-1.2	V
I _{OL}	MAX	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
f _{max}	CLK		MIN	30
	CLK 1 or 2		MIN	16
	CLR		MIN	35
I _{PLH}	CLK 1 or 2	Q	MAX	90
				120
I _{PHL}	CLR	Q	MAX	65

UNIT f_{max} : MHz, other : ns

DIGITAL PHASE-LOCKED-LOOP FILTERS



FUNCTION TABLES

**K COUNTER FUNCTION TABLE
(DIGITAL CONTROL)**

D	C	B	A	MODULO (K)
L	L	L	L	Inhibited
L	L	L	H	2 ²
L	L	H	L	2 ⁴
L	L	H	H	2 ⁵
L	H	L	L	2 ⁶
L	H	L	H	2 ⁷
L	H	H	L	2 ⁸
L	H	H	H	2 ⁹
H	L	L	L	2 ¹⁰
H	L	L	H	2 ¹¹
H	L	H	L	2 ¹²
H	L	H	H	2 ¹³
H	H	L	L	2 ¹⁴
H	H	L	H	2 ¹⁵
H	H	H	L	2 ¹⁶
H	H	H	H	2 ¹⁷

EXCLUSIVE OR PHASE DETECTOR

φA1	φB	XORPD OUT
L	L	L
L	H	H
H	L	H
H	H	L

EDGE-CONTROLLED PHASE DETECTOR

φA2	φB	ECPD OUT
H or L	↓	H
↓	H or L	L
H or L	↑	No change
↑	H or L	No change

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	CD74 HC	CD74 HCT	CD74 ACT	UNIT
I _{CC}	MAX	120	0.16	0.16	0.08	mA
I _{OH} (I/D OUT)	MAX	-1	-6	-4	-24	mA
I _{OH} (XOR, ECPD)	MAX	-0.4	-6	-4	-24	mA
I _{OL} (I/D OUT)	MAX	24	6	4	24	mA
I _{OL} (XOR, ECPD)	MAX	8	6	4	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT		OUTPUT		MAX or MIN	LS	CD74	CD74	CD74		
	K CLK	I/D OUT	I/D CLK	I/D OUT			HC	HCT	ACT		
fmax	K CLK		I/D OUT		MIN	32	20	20	45		
	I/D CLK					16	13	13	35		
t _W	K CLK		X or OUT		MIN	16	24	24	8		
	I/D CLK					33	38	38	9		
t _{su}	D/Ü		MIN		MIN	30	30	30	17		
	ENCLR					31	30	30	16		
t _{th}	D/Ü		MIN		MIN	0	0	0	7		
	ENCLR					0	0	0	6		
t _{PLH}	I/D CLK			I/D OUT	MAX	25	53	53	24		
	I/D CLK			I/D OUT		35	53	53	24		
t _{PLH}	; A1 or ; B	other input low	X or OUT	X or OUT	MAX	15	45	45	22		
						25	45	45	22		
t _{PLH}	; A1 or ; B	other input low	X or OUT	X or OUT	MAX	25	45	45	22		
						25	45	45	22		
t _{PLH}	; B .		ECPD OUT		MAX	30	60	60	30		
t _{PLH}	; A2 .		ECPD OUT			30	60	60	30		

UNIT fmax : MHz, other : ns

QUAD 2-INPUT MULTIPLEXERS WITH STORAGE

- Outputs Storage Register

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUTS			
WORD SELECT	CLOCK	QA	QB	QC	QD
L	↓	A1	B1	C1	D1
H	↓	A2	B2	C2	D2
X	H	QA ₀	QB ₀	QC ₀	QD ₀

† a1, a2, etc. = the level of steady-state input at A1, A2, etc.
 QA0, QB0, etc. = the level of QA, QB, etc. entered
 on the most recent O transition of CLK

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	AS	SN74 HC	UNIT
I _{CC}	MAX	65	21	36	0.08	mA
I _{OL}	MAX	16	8	20	4	mA
I _{OH}	MAX	-0.8	-0.4	-2	-4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	AS	SN74 HC	
				MIN	20	20	8	
t _{su}	Data		MIN	15	15	4.5	21	
				25	25	13	21	
	Word Select		MIN	5	5	3.5	0	
				0	0	1	0	
t _{th}	Data	CLK	GA to GD	MAX	27	27	9	31
					32	32	11	31

UNIT: ns

8-BIT BIDIRECTIONAL UNIVERSAL SHIFT/STORAGE REGISTERS

- Multiplexed I/O Ports Provide Improved Bit Density

- Four Modes of Operation:

Hold (Store)

Shift Right

Shift Left


Load Data

- Operate with Outputs Enabled or at High Impedance

- 3-State Outputs Drive Bus Lines Directly

- Can Be Cascaded for n-Bit Word Lengths

Logic Diagram



† I/O ports not shown: B/Q_B (13), C/Q_C (6), D/Q_D (14), E/Q_E (5), F/Q_F (15), and G/Q_G (4).

FUNCTION TABLE

MODE	INPUTS							I/O PORTS							OUTPUTS			
	CLR	S1	S0	OE1†	OE2†	CLK	SL	SR	A/Q A	B/Q B	C/Q C	D/Q D	E/Q E	F/Q F	G/Q G	H/Q H	Q A'	Q H'
Clear	L	X	L	L	X	X	X	X	L	L	L	L	L	L	L	L	L	L
	L	L	L	L	X	X	X	X	L	L	L	L	L	L	L	L	L	L
Hold	H	L	L	L	L	X	X	X	Q A0	Q B0	Q C0	Q D0	Q E0	Q F0	Q G0	Q H0	Q A0	Q H0
	H	X	X	L	L	X	X	X	Q A0	Q B0	Q C0	Q D0	Q E0	Q F0	Q G0	Q H0	Q A0	Q H0
Shift Right	H	L	H	L	L	↑	X	H	H	Q An	Q Bn	Q Cn	Q Dn	Q En	Q Fn	Q Gn	H	Q Gn
	H	L	H	L	L	↑	X	L	H	Q An	Q Bn	Q Cn	Q Dn	Q En	Q Fn	Q Gn	L	Q Gn
Shift Left	H	H	L	L	L	↑	H	X	Q Bn	Q Cn	Q Dn	Q En	Q Fn	Q Gn	Q Hn	H	Q Bn	H
	H	H	L	L	L	↑	L	X	Q Bn	Q Cn	Q Dn	Q En	Q Fn	Q Gn	Q Hn	L	Q Bn	L
Load	H	H	H	X	X	↑	X	X	a	b	c	d	e	f	g	h	a	h

NOTE: a, h=the level of the steady-state input at inputs A through H, respectively. This data is loaded into the flip-flops while the flip-flop outputs are isolated from the I/O terminals.

† When one or both output-enable inputs are high, the eight I/O terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	S	ALS	F	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	UNIT
I _{CC}		MAX	53	225	40	95	0.16	0.16	0.16	0.16	mA
I _{OH}	Q _A thru Q _H	MAX	-2.6	-6.5	-2.6	-3	-6	-4	-24	-24	mA
	Q _{A'} or Q _{H'}		-0.4	-0.5	-0.4	-1	-4	-4	-24	-24	
I _{OL}	Q _A thru Q _H	MAX	24	20	24	24	6	4	24	24	mA
	Q _{A'} or Q _{H'}		8	6	8	20	4	4	24	24	

SWITCHING CHARACTERISTICS


PARAMETER		INPUT	OUTPUT	MAX or MIN	LS	S	ALS	F	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT
t _{max}				MIN	20	50	30	70	20	16	95	90
t ₁	CLK high			MIN	30	10	16.5	7	24	30	5.2	5.5
	CLK low			MIN	10	10	16.5	7	24	30	5.2	5.5
	CLR			MIN	20	10	10	7	15	22	5	5
tsu	DATA 'H'			MIN	20	7	16	5.5	36	30	4.5	4.5
	DATA 'L'			MIN	20	5	6	5.5	36	30	4.5	4.5
	SELECT			MIN	35	15	20	8.5	36	41	9	9
	CLR INACTIVE			MIN	20	10	15	7	-	-	-	-
th	DATA			MIN	0	5	0	2	0	0	0	0
	SELECT			MIN	10	5	0	0	0	0	0	0
t _{PHL}		CLK	Q _A or Q _B	MAX	33	20	15	10	60	68	12.9	12.9
t _{PHL}				MAX	39	20	18	9.5	60	68	12.9	12.9
t _{PHL}	CLK	Q _A thru Q _H		MAX	25	21	13	10	60	68	13.5	14.5
t _{PHL}				MAX	39	21	19	12	60	68	13.5	14.5
t _{PHL}	CLR	Q _A or Q _H		MAX	40	21	22	10.5	60	69	11.2	12.2
t _{PHL}				MAX	40	24	22	15	60	69	13.9	18.6
t _{PHZ}	CLR	Q _A thru Q _H		MAX	21	18	16	9	47	48	14.9	14.9
t _{PLZ}	OE1, OE2	Q _A thru Q _H		MAX	30	18	22	11	39	45	14.9	14.9
t _{PHZ}	OE1, OE2	Q _A thru Q _H		MAX	20	12	8	7	56	56	14.9	14.9
t _{PLZ}				MAX	15	12	15	6.5	47	48	14.9	14.9

UNIT fmax : MHz, other : ns

CRYSTAL-CONTROLLED OSCILLATOR

- Crystal-Controlled Oscillator Operation from 1MHz to 20MHz
- Complementary Outputs

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I _{CC}	MAX	75	mA
I _{OH}	F' or \overline{F}'	MAX	-24 mA
	F, \overline{F} , F/2, F/4	MAX	-0.4 mA
I _{OL}	F' or \overline{F}'	MAX	24 mA
	F, \overline{F} , F/2, F/4	MAX	8 mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
f _{max}		F/2	MIN	10
		F/4	MAX	5
		ANY	MIN	20
t _r		F', \overline{F}'	MAX	14
		ANY	MAX	40
t _f		F', \overline{F}'	MAX	10
		ANY	MAX	20

UNIT f_{max} : MHz, other : ns

8-BIT BIDIRECTIONAL SHIFT/STORAGE REGISTERS

- Multiplexed I/O Ports Provide Improved Bit Density

- Four Modes of Operation:

- Hold (Store)

- Shift Right


- Shift Left

- Load Data

- 3-State Outputs Drive Bus Lines Directly

- Can Be Cascaded for n-Bit Word Lengths

Logic Diagram



† I/O ports not shown: B/Q_B (13), C/Q_C (6), D/Q_D (14), E/Q_E (5), F/Q_F (15), and G/Q_G (4).

FUNCTION TABLE

MODE	INPUTS								I/O BORD								OUTPUTS	
	CLR	SELECT		OUTPUT CONTROL		CLK	SEREAL		A/Q _A	B/Q _B	C/Q _C	C/Q _D	C/Q _E	C/Q _F	C/Q _G	H/Q _H	Q _{A'}	Q _{H'}
		S ₁	S ₀	OE1 _T	OE2 _T		SL	SR	X	X	L	L	L	L	L	L	L	L
Clear	L	X	L	L	L	↑	X	X	L	L	L	L	L	L	L	L	L	L
Hold	H	L	L	L	L	X	X	X	Q _{A0}	Q _{A0}	Q _{C0}	Q _{D0}	Q _{E0}	Q _{F0}	Q _{G0}	Q _{H0}	Q _{A0}	Q _{H0}
Shift Right	H	X	X	L	L	↑	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}	Q _{E0}	Q _{F0}	Q _{G0}	Q _{H0}	Q _{A0}	Q _{H0}
Shift Left	H	H	L	L	L	↑	H	X	Q _{Bn}	Q _{Cn}	Q _{Cn}	Q _{Dn}	Q _{En}	Q _{Fn}	Q _{Gn}	H	Q _{Gn}	L
Load	H	H	H	X	X	↑	X	X	a	b	c	d	e	f	g	h	a	h

† a ...h=the level of the steady-state input at inputs A through H, respectively. This data is loaded into the flip-flops while the flip-flop outputs are isolated from the I/O terminals.

RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	ALS	CD74 AC	CD74 ACT	UNIT
I _{CC}		MAX	225	40	0.16	0.16	mA
I _{OH}	Q _{A'} or Q _{H'}	MAX	-0.5	-0.4	-24	-24	mA
	Q _A thru Q _H		-6.5	-2.6	-24	-24	mA
I _{OL}	Q _{A'} or Q _{H'}	MAX	6	8	24	24	mA
	Q _A thru Q _H		20	24	24	24	mA


SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX or MIN	LS	ALS	CD74 AC	CD74 ACT
fmax				MIN	25	17	95	90
t _W	CLK		Q _{A'} or Q _{B'}	MAX	30	16.5	5.2	5.5
	CLR				20	-	5	5
tsu	DATA H			MIN	20	16	4.5	4.5
	DATA L				20	6	4.5	4.5
	SELECT				-	20	9	9
t _H	CLR		Q _A thru Q _H	MIN	-	20	5.5	5.5
	SELECT				-	0	0	0
	DATA				0	0	0	0
t _{PLH}		CLK	Q _{A'} or Q _{B'}	MAX	33	15	12.9	12.9
t _{PLH}					39	18	12.9	12.9
t _{PLH}		CLK	Q _A thru Q _H	MAX	25	13	13.5	14.5
					39	19	13.5	14.5
t _{PZH}		OE1	Q _A thru Q _H	MAX	21	16	14.9	14.9
t _{PZL}					30	22	14.9	14.9
t _{PHZ}		OE1	Q _A thru Q _H	MAX	20	8	14.9	14.9
					15	15	14.9	14.9
t _{PZL}		OE2	Q _A thru Q _H	MAX	21	16	14.9	14.9
t _{PHZ}		OE2	Q _A thru Q _H	MAX	30	22	14.9	14.9
					20	8	14.9	14.9
t _{PZL}		OE2	Q _A thru Q _H	MAX	15	15	14.9	14.9

UNIT fmax : MHz, other : ns

8-LINE TO 3-LINE PRIORITY ENCODER

- 3-State Outputs Drive Bus Lines Directly
- Encodes 8 Data Lines to 3-Line Binary (Octal)

Logic Diagram

FUNCTION TABLE

E1	INPUTS							OUTPUTS					
	0	1	2	3	4	5	6	7	A2	A1	A0	GS	E0
H	X	X	X	X	X	X	X	X	Z	Z	Z	H	H
L	H	H	H	H	H	H	H	H	Z	Z	Z	H	L
L	X	X	X	X	X	X	X	L	L	L	L	L	H
L	X	X	X	X	X	X	X	L	H	L	L	H	L
L	X	X	X	X	X	X	L	H	H	L	H	L	H
L	X	X	X	X	X	X	L	H	H	L	H	L	H
L	X	X	X	X	X	X	L	H	H	H	L	L	H
L	X	X	X	X	X	X	L	H	H	H	L	L	H
L	X	X	X	X	X	X	L	H	H	H	L	L	H
L	X	X	X	X	X	X	L	H	H	H	L	H	L
L	X	L	H	H	H	H	H	H	H	L	H	L	H
L	X	L	H	H	H	H	H	H	H	H	L	L	H
L	L	H	H	H	H	H	H	H	H	H	L	L	H

RECOMMENDED OPERATING CONDITIONS


PARAMETER		MAX or MIN	LS	UNIT
I _{CC}		MAX	25	mA
I _{OH}	A ₀ , A ₁ , A ₂	MAX	-2.6	mA
	E ₀ , E _S	MAX	-0.4	mA
I _{OL}	A ₀ , A ₁ , A ₂	MAX	24	mA
	E ₀ , E _S	MAX	8	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
I _{PLH}	1 to 7	A ₀ , A ₁ , A ₂	MAX	35
			MAX	35
I _{PLH}	0 to 7	E ₀	MAX	18
			MAX	40
I _{PLH}	0 to 7	GS	MAX	55
			MAX	21

UNIT: ns

8-INPUT MULTIPLEXER/REGISTER WITH 3-STATE OUTPUTS



FUNCTION TABLE (SN74)

INPUTS			OUTPUT ENABLES		OUTPUTS	
SELECT†	DC	S0	G1	G2	G3	W Y
X X X	X	X	H	X	X	Z Z
X X X	X	X	X	H	X	Z Z
X X X	X	X	X	X	L	Z Z
L L L	L	L	L	L	H	D0 D0
L L L	L	L	L	L	H	D0n D0n
L L L	H	L	L	H	H	D1 D1
L L H	H	L	L	H	H	D1n D1n
L L H	H	L	L	H	H	D2 D2
L L H	L	L	L	H	H	D2n D2n
L H H	L	L	L	H	H	D3 D3
L H H	H	L	L	H	H	D3n D3n
H L L	L	L	L	H	H	D4 D4
H L L	L	L	L	H	H	D4n D4n
H L H	L	L	L	H	H	D5 D5
H L H	H	L	L	H	H	D5n D5n
H H L	L	L	L	H	H	D6 D6
H H L	H	L	L	H	H	D6n D6n
H H H	L	L	L	H	H	D7 D7
H H H	H	L	L	H	H	D7n D7n

NOTES:

H = High Voltage Level (Steady State), L = Low Voltage Level (Steady State), X = Don't Care, Z = High Impedance State (Off State), D0 ... D7n = the level of steady-state inputs D0 through D7, respectively, before the most recent low-to-high transition of data control.

† This column shows the input address setup with LE low.

TRUTH TABLE

INPUTS			OUTPUTS					
SELECT (NOTE 3)			ENABLE DATA	OUTPUT ENABLES				
S2	S1	S0	E	OE1	OE2	OE3	Y	Y
X	X	X	X	H	X	X	Z	Z
X	X	X	X	X	X	H	Z	Z
X	X	X	X	X	X	X	L	Z
L	L	L	L	L	L	L	H	D0
L	L	L	H	D0n	D0n	D0	D0	D0
L	L	H	L	L	H	D1	D1	D1
L	L	H	L	L	H	D1n	D1n	D1n
L	H	L	L	L	H	D2	D2	D2
L	H	L	L	L	H	D2n	D2n	D2n
L	H	H	L	L	H	D3	D3	D3
L	H	H	L	L	H	D3n	D3n	D3n
H	L	L	L	H	D4	D4	D4	D4
H	L	L	L	H	D4n	D4n	D4n	D4n
H	L	H	L	L	H	D5	D5	D5
H	L	H	L	L	H	D5n	D5n	D5n
H	H	L	L	H	D6	D6	D6	D6
H	H	L	L	H	D6n	D6n	D6n	D6n
H	H	H	L	L	H	D7	D7	D7
H	H	H	L	L	H	D7n	D7n	D7n

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	SN74 HC	CD74 HC	SN74 HCT	UNIT
Icc	MAX	46	0.08	0.16	0.16	mA
IoH	MAX	-2.6	-6	-6	-4	mA
IoL	MAX	24	6	6	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	SN74 HC	CD74 HC	SN74 HCT
I _{OL}			MAX	15	19	15	15
			MAX	15	5	14	14
I _{PLH}	D0 thru D7	Y	MAX	36	59	63	71
			MAX	35	59	63	71
I _{PHL}	D0 thru D7	W (CD74: Ȳ)	MAX	27	59	63	71
			MAX	44	59	63	71
I _{PLH}	DC (CD74: Ē)	Y	MAX	42	68	75	81
			MAX	39	68	75	81
I _{PHL}	DC (CD74: Ē)	W (CD74: Ȳ)	MAX	33	68	75	81
			MAX	50	68	75	81

UNIT: ns

SYNCHRONOUS UP/DOWN DECADE COUNTER

Logic Diagram



FUNCTION TABLE (SN74)

INPUTS			OUTPUT ENABLES		OUTPUTS		
SELECT†	CLK		G1	G2	G3	W	Y
C2	C1	C0	X	X	X	Z	Z
X	X	X	H	X	X	Z	Z
X	X	X	X	H	X	Z	Z
X	X	X	X	X	L	Z	Z
L	L	L	↑	L	L	D0	D0
L	L	L	H or L	L	L	D0n	D0n
L	L	H	↑	L	L	D1	D1
L	L	H	H or L	L	L	D1n	D1n
L	H	L	↑	L	L	D2	D2
L	H	L	H or L	L	L	D2n	D2n
L	H	H	↑	L	L	D3	D3
L	H	H	H or L	L	L	D3n	D3n
H	L	L	↑	L	L	D4	D4
H	L	L	H or L	L	L	D4n	D4n
H	L	H	↑	L	L	D5	D5
H	L	H	H or L	L	L	D5n	D5n
H	H	L	↑	L	L	D6	D6
H	H	L	H or L	L	L	D6n	D6n
H	H	H	↑	L	L	D7	D7
H	H	H	H or L	L	L	D7n	D7n

NOTES:

H = High Voltage Level (Steady State), L = Low Voltage Level (Steady State), ↑ = Transition from Low to High Level, X = Don't Care, Z = High Impedance State (Off State). D0n ... D7n = the level of steady-state inputs D0 through D7, respectively, before the most recent low-to-high transition of data control.

† This column shows the input address setup with LE low.

TRUTH TABLE

INPUTS						OUTPUTS		
SELECT (NOTE 3)			CLOCK	OUTPUT ENABLES		OUTPUTS		
S2	S1	S0	CP	OE1	OE2	OE3	Y	Y
X	X	X	X	H	X	X	Z	Z
X	X	X	X	X	X	X	Z	Z
X	X	X	X	X	X	X	Z	Z
L	L	L	↑	L	L	H	D0	D0
L	L	L	H or L	L	L	H	D0n	D0n
L	L	H	↑	L	L	H	D1	D1
L	L	H	H or L	L	L	H	D1n	D1n
L	H	L	↑	L	L	H	D2	D2
L	H	L	H or L	L	L	H	D2n	D2n
L	H	H	↑	L	L	H	D3	D3
L	H	H	H or L	L	L	H	D3n	D3n
H	L	L	↑	L	L	H	D4	D4
H	L	L	H or L	L	L	H	D4n	D4n
H	L	H	↑	L	L	H	D5	D5
H	L	H	H or L	L	L	H	D5n	D5n
H	H	L	↑	L	L	H	D6	D6
H	H	L	H or L	L	L	H	D6n	D6n
H	H	H	↑	L	L	H	D7	D7
H	H	H	H or L	L	L	H	D7n	D7n

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	SN74 HC	CD74 HCT	UNIT
Icc	MAX	46	0.08	0.16	mA
ioh	MAX	-2.6	-6	-4	mA
iol	MAX	24	6	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	SN74 HC	CD74 HCT
t _{su}	D0 thru D7		MIN	15	19	11
t _{th}	D0 thru D7		MIN	0	5	14
t _{PLH}	CLK	Y	MAX	27	64	77
t _{PHL}				50	64	77
t _{PLH}	CLK	W (CD74 : Y)	MAX	36	64	77
t _{PHL}				27	64	77
t _{PLH}	S0, S1, S2	Y	MAX	45	71	89
t _{PHL}				48	71	89
t _{PLH}	S0, S1, S2	W (CD74 : Y)	MAX	54	71	89
t _{PHL}				45	71	89

UNIT: ns

HEX BUS DRIVERS

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	85	24	0.08	0.16	0.16	mA
I _{OH}	MAX	-5.2	-2.6	-6	-6	-4	mA
I _{OL}	MAX	32	24	6	6	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN		TTL	LS	SN74 HC	CD74 HC	CD74 HCT
			MAX	MIN					
t _{PLH}	A	Y	MAX	16	15	24	32	38	
t _{PHL}			MAX	22	18	24	32	38	
t _{PZH}	G	Y	MAX	35	35	48	45	53	
t _{PZL}			MAX	37	45	48	45	53	
t _{PHZ}	G	Y	MAX	11	32	48	45	53	
t _{PZL}			MAX	27	35	48	45	53	

UNIT: ns

HEX BUS DRIVERS HEX BUFFERS/LINE DRIVERS 3-STATE

Logic Diagram



NOTE: Inverter not included in HC/HCT365.

FIGURE 1. LOGIC DIAGRAM FOR THE HC/HCT365 AND HC366 (OUTPUTS FOR HC/HCT365 ARE COMPLEMENTS OF THOSE SHOWN, i.e., 1Y, 2Y, ETC.)

FUNCTION TABLE

INPUTS			OUTPUT Y
G1	G2	A	
L	L	L	H
L	L	H	L
X	H	X	Z
H	X	X	Z

NOTES:

H = High Voltage Level

L = Low Voltage Level

X = Don't Care

Z = High Impedance (OFF) State

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	UNIT
I _{CC}	MAX	77	21	0.08	160	mA
I _{OH}	MAX	-5.2	-2.6	-6	-6	mA
I _{OL}	MAX	32	24	6	6	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC
t _{PLH}	A	Y (CD74 : \bar{Y})	MAX	17	15	24	33
			MAX	16	18	24	33
t _{PHL}	\bar{G} (CD74 : OE)	Y (CD74 : \bar{Y})	MAX	35	35	48	45
			MAX	37	45	48	45
t _{PZH}	\bar{G} (CD74 : OE)	Y (CD74 : \bar{Y})	MAX	11	32	48	45
			MAX	27	35	48	45

UNIT:ns

HEX BUS DRIVERS



RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	AHC	AHCT	LV 3V	LV 5V	UNIT
ICC	MAX	85	24	0.08	0.16	0.16	0.04	0.04	-	0.02	mA
I _{OH}	MAX	-5.2	-2.6	-6	-6	-4	-8	-8	-8	-16	mA
I _{OL}	MAX	32	24	6	6	4	8	8	8	16	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	AHC	AHCT	LV 3V	LV 5V
I _{PLH}	A	Y	MAX	16	16	24	32	38	9	6.5	13.5	9
			MAX	22	22	24	32	38	9	6.5	13.5	9
I _{PHL}	\bar{G}	Y	MAX	35	35	48	45	53	10.5	9.5	16	10.5
			MAX	47	40	48	45	53	10.5	8.5	16	10.5
I _{PZH}	\bar{G}	Y	MAX	11	30	48	45	53	10.5	9.5	15.5	10.5
			MAX	27	35	48	45	53	10.5	8.5	15.5	10.5

UNIT: ns

HEX BUS DRIVERS



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	UNIT
ICC	MAX	77	21	0.08	0.16	0.16	mA
I _{OH}	MAX	-5.2	-2.6	-6	-6	-4	mA
I _{OL}	MAX	32	24	6	6	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT
I _{PLH}	A	Y	MAX	17	15	24	32	45
			MAX	16	18	24	32	45
I _{PHL}	\bar{G}	Y	MAX	35	35	48	45	53
			MAX	37	45	48	45	53
I _{PZH}	\bar{G}	Y	MAX	11	32	48	45	53
			MAX	27	35	48	45	53

UNIT: ns

■ : OBSOLETE or NOT RECOMMENDED NEW DESIGNS


OCTAL D-TYPE LATCHES

- 3-State Bus-Driving True Outputs
- Buffered Control Inputs
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

FUNCTION TABLE

OUTPUT CONTROL	INPUTS		OUTPUT Q
	LE	D	
L	H	H	H
L	H	L	L
L	L	X	Q0
H	X	X	Z

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74HC	CD74HC	SN74HCT	CD74HCT	SN74BCT	ABT	LVTH	UNIT
I _{CC}	MAX	40	190	27	100	55	0.08	0.16	0.08	0.16	60	30	5	mA
I _{OH}	MAX	-2.6	-6.5	-2.6	-15	-3	-6	-6	-6	-6	-15	-32	-32	mA
I _{OL}	MAX	24	20	24	48	24	6	6	6	6	64	64	64	mA

PARAMETER	MAX or MIN	AC 11	SN74AC	CD74AC	ACT 11	SN74ACT	CD74ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVCH 3V	UNIT
I _{CC}	MAX	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.02	mA
I _{OH}	MAX	-24	-24	-24	-24	-24	-24	-8	-8	-8	-16	-24	-24	mA
I _{OL}	MAX	24	24	24	24	24	24	8	8	8	16	24	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74HC	CD74HC	SN74HCT	CD74HCT	SN74BCT	ABT	LVTH	
t _W	High		MIN	15	6	10	4.5	6	20	24	25	24	7.5	3.3	3	
			MIN	15	7.3	-	-	-	-	-	-	-	-	-	-	
	Low		MIN	5	0	10	2	2	13	15	13	20	2	1.9	1.1	
			MIN	20	10	7	3	3	12	5	10	15	5.5	1	1.4	
t _{PLH}	D		MAX	18	12	12	6	8	38	45	44	48	9.3	5.9	3.9	
			MAX	18	12	16	6	6	38	45	44	48	9.5	6.2	3.9	
	LE		MAX	30	14	22	11.5	13	44	53	44	53	9.3	6.6	4.2	
			MAX	30	18	23	7.5	8	44	53	44	53	8.8	7.2	4.2	
t _{PZH}	\overline{OE}		MAX	28	15	18	6.5	12	38	45	44	53	11.8	5.2	4.8	
			MAX	36	18	20	9.5	8.5	38	45	44	53	12	6.7	4.8	
	\overline{OE}		MAX	25	9	10	6.5	7.5	38	45	44	53	7	6.9	4.6	
			MAX	20	12	7	6	38	45	44	53	7.4	6.5	4.5		

PARAMETER	INPUT	OUTPUT	MAX or MIN	AC 11	SN74AC	CD74AC	ACT 11	SN74ACT	CD74ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVCH 3V	
t _W	High		MIN	4	4.5	4	5	8	4	5	6.5	5	5	3.3	3.3	
			MIN	-	-	4	-	-	4	-	-	-	-	-	-	
	Low		MIN	3.5	4.5	2	3.5	8	2	4	1.5	4	2	0.5		
			MIN	2	1	3	3.5	1	3	1	3.5	1	1	1.5	1.2	
t _{PLH}	D		MAX	10.3	10.5	8.5	11.8	11.5	10.4	10.5	10.5	17	10.5	6.8	3.6	
			MAX	8.4	10.5	8.5	10	11.5	10.4	10.5	10.5	17	10.5	6.8	3.6	
	LE		MAX	11.3	10.5	12	13	11.5	12.5	10.5	14.5	16.5	10.5	7.6	3.3	
			MAX	10.2	10.5	12	12.2	11.5	12.5	10.5	14.5	16.5	10.5	7.6	3.3	
t _{PZH}	\overline{OE}		MAX	10.8	9.5	10.5	12.5	10.5	13.5	11.5	13.5	17	11.5	7.7	4.8	
			MAX	9.7	9.5	10.5	12	10.5	13.5	11.5	13.5	17	11.5	7.7	4.8	
	\overline{OE}		MAX	11.1	12.5	11.5	12.2	12.5	12.5	10.5	12	15	10.5	7	4.4	
			MAX	8.7	10	11.5	10.1	10	12.5	10.5	12	15	10.5	7	4.4	

UNIT: fmax : MHz, other : ns

OCTAL D-TYPE FLIP-FLOPS

- Buffered Control Inputs
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)



FUNCTION TABLE

OUTPUT CONTROL	INPUTS		OUTPUT Q
	CLK	D	
L	↑	H	H
L	↑	L	L
L	L	X	Q0
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVTH 3V	UNIT
I _{CC}	MAX	40	160	31	128	86	0.08	0.16	0.08	0.16	60	30	5	mA
I _{OH}	MAX	-2.6	-6.5	-2.6	-15	-3	-6	-6	-6	-6	-15	-32	-32	mA
I _{OL}	MAX	24	20	24	48	24	6	6	6	6	64	64	64	mA

PARAMETER	MAX or MIN	AC 11	SN74 AC	CD74 AC	ACT 11	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVCH 3V	UNIT
I _{CC}	MAX	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.01	mA
I _{OH}	MAX	-24	-24	-24	-24	-24	-24	-8	-8	-8	-16	-24	-24	mA
I _{OL}	MAX	24	24	24	24	24	24	8	8	8	16	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVTH 3V
				MIN	35	75	35	125	70	24	20	25	20	70	150
f _{max}	tw	High		MIN	15	6	14	4	7	20	24	20	24	7	3.3
				MIN	15	7.3	14	3	6	20	24	20	24	-	3.3
tsu				MIN	20	5	10	2	2	25	18	25	18	6.5	1.5
				MIN	0	2	0	2	2	5	5	10	5	0	2.1
t _{th}	tPLH	CLK	Q	MAX	28	15	12	8	10	45	50	45	50	10.6	6.2
				MAX	28	17	16	9	10	45	50	45	50	10	7.1
t _{PHL}	tPZH	OE	Q	MAX	26	15	17	6	12.5	38	45	38	42	12.3	5.2
				MAX	28	18	18	10	8.5	38	45	38	42	12.7	6.7
t _{PZL}	tPHZ	OE	Q	MAX	28	9	10	6	8	38	41	38	45	6.8	6.7
				MAX	20	12	18	6	6.5	38	41	38	45	6.8	6.5


PARAMETER	INPUT	OUTPUT	MAX or MIN	AC 11	SN74 AC	CD74 AC	ACT 11	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVCH 3V
				MIN	95	100	12.5	55	90	110	75	75	50	75	100
f _{max}	tw	High		MIN	5	4.5	4	9	5	4.5	5	6.5	5.5	5	3.3
				MIN	5	4.5	4	9	5	4.5	5	6.5	5.5	5	3.3
tsu				MIN	2.5	4.5	2	3	5.5	2	3	2.5	4.5	3	2
				MIN	3.5	1.5	2	5.5	1.5	3	2	2.5	2	2	0.5
t _{th}	tPLH	CLK	Q	MAX	10.2	10.5	10.8	12.4	11.5	11.2	11.5	11.5	18.5	11.5	7
				MAX	10.1	10	10.8	13	11	11.2	11.5	11.5	18.5	11.5	7
t _{PHL}	tPZH	OE	Q	MAX	9.1	9.5	14.5	12.3	10.5	14.5	11	12.5	16.5	11	7.5
				MAX	9.4	9.5	14.5	12.3	10.5	14.5	11	12.5	16.5	11	7.5
t _{PZL}	tPHZ	OE	Q	MAX	11.2	12.5	14.5	13.2	12.5	14.5	10	12	16	10	6.5
				MAX	9.2	10	14.5	10.8	10	14.5	10	12	16	10	6.5

UNIT f_{max} : MHz, other : ns

4-BIT BISTABLE LATCHES

- Complementary Outputs (Q , \bar{Q})

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUTS	
D	C	Q	
L	H	L	H
H	H	H	L
X	L	Q_0	\bar{Q}_0

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	SN74 HC	UNIT
I_{CC}	MAX	12	0.04	mA
I_{OH}	MAX	-0.4	-4	mA
I_{OL}	MAX	8	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	SN74 HC
t_{W}			MIN	20	20
t_{SU}			MIN	20	25
t_{H}			MIN	0	5
t_{PLH}	D	Q	MAX	27	30
t_{PHL}			MAX	17	30
t_{PLH}	D	\bar{Q}	MAX	20	30
t_{PHL}			MAX	15	30
t_{PLH}	C	Q	MAX	27	33
t_{PHL}			MAX	25	33
t_{PLH}	C	\bar{Q}	MAX	30	33
t_{PHL}			MAX	15	33

UNIT: ns

OCTAL D-TYPE FLIP-FLOPS

- Individual Data Input to Each Flip-Flop
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUTS	
CLKEN	CLOCK	DATA	Q	\bar{Q}
H	X	X	Q_0	\bar{Q}_0
L	↑	H	H	L
L	↑	L	L	H
X	L	X	Q_0	\bar{Q}_0

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	ABT	AC 11	UNIT
I_{CC}	MAX	28	90	0.08	0.16	0.08	0.16	30	0.08	mA
I_{OH}	MAX	-0.4	-1	-4	-4	-4	-4	-32	-24	mA
I_{OL}	MAX	8	20	4	4	4	4	64	24	mA


SWITCHING CHARACTERISTICS

PARAMETER		INPUT		OUTPUT		MAX or MIN		LS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	ABT	AC 11
fmax						MIN	30	110	20	20	17	16	150	100	
tw						MIN	20	5	25	24	25	30	3.3	5	
tsu	DATA					MIN	20	2	25	18	15	18	2.5	4	
	CLKEN ACTIVE					MIN	25	2.5	25	-	15	-	3	6	
	CLKEN INACTIVE					MIN	10	4.5	25	18	15	18	3	6	
th						MIN	5	1	5	3	3	3	1.8	0	
tPLH		CLK		Q		MAX	27	10	40	53	45	57	6.5	11.3	
tPHL						MAX	27	10.5	40	53	45	57	7.3	12.9	

UNIT fmax : MHz, other : ns

HEX D-TYPE FLIP-FLOPS

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUTS	
\bar{G}	CLOCK	DATA	Q	\bar{Q}
H	X	X	Q_0	\bar{Q}_0
L	↑	H	H	L
L	↑	L	L	H
X	L	X	Q_0	\bar{Q}_0

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	F	SN74 HC	UNIT
I_{CC}	MAX	22	45	0.08	mA
I_{OH}	MAX	-0.4	-1	-4	mA
I_{OL}	MAX	8	20	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	F	SN74 HC
t_{max}				MIN	30	110
t_{W}	CLK H		MIN	20	4	25
	CLK L		MIN	20	6	25
t_{SU}	DATA		MIN	20	5	25
	\bar{G} ACTIVE		MIN	25	3.5	25
t_{H}	\bar{G} INACTIVE		MIN	10	5	25
			MIN	5	0	5
t_{PLH}	CLK	Q	MAX	27	6.7	40
			MAX	27	6.1	40

UNIT t_{max} : MHz, other : ns

DUAL DECADE COUNTERS

- Individual Clock for A and B Flip-Flops Provide Dual $\div 2$ and $\div 5$ Counters
- All Have Direct Clear for Each 4-Bit Counter
- Typical maximum Count Frequency: 35MHz
- Buffered Outputs Reduce Possibility of Collector Commutation

Logic Diagram



FUNCTION TABLE

COUNT	OUTPUTS			
	Q _A	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

BI-QUINARY

COUNT	OUTPUTS			
	Q _A	Q _D	Q _C	Q _B
0	L	L	L	L
1	L	L	H	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	L
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	69	26	0.08	0.16	0.16	mA
I _{OH}	MAX	-0.8	-0.4	-4	-4	-4	mA
I _{OL}	MAX	16	8	4	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL			
				LS	SN74 HC	CD74 HC	CD74 HCT
f _{max}	A	QA	MIN	25	25	25	20
	B	QB	MIN	20	12.5	25	20
t _W	A		MIN	20	20	20	24
	B		MIN	25	40	20	29
CLR H			MIN	20	20	15	20
t _{SU}			MIN	25	25	5	-
t _{PLH}	A	QA	MAX	20	20	30	53
			MAX	20	20	30	60
t _{PLH}	A	QC	MAX	60	60	72	-
			MAX	60	60	72	126
t _{PLH}	B	QB	MAX	21	21	33	56
			MAX	21	21	33	65
t _{PLH}	B	QC	MAX	39	39	46	74
			MAX	39	39	46	83
t _{PLH}	B	QD	MAX	21	21	33	54
			MAX	21	21	33	63
t _{PLH}	CLR	Q	MAX	39	39	41	57
			MAX	39	39	41	63


UNIT f_{max} : MHz, other : ns

DUAL 4-BIT BINARY COUNTERS

- Dual 4-Bit Binary Counter with Individual Clock
- All Have Direct Clear for Each 4-Bit Counter
- Typical maximum Count Frequency: 35MHz
- Buffered Outputs Reduce Possibility of Collector Commutation

FUNCTION TABLE

COUNT	INPUTS			
	Q _D	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
I _{CC}	MAX	64	26	0.08	0.16	0.16	-	0.02	mA
I _{OH}	MAX	-0.8	-0.4	-4	-4	-4	-6	-12	mA
I _{OL}	MAX	16	8	4	4	4	6	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V
f _{max}			MIN	25	25	25	20	18	35	75
			MIN	20	20	20	24	29	5	5
			MIN	25	40	20	24	29	5	5
			MIN	20	20	20	24	24	5	5
			MIN	25	25	5	-	-	5	4
I _{PLH}	A	QA	MAX	20	20	30	59	48	19	12
			MAX	20	20	30	59	48	19	12
I _{PHL}	B	QD	MAX	60	60	72	86	93	26.5	16.5
			MAX	60	60	72	86	93	26.5	16.5
I _{PHL}	CLR	Q	MAX	39	39	41	41	48	18	11.5

UNIT f_{max} : MHz, other : ns

CASCADABLE UNIVERSAL SHIFT REGISTERS

- 3-State Outputs
- Parallel-In, Parallel-Out Registers
- Low Power Dissipation: 75mW Typical (Enable)

Logic Diagram



FUNCTION TABLE

CLEAR	LOAD/SHIFT CONTROL	INPUTS		PARALLEL				3-STATE OUTPUTS				CASCADE OUTPUT QD
		CLOCK	SERIAL	A	B	C	D	QA	QB	QC	QD	
L	X	X	X	X	X	X	X	L	L	L	L	L
H	H	H	X	X	X	X	X	QA ₀	QB ₀	QC ₀	QD ₀	QD ₀
H	H	↓	X	a	b	c	d	a	b	c	d	d
H	L	H	X	X	X	X	X	QA ₀	QB _n	QC _n	QD _n	QD _O
H	L	↓	H	X	X	X	X	H	QA _n	QB _n	QC _n	QC _n
H	L	↓	L	X	X	X	X	L	QA _n	QB _n	QC _n	QC _n

RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	UNIT
I _{CC}		MAX	34	mA
I _{OH}	QA, QB, QC, QD	MAX	-2.6	mA
	QD'	MAX	-0.4	mA
I _{OL}	QA, QB, QC, QD	MAX	24	mA
	QD'	MAX	8	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
f _{max}			MIN	30
t _W			MIN	16
t _{su}	LD/SR		MIN	40
	OTHER		MIN	20
t _{th}			MIN	10
t _{PLH}	CLK	Q	MAX	30
			MAX	30

UNIT f_{max} : MHz, other : ns

QUAD 2-INPUT MULTIPLEXER WITH STORAGE

- Single-Rail Outputs (Q , \bar{Q})
- Select One of Two 4-Bit Data Sources and Stores Data Synchronously with System Clock

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUTS			
WORD SELECT	CLOCK	Q _A	Q _B	Q _C	Q _D
L	↑	A ₁	B ₁	C ₁	D ₁
H	↑	A ₂	B ₂	C ₂	D ₂
X	L	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I _{CC}	MAX	13	mA
I _{OH}	MAX	-0.4	mA
I _{OL}	MAX	8	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
t _W			MIN	20
t _{su}	DATA		MIN	25
			MIN	45
t _h	DATA		MIN	0
			MIN	0
t _{PLH}	CLK	Q	MAX	27
			MAX	32

UNIT: ns

RE-TRIGGERABLE MONO-STABLE MULTIVIBRATOR

- Will Not Trigger from Clear

Logic Diagram



FUNCTION TABLE

	INPUTS		OUTPUTS	
CLR	A	B	Q	Q̄
L	X	X	L	H
X	H	X	L	H
X	X	L	L	H
H	L	↑	[T]	[T]
H	↓	H	[T]	[T]

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	20	0.16	0.16	mA
I _{OH}	MAX	-0.4	-4	-4	mA
I _{OL}	MAX	8	4	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	CD74 HC	CD74 HCT
t ₊			MIN	40	30	30
t _{PLH}	A	Q	MAX	33	90	-
	B			44	90	-
t _{PHL}	A	Q̄	MAX	45	96	-
	B			56	96	-
t _{PLH}	CLR	Q	MAX	27	65	-
		Q̄	MAX	45	65	-

UNIT: ns

QUADRUPLE TRIDIRECTIONAL BUS TRANSCEIVERS

Logic Diagram



FUNCTION TABLE

INPUTS						TRANSFERS	BUSES
CS	S1	S0	GA	GB	GC		
H	X	X	X	X	X	None	
X	H	H	X	X	X	None	
X	X	H	H	H	H	None	
X	L	L	X	H	H	None	
X	L	H	H	X	H	None	
X	H	L	H	H	X	None	
L	L	L	X	L	L	A → B, A → C	
L	L	H	L	X	L	B → C, B → A	
L	H	L	L	L	X	C → A, C → B	
L	L	L	X	L	H	A → B	
L	L	H	H	X	L	B → C	
L	H	L	L	H	X	C → A	
L	L	L	X	H	L	A → C	
L	L	H	L	X	H	B → A	
L	H	L	H	L	X	C → B	

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I_{CC}	MAX	95	mA
I_{OH}	MAX	-15	mA
I_{OL}	MAX	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
t_{PLH}	A	B or C	MAX	14
	B	A or C		
	C	A or B		
t_{PHL}	A	B or C	MAX	20
	B	A or C		
	C	A or B		
t_{PZL}	Any \bar{G}	A, B, C	MAX	33
	S0, S1			42
	CS			36
t_{PZH}	\bar{G}, S, CS	A, B, C	MAX	32
t_{PLZ}	\bar{G}, S, CS	A, B, C	MAX	35
t_{PHZ}	\bar{G}, S, CS	A, B, C	MAX	25

UNIT:ns

OCTAL BUFFERS 3-STATE OUTPUTS

Logic Diagram



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	UNIT
I_{CC}	MAX	37	33	mA
I_{OH}	MAX	-2.6	-15	mA
I_{OL}	MAX	24	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS
t_{PLH}	A	Y	MAX	15	13
t_{PHL}				18	12
t_{PZH}	\overline{G}	Y	MAX	40	23
t_{PZL}				45	25
t_{PHZ}	\overline{G}	Y	MAX	40	10
t_{PZL}				45	18

UNIT:ns

8-BIT IDENTITY COMPARATOR

- Open-Collector Outputs
- 20-k Ω Pullup Resistors on Q Inputs

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUT
DATA P, Q	ENABLE G	P = Q
P = Q	L	H
P > Q	L	L
P < Q	L	L
X	H	L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	UNIT
I _{CC}	MAX	17	mA
I _{OL}	MAX	24	mA
V _{OH}	MAX	5.5	V

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
I _{PLH}	P or Q	P = Q	MAX	33
I _{PLH}				15
I _{PLH}	\overline{G}	P = Q	MAX	33
I _{PLH}				15

UNIT: ns

8-BIT IDENTITY COMPARATOR

- 20-k Ω Pullup Resistors on Q Inputs
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUT
DATA P, Q	ENABLE OE	$\overline{P} = \overline{Q}$
P = Q	L	L
P > Q	L	H
P < Q	L	H
X	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	F	AC 11	UNIT
I _{CC}	MAX	19	32	8	mA
I _{OH}	MAX	-2.6	-1	-24	mA
I _{OL}	MAX	24	20	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	F	AC 11
I _{PLH}	P or Q	$\overline{P} = \overline{Q}$	MAX	12	8.7	12.6
				20	10.3	11.3
I _{PHL}	\overline{OE}	$\overline{P} = \overline{Q}$	MAX	12	6.4	7.4
				22	10.4	7.8

UNIT: ns

8-BIT IDENTITY COMPARATOR

- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUT
DATA P, Q	ENABLE G	$\overline{P} = \overline{Q}$
P = Q	L	L
P > Q	L	H
P < Q	L	H
X	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	F	AC 11	UNIT
I _{CC}	MAX	19	32	0.08	mA
I _{OH}	MAX	-2.6	-1	-24	mA
I _{OL}	MAX	24	20	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	F	AC 11
I _{PLH}	P or Q	$\overline{P} = \overline{Q}$	MAX	12	11	13
I _{PHL}				20	11	11.4
I _{PLH}	\overline{G}	$\overline{P} = \overline{Q}$	MAX	12	7.5	7.9
I _{PHL}				22	10	8.1

UNIT: ns

OCTAL D-TYPE TRANSPARENT LATCHES

- 3-State Bus-Driving Inverting Outputs
- Functionally Equivalent to '373, Except for Having Inverted Outputs
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT
ENABLE			
OC	C	D	Q̄
L	H	H	L
L	H	L	H
L	L	X	Q̄0
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	ABT	AC 11	SN74 AC	ACT 11	SN74 ACT	UNIT
I _{CC}	MAX	28	110	0.08	0.16	0.08	0.16	30	0.08	0.04	0.08	0.04	mA
I _{OH}	MAX	-2.6	-15	-6	-6	-6	-6	-32	-24	-24	-24	-24	mA
I _{OL}	MAX	24	48	6	6	6	6	64	24	24	24	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	ABT	AC 11	SN74 AC	ACT 11	SN74 ACT
t _W			MIN	15	2	20	24	25	24	3.3	4	5	5	6
			MIN	15	2	13	15	13	15	2.1	3.5	4.5	3.5	4
			MIN	7	3	5	11	5	12	2.1	2	1	3.5	2.5
t _{PLH}	D	Q̄	MAX	19	7.5	38	50	44	51	6.4	9.8	11	11.3	11.5
				13	7	38	50	44	51	6.6	8	10.5	9.5	11
t _{PHL}	LE (CD74: LE)	Q̄	MAX	23	9	44	53	44	57	7.3	11.3	11.5	13	11.5
t _{PIL}				18	8	44	53	44	57	7.3	10.3	11	12.2	11.5
t _{PZH}	OE	Q̄	MAX	17	6.5	38	45	44	53	5.7	10.8	10.5	12.5	11
t _{PZL}				18	9.5	38	45	44	53	6.7	9.7	10.5	12	11
t _{PHZ}	OE	Q̄	MAX	10	6.5	38	45	44	45	6.9	11.4	11	12.8	11
t _{PZL}				16	7	38	45	44	45	6.5	8.9	11	10.3	11

UNIT: ns

OCTAL D-TYPE EDEG-TRIGGERED FLIP-FLOPS

- 3-State Bus-Driving Inverting Outputs
- '534 Have Inverted Outputs, But Otherwise Are Functionally Equivalent to '374
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



FUNCTION TABLE

INPUTS	CLK	D	OUTPUT
\overline{OC}			Q
L	↑	H	L
L	↑	L	H
L	L	X	\overline{Q}_0
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	ABT	AC 11	SN74 AC	CD74 AC	ACT 11	SN74 ACT	UNIT
I_{CC}	MAX	31	128	0.08	0.16	0.08	0.16	30	0.08	0.04	0.16	0.08	0.04	mA
I_{OH}	MAX	-2.0	-15	-6	-6	-6	-6	-32	-24	-24	-24	-24	-24	mA
I_{OL}	MAX	24	48	6	6	6	6	64	24	24	24	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	ABT	AC 11	SN74 AC	CD74 AC
t_{max}			MIN	35	125	25	20	25	16	125	75	140	125
t_{w}	CLK "H"		MIN	14	4	20	24	20	30	3.5	6.5	4	4
	CLK "L"		MIN	14	3	20	24	20	30	3.5	6.5	4	4
t_{su}			MIN	10	2	25	18	25	30	1.6	3.5	4	2
t_{th}			MIN	0	2	5	5	5	5	2	4.5	1.5	2
t_{PLH}			MAX	12	8	45	50	45	53	6.7	11.7	12	11.3
t_{PHL}	CLK (CD74: CP)	\overline{Q}	MAX	16	9	45	50	45	53	7.8	12.1	11	11.3
t_{PZH}			MAX	17	6	38	45	37	53	5	10.4	11.5	14.5
t_{PZL}			MAX	18	10	38	45	37	53	6.8	10.4	11.5	14.5
t_{PHZ}			MAX	10	6	38	45	37	45	7.3	11.6	12.5	14.5
t_{PLZ}			MAX	14	6	38	45	37	45	6.5	9.2	11	14.5


PARAMETER	INPUT	OUTPUT	MAX or MIN	ACT 11	SN74 ACT
t_{max}			MIN	55	120
t_{w}	CLK "H"		MIN	9	3.5
	CLK "L"		MIN	9	3.5
t_{su}			MIN	3	4
t_{th}			MIN	5.5	1.5
t_{PLH}	CLK (CD74: CP)	\overline{Q}	MAX	14.5	12.5
t_{PHL}			MAX	15	12
t_{PZH}			MAX	13.3	12.5
t_{PZL}			MAX	13.5	11.5
t_{PHZ}			MAX	13.5	13.5
t_{PLZ}			MAX	12	10.5

UNIT t_{max} : MHz, other : ns

OCTAL BUFFERS AND LINE DRIVERS

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Schmitt-Triggered Inputs (SN74LS540)

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	ALS A-1	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVTH 3V	CD74 AC	CD74 ACT	AHC	AHCT	UNIT
I _{CC}	MAX	52	22	22	0.08	0.16	0.08	0.16	71	30	5	0.16	0.16	0.04	0.04	mA
I _{OH}	MAX	-15	-15	-15	-6	-6	-6	-6	-15	-32	-32	-24	-24	-8	-8	mA
I _{OL}	MAX	24	24	48	6	6	6	6	64	64	64	24	24	8	8	mA

PARAMETER	MAX or MIN	LV 3V	LV 5V	LVC 3V	UNIT
I _{CC}	MAX	-	0.02	0.01	mA
I _{OH}	MAX	-8	-16	-24	mA
I _{OL}	MAX	8	16	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	ALS A-1	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVTH 3V
t _{PLH}	A	Y (CD74: \bar{Y})	MAX	15	12	12	25	33	25	36	6.9	4.8	3.8
				15	9	9	25	33	25	36	4	4.8	3.8
t _{PHL}	\bar{OE}	Y (CD74: \bar{Y})	MAX	25	15	15	38	48	38	53	10.1	5.9	5.2
				38	20	20	38	48	38	53	11.3	6.4	5.3
t _{PZH}	\bar{OE}	Y (CD74: \bar{Y})	MAX	25	10	10	38	48	38	53	9	7.3	5.6
				18	12	12	38	48	38	53	8.5	6.2	5

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 AC	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V
t _{PLH}	A	Y (CD74: \bar{Y})	MAX	68	7.2	8	10	12	8	5.3
				68	7.2	8	10	12	8	5.3
t _{PHL}	\bar{OE}	Y (CD74: \bar{Y})	MAX	12	13.4	10.5	12	16	10.5	6.6
				12	13.4	10.5	12	16	10.5	6.6
t _{PZH}	\bar{OE}	Y (CD74: \bar{Y})	MAX	12	13.4	10	12	17.5	10	7.4
				12	13.4	10	12	17.5	10	7.4

UNIT: ns

OCTAL BUFFERS AND LINE DRIVERS

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Schmitt-Triggered Inputs (SN74LS541)



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	ALS A-1	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVTH 3V	CD74 AC	CD74 ACT	AHC	UNIT
I _{CC}	MAX	55	25	25	75	0.08	0.16	0.08	0.16	72	30	5	0.16	0.16	0.04	mA
I _{OH}	MAX	-15	-15	-15	-15	-6	-6	-6	-6	-15	-32	-32	-24	-24	-8	mA
I _{OL}	MAX	24	24	48	64	6	6	6	6	64	64	64	24	24	8	mA

PARAMETER	MAX or MIN	AHCT	LV 3V	LV 5V	LVC 3V	UNIT
I _{CC}	MAX	0.04	-	0.02	0.01	mA
I _{OH}	MAX	-8	-8	-16	-24	mA
I _{OL}	MAX	8	8	16	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	ALS A-1	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	CD74 HCT	SN74 BCT	ABT
I _{PLH}	A	Y	MAX	15	14	14	6	29	35	29	42	6	3.6		
I _{PHL}				18	10	10	6	29	35	29	42	8.2	3.9		
I _{PZH}	\overline{OE}	Y	MAX	32	15	15	9.5	38	48	38	53	10.7	4		
I _{PZL}				38	20	20	9.5	38	48	38	53	11.5	5.9		
I _{PHZ}	\overline{OE}	Y	MAX	29	10	10	6.5	38	48	38	53	8.6	5.8		
I _{PZL}				18	12	12	6	38	48	38	53	8.6	4.4		


PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V	CD74 AC	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V
I _{PLH}	A	Y	MAX	3.5	7.8	8.2	8	9.5	12	8	5.1
I _{PHL}				3.5	7.8	8.2	8	9.5	12	8	5.1
I _{PZH}	\overline{OE}	Y	MAX	5.2	12	13.4	10.5	12	16	10.5	7
I _{PZL}				5.3	12	13.4	10.5	12	16	10.5	7
I _{PHZ}	\overline{OE}	Y	MAX	5.6	12	13.4	10	12	17.5	10	7
I _{PZL}				5	12	13.4	10	12	17.5	10	7

UNIT: ns

OCTAL REGISTERED TRANSCEIVERS

- Back-to-Back Registers for Storage
- 3-State True Outputs
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



FUNCTION TABLE†

INPUTS				OUTPUT	
CEAB	LEAB	OEAB	A	B	
H	X	X	X	Z	
X	X	H	X	Z	
L	H	L	X	B ₀ ‡	
L	L	L	L	L	
L	L	L	H	H	

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

‡ Output level before the indicated steady-state input conditions were established

RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	F	SN74 BCT	ABT	LVTH 3V	ACT 11	LVC 3V	UNIT
I _{CH}		MAX	100	8	0.25	0.19	0.08	0.01	mA
I _{CL}		MAX	125	71	30	5	0.08	0.01	mA
I _{CZ}		MAX	125	15	0.25	0.19	0.08	0.01	mA
I _{OH}	A	MAX	-3	-15	-32	-32	-24	-24	mA
	B	MAX	-15	-15	-32	-32	-24	-24	mA
I _{OL}	A	MAX	24	64	64	64	24	24	mA
	B	MAX	64	64	64	64	24	24	mA

SWITCHING CHARACTERISTICS


PARAMETER		INPUT	OUTPUT	MAX or MIN	F	SN74 BCT	ABT	LVTH 3V	ACT 11	LVC 3V
t _•				MIN	5	7	3.5	3.3	4	3.3
tsu	LE ' before "H"			MIN	3.5	4.5	3.5	0.4	2.5	1.6
	LE ' before "L"				3.5	4.5	3	1	2.5	1.6
	CE ' before "H"				-	-	3.5	0.2	3	1.6
	CE ' before "L"				-	-	3	0.7	3	1.6
th	LE " after "H"			MIN	3.5	1.5	0.5	1.5	2	2.1
	LE " after "L"				3.5	1.5	0.5	1.3	2	2.1
	CE " after "H"				-	-	0.5	1.6	1.5	2.1
	CE " after "L"				-	-	0.5	1.4	1.5	2.1
I _{PLH}	A or B	B or A		MAX	8.5	8.8	6.9	3.7	10.2	7
I _{PLH}					7.5	9.6	6.9	3.7	12.1	7
I _{PLH}	LEBA	A		MAX	12.5	12.9	6.6	4.7	11.2	8.5
I _{PLH}					12.5	12.7	7.1	4.7	13.2	8.5
I _{PLH}	LEAB	B		MAX	12.5	12.9	6.6	4.7	11.2	8.5
I _{PLH}					12.5	12.7	7.1	4.7	13.2	8.5
I _{PZH}	OE	A or B		MAX	10	10.7	6.4	4.9	11.5	7.7
I _{PZH}					12	12.3	7.5	4.9	15.3	7.7
I _{PZH}	OE	A or B		MAX	9	8.1	8.4	5.3	10.4	7
I _{PZH}					8.5	7.2	8	5.3	10.5	7
I _{PZH}	CE	A or B		MAX	10	12	6.4	5.3	12.2	8
I _{PZH}					12	13.5	7.5	5.3	16	8
I _{PZH}	CE	A or B		MAX	9	8.5	8.4	5.4	11	7
I _{PZH}					8.5	7.6	8	5.4	11.1	7

UNIT: ns

SYNCHRONOUS 4-BIT COUNTER

- 3-State Outputs
- Choice of Asynchronous or Synchronous Clearing and Loading
- Internal Look-Ahead Circuitry for Fast Cascading

Logic Diagram



FUNCTION TABLE

INPUTS							OPERATION	
OE	ACLR	ALOAD	SCLR	SLOAD	ENT	ENP	CLK	
H	X	X	X	X	X	X	X	Q outputs disabled
L	L	X	X	X	X	X	X	Asynchronous clear
L	H	L	X	X	X	X	X	Asynchronous load
L	H	H	L	X	X	X	↑	Synchronous clear
L	H	H	H	L	X	X	↑	Synchronous load
L	H	H	H	H	H	H	↑	Count
L	H	H	H	H	L	X	X	Inhibit counting
L	H	H	H	H	X	L	X	Inhibit counting

RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	ALS	UNIT
<i>I_{CC}</i>		MAX	36	mA
<i>I_{OH}</i>	OUTPUT Q	MAX	-2.6	mA
	CCO & RCO	MAX	-0.4	mA
<i>I_{OL}</i>		MAX	24	mA
	CCO & RCO	MAX	8	mA

SWITCHING CHARACTERISTICS


PARAMETER		INPUT	OUTPUT	MAX or MIN	ALS
fmax				MIN	30
<i>t_W</i>	CLK "H"			MIN	16.5
	CLK "L"				16.5
<i>t_{SU}</i>	ENP or ENT	H		MIN	20
		L			20
	A, B, C, D			MIN	20
		L			15
	SCLR	H		MIN	30
		L			15
	SLOAD	H		MIN	30
		L			30
<i>t_H</i>				MIN	0
<i>t_{PLH}</i>		CLK	Q	MAX	12
					18
<i>t_{PHL}</i>		CLK	RCO	MAX	29
					24
<i>t_{PLH}</i>		ALOAD	Q	MAX	35
					23
<i>t_{PHL}</i>		ALOAD	CCO	MAX	55
					33
<i>t_{PLH}</i>		ENT	RCO	MAX	16
					14
<i>t_{PHL}</i>		ACLR	Q	MAX	22

UNIT fmax : MHz, other : ns

OCTAL D-TYPE TRANSPARENT LATCHES WITH INVERTED OUTPUTS

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT
OE	ENABLE	D	\bar{Q}
L	H	H	L
L	H	L	H
L	L	X	Q_0
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	SN74 HC	CD74 HC	SN74 HCl	CD74 HCl	SN74 AC	CD74 AC	SN74 ACT	UNIT
I_{CC}	MAX	29	0.08	0.16	0.08	0.16	0.08	0.16	0.04	mA
I_{OH}	MAX	-2.6	-6	-6	-6	-6	-24	-24	-24	mA
I_{OL}	MAX	24	6	6	6	6	24	24	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	SN74	CD74	SN74	CD74	SN74	CD74	SN74
					HC	HC	HCT	HCT	AC	AC	ACT
t_{tr}			MIN		15	20	24	25	24	5	4
					10	13	15	13	15	2.5	2
					10	5	4	10	5	2	0
t_{PLH}	D	\bar{Q}	MAX		18	44	45	44	45	11.5	10.5
t_{PHL}					14	44	45	44	45	11	10.5
t_{PLH}	LE (CD74: \bar{LE})	\bar{Q}	MAX		22	44	50	44	53	11	12
t_{PHL}					21	44	50	44	53	9.5	10.5
t_{PZH}	\bar{OE}	\bar{Q}	MAX		18	38	45	44	53	10	10.5
t_{PZL}					18	38	45	44	53	9.5	10.5
t_{PHZ}	\bar{OE}	\bar{Q}	MAX		10	38	45	44	53	12	11.5
t_{PLZ}					15	38	45	44	53	9	11.5

UNIT: ns

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

- 3-State Buffer-Type Inverting Outputs Drive Bus Lines Directly
- Bus-Structured Pinout



FUNCTION TABLE

INPUTS			OUTPUT
OE	CLK	D	Q
L	↑	H	L
L	↑	L	H
L	L	X	\bar{Q}_0
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 AC	SN74 ACT	UNIT
Icc	MAX	30	0.08	0.16	0.08	0.16	0.04	0.04	mA
IoH	MAX	-2.6	-6	-6	-6	-6	-24	-24	mA
IoL	MAX	24	6	6	6	6	24	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 AC	SN74 ACT
fmax			MIN	30	25	20	25	16	85	75
tW	CLK H			14	20	24	20	30	5	3.5
	CLK L			14	20	24	20	30	5	3.5
tsu	CLK '		MIN	15	25	18	25	30	2.5	3
th	CLK '			0	5	5	5	3	2	1
tpLH		CLK	MAX	14	45	50	45	53	11.5	11.5
tpHL				14	45	50	45	53	10.5	10.5
tpZH		OE	MAX	18	38	45	38	53	9.5	9.5
tpZL				18	38	45	38	53	9.5	9.5
tpHZ		OE	MAX	10	38	41	38	45	11.5	11.5
tpLZ				15	38	41	38	45	9	8.5

UNIT fmax : MHz, other : ns

SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

- 3-State Q Outputs Drive Bus Lines Directly
- Fully Synchronous Clear, Count, and Load
- Asynchronous Clear Is Also Provided
- Fully Cascadable

Logic Diagram



FUNCTION TABLE

INPUTS							OPERATION
OE	ACLR	SCLR	LOAD	ENT	ENP	U/D	
H	X	X	X	X	X	X	Q outputs disabled
L	L	X	X	X	X	X	Asynchronous clear
L	H	L	X	X	X	↑	Synchronous clear
L	H	H	L	X	X	↑	Load
L	H	H	H	L	L	↑	Count up
L	H	H	H	H	X	X	Count down
L	H	H	H	X	X	X	Inhibit count
L	H	H	H	X	H	X	Inhibit count

RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	ALS	UNIT
ICC		MAX	32	mA
I _{OH}	OUTPUT Q	MAX	-2.6	mA
	CCO & RCO		-0.4	mA
I _{OL}	OUTPUT Q	MAX	24	mA
	CCO & RCO		8	mA

SWITCHING CHARACTERISTICS


PARAMETER		INPUT	OUTPUT	MAX or MIN	ALS
fmax				MIN	30
t _W	ACLR, LOAD			MIN	15
	CLK 'H'				16.5
	CLK 'L'			MIN	16.5
t _{SU}	Data at A, B, C, D			MIN	20
	ENP, ENT				30
	High				20
	Low				15
	SCLR				30
	High			MIN	15
	Low				30
	LOAD				15
	High				30
	Low				10
t _H	UD			MIN	0
	ACLR				13
				MAX	16
					28
				MAX	19
					15
				MAX	13
					20
				MAX	18
					24
t _{ZH}	OE			MAX	10
					13
t _{ZL}	OE			MAX	18
					24

UNIT fmax : MHz, other : ns

OCTAL D-TYPE TRANSPARENT LATCHES

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT Q
OE	LE	D	
L	H	H	H
L	H	L	L
L	L	X	Q ₀
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVTH 3V	SN74 AC	CD74 AC	SN74 ACT	UNIT
I _{CC}	MAX	27	106	55	0.08	0.16	0.08	0.16	62	30	5	0.04	0.16	0.04	mA
I _{OH}	MAX	-2.6	-15	-3	-6	-6	-6	-6	-15	-32	-32	-24	-24	-24	mA
I _{OL}	MAX	24	48	24	6	6	6	6	64	64	64	24	24	24	mA

PARAMETER	MAX or MIN	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	UNIT
I _{CC}	MAX	0.16	0.04	0.04	-	0.02	0.01	mA
I _{OH}	MAX	-24	-8	-8	-8	-16	-24	mA
I _{OL}	MAX	24	8	8	8	16	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVTH 3V			
t _{LE}	LE						10	4.5	6	20	24	25	4	3.3	3.3	
tsu _{LE}	LE						10	2	2	13	15	13	20	1	1.9	0.7
th _{LE}	LE						7	3	3	5	12	5	15	4	1.8	1.5
t _D	D	Q	MIN				14	8	8	44	53	44	53	8.4	5.9	3.9
t _{PHL}	D	Q	MAX				14	7	6	44	53	44	53	9.6	6.2	3.9
t _{PHL}	LE	Q	MIN				20	13	13	44	53	44	53	8.1	6.6	4.2
t _{PHL}	LE	Q	MAX				19	7.5	8	44	53	44	53	7.8	7.2	4.2
t _{PZH}	OE	Q	MIN				18	6.5	12	38	45	44	53	10.4	5.2	5.1
t _{PZL}	OE	Q	MAX				18	9.5	8.5	38	45	44	53	11	6.7	5.1
t _{PZH}	OE	Q	MIN				10	6.5	7.5	38	45	44	53	6	7.1	4.9
t _{PZL}	OE	Q	MAX				15	7	6	38	45	44	53	6	6.5	4.6

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 AC	CD74 AC	SN74 ACT	CD74 ACT	AHC	AHCT	LV 5V	LV 3V	LVC 3V
t _{LE}	LE			5	4	4	4	5	5	5	5	3.3
tsu _{LE}	LE			3.5	2	3.5	2	3.5	3.5	3.5	3.5	2
th _{LE}	LE			2	3	0	3	1.5	1.5	1.5	1.5	1.5
t _D	D	Q	MIN	11.5	8.5	12	10.4	10	7.5	10	16.5	6.9
t _{PHL}	D	Q	MAX	11	8.5	12	10.4	10	10	10	16.5	6.9
t _{PHL}	LE	Q	MIN	11	12	12	12.5	11	8.5	11	17.5	7.7
t _{PHL}	(CD74AC/ACT; LE)	Q	MAX	10	12	10.5	12.5	11	10	11	17.5	7.7
t _{PZH}	OE	Q	MIN	10	10.5	11	13.5	11	8	11	17	7.5
t _{PZL}	OE	Q	MAX	9.5	10.5	10.5	13.5	11	11	11	17	7.5
t _{PZH}	OE	Q	MIN	12	11.5	12.5	12.5	11	12	11	16.5	6.5
t _{PZL}	OE	Q	MAX	9	11.5	9.5	12.5	11	10.5	11	16.5	6.5


UNIT: ns

■ OBSOLETE or NOT RECOMMENDED NEW DESIGNS

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

- 3-State Buffer-Type Noninverting Outputs Drive Bus Lines Directly
- Bus-Structured Pinout

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUT	
OE	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q_0
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	LVTH 3V	SN74 AC	CD74 AC	SN74 ACT	UNIT
I _{CC}	MAX	28	134	86	0.08	0.16	0.08	0.16	62	30	5	0.04	0.16	0.04	mA
I _{OH}	MAX	-2.6	-15	-3	-6	-6	-6	-6	-6	-15	-32	-24	-24	-24	mA
I _{OL}	MAX	24	48	24	6	6	6	6	64	64	24	24	24	24	mA

PARAMETER	MAX or MIN	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	UNIT
I _{CC}	MAX	0.16	0.04	0.04	-	0.02	0.01	mA
I _{OH}	MAX	-24	-8	-8	-8	-16	-24	mA
I _{OL}	MAX	24	8	8	8	16	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	CD74 BCT	ABT	LVTH 3V
f _{max}			MIN	35	125	100	24	20	24	20	77	150	150	
t _w			MIN	14	5.5	7	20	24	20	24	6.5	3.3	3.3	
t _{su}			MIN	15	5.5	2	25	18	25	18	6	1.5	2	
t _{th}			MIN	0	0	2	5	5	5	5	0	1.8	0.3	
t _{pLH}	CLK	Q	MAX	14	8	10	45	50	45	50	10	6.8	4.5	
t _{pHL}			MAX	14	9	10	45	50	45	50	8.9	7.1	4.5	
t _{pZH}	\overline{OE}	Q	MAX	18	6	12.5	38	45	38	45	10.4	5.1	4.8	
t _{pZL}			MAX	18	10	8.5	38	45	38	45	10.9	6.7	4.8	
t _{pHz}	\overline{OE}	Q	MAX	10	6	8	38	41	38	42	7.5	7	4.8	
t _{pLz}			MAX	12	6	6.5	38	41	38	42	6.4	6.5	4.4	


PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 AC	CD74 AC	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V
f _{max}			MIN	85	125	85	110	75	75	45	75	100
t _w			MIN	5	4	4	4.5	5	5.5	5	5	3.3
t _{su}			MIN	2	2	2.5	2	3	3.5	3.5	3.5	2
t _{th}			MIN	1.5	2	0	3	1.5	1.5	1.5	1.5	1.5
t _{pLH}	CLK	Q	MAX	11	10.8	12	11.2	12	12	19	12	7
t _{pHL}			MAX	9.5	10.8	11	11.2	12	12	19	12	7
t _{pZH}	\overline{OE}	Q	MAX	9	14.5	10	14.5	12.5	12.5	18.5	12.5	7.5
t _{pZL}			MAX	9	14.5	10	14.5	12.5	12.5	18.5	12.5	7.5
t _{pHz}	\overline{OE}	Q	MAX	10.5	14.5	11.5	14.5	11.5	11.5	17	11.5	6.4
t _{pLz}			MAX	8.5	14.5	9	14.5	11.5	11.5	17	11.5	6.4

UNIT: f_{max} : MHz, other : ns

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

- 3-State Buffer-Type Noninverting Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Synchronous Clear

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT
OE	CLR	CLK	D	Q
L	L	↑	X	L
L	H	↑	H	H
L	H	↑	L	L
L	H	L	X	Q ₀
H	X	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I _{CC}	MAX	30	142	mA
I _{OH}	MAX	-2.6	-15	mA
I _{OL}	MAX	24	48	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
f _{max}			MIN	30	90
t _w	CLK H CLK L			16.5	5.5 5.5
t _{su}	DATA CLR L		MIN	15	5.5 6.5
t _{th}	DATA CLR			0	3 0
t _{PLH}	CLK	Q	MAX	14	8
t _{PHE}				14	9
t _{PZH}	OC	Q	MAX	18	6
t _{PZL}				18	10
t _{PHZ}	OC	Q	MAX	10	6
t _{PZL}				13	6

UNIT f_{max} : MHz, other : ns

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

- 3-State Buffer-Type Inverting Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Functionally Equivalent to '576, Except for Having Inverted Outputs

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT
\overline{OE}	CLK	D	\overline{Q}
L	↑	H	L
L	↑	L	H
L	L	X	\overline{Q}_0
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I_{CC}	MAX	30	135	mA
I_{OH}	MAX	-2.0	-15	mA
I_{OL}	MAX	24	48	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
f_{max}			MIN	30	125
t_{W}	H			16.5	4
	L			15	2
t_{SU}	DATA			0	2
t_{H}	DATA				
t_{PLH}		CLK	MAX	14	8
t_{PLL}				14	9
t_{PZH}			MAX	18	6
t_{PZL}	\overline{OE}	\overline{Q}		18	10
t_{PHZ}	\overline{OE}	\overline{Q}	MAX	10	6
t_{PZT}	\overline{OE}	\overline{Q}		15	6

UNIT f_{max} : MHz, other : ns

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

- 3-State Buffer-Type Inverting Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Synchronous Clear

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT
OE	CLR	CLK	\bar{Q}
L	L	↑	X
L	H	↑	H
L	H	↑	L
L	H	L	X
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I_{CC}	MAX	30	142	mA
I_{OH}	MAX	-2.6	-15	mA
I_{OL}	MAX	24	48	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
fmax			MIN	30	125
t ₁				16.5	4
t _{tsu}	DATA		MIN	15	2
t _{th}	CLR			0	2
t _{PLH}			MAX	14	8
t _{PHL}	CLK	\bar{Q}		14	9
t _{PZH}			MAX	18	6
t _{PZL}	\bar{OE}	\bar{Q}		18	10
t _{PHZ}	\bar{OE}	\bar{Q}	MAX	10	6
t _{PZL}	\bar{OE}	\bar{Q}		15	6

UNIT fmax : MHz, other : ns

OCTAL D-TYPE TRANSPARENT LATCHES WITH INVERTED OUTPUTS

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Inverting-Logic Outputs
- Bus-Structured Pinout



FUNCTION TABLE

INPUTS			OUTPUT
\overline{OE}	ENABLE	D	Q
L	H	H	L
L	H	L	H
L	L	X	\overline{Q}_0
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I_{CC}	MAX	29	115	mA
I_{OH}	MAX	-2.0	-15	mA
I_{OL}	MAX	24	48	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
t_s	C		MIN	15	2
t_{su}				10	2
t_{th}				10	3
t_{PLH}	D	\overline{Q}	MAX	18	7.5
t_{PHL}				14	7
t_{PLH}	LE	\overline{Q}	MAX	22	9
t_{PHL}				21	8
t_{PZH}	\overline{OE}	\overline{Q}	MAX	18	6.5
t_{PZL}				18	9.5
t_{PHZ}	\overline{OE}	\overline{Q}	MAX	10	6.5
t_{PZL}				15	7

UNIT: ns

8-BIT BINARY COUNTER WITH OUTPUT REGISTER

- Parallel Register Outputs
- Counter Has Direct Clear
- 3-State Outputs
- Guaranteed Counter Frequency: DC to 20MHz

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	SN74 HC	UNIT
Icc		MAX	65	0.08	mA
Ioh	RCO	MAX	-1	-4	mA
	Q	MAX	-2.6	-6	mA
Iol	RCO	MAX	16	4	mA
	Q	MAX	24	6	mA

SWITCHING CHARACTERISTICS


PARAMETER		INPUT	OUTPUT	MAX or MIN	LS	SN74 HC
fmax		CCK	RCO	MIN	20	13
tw	CCK			MIN	25	31
	CCLR				20	25
	RCK			MIN	20	31
	CCLR * before CCK *				20	25
tsu	CCK * before RCK *			MIN	40	25
	RCK *				22	45
	IPHL			MAX	30	45
	IPHL				45	39
IPHL	CCLR *			MAX	18	42
	RCK *				33	42
	IPZH			MAX	38	37
	IPZL				45	37
IPHZ	IPZL			MAX	30	37
	IPZH				38	37

UNIT fmax : MHz, other : ns

8-BIT BINARY COUNTER WITH INPUT REGISTER

- Parallel Register Inputs
- Counter Has Directly Overriding Load and Clear
- Accurate Counter Frequency: DC to 20MHz

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I _{CC}	MAX	60	mA
I _{OH}	MAX	-1	mA
I _{OL}	MAX	16	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
f _{max}	CCK	RCO	MIN	20
t _W	CCK		MIN	25
	CCLR			20
	RCK			20
	CLOAD			40
t _{SU}	CCLR * before CCK *		MIN	20
	CLOAD * before CCK *			20
	RCK * before CLOAD *			30
	A to H before RCK			20
			MIN	0
t _H	CCK *	RCO	MAX	23
t _{PHL}				30
t _{PLH}	CLOAD *	RCO	MAX	47
t _{PLH}				17
t _{PLH}	CCLR *	RCO	MAX	45
t _{PLH}				53
t _{PLH}	RCK *	RCO Q	MAX	45

UNIT f_{max} : MHz, other : ns

8-BIT BINARY COUNTER WITH INPUT REGISTER

- Parallel 3-State I/O: Register Inputs/Counter Outputs
- Counter Has Directly Overriding Load and Clear
- Accurate Counter Frequency: DC to 20MHz
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	ACT 11	UNIT
Icc		MAX	85	0.08	mA
Ioh	RCO	MAX	-1	-24	mA
	Q	MAX	-2.6	-24	mA
Iol	RCO	MAX	16	24	mA
	Q	MAX	24	24	mA


SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX or MIN	LS	ACT 11
fmax		CCK	RCO	MIN	20	52
tw	CCK			MIN	25	9.6
	<u>CCLR</u>				20	7.6
	RCK				20	5.8
	<u>CLOAD</u>				40	6.2
tsu	<u>CCLR</u> *			MIN	20	1.2
	before CCK *				20	5.1
	<u>CLOAD</u> *				30	7.4
	before CCK *				20	2.4
	RCK *				MIN	0
	before <u>CLOAD</u> *				21	15.1
th	A to H			MAX	39	15
	before RCK				51	19.1
					42	21.7
					38	16
UNIT fmax : MHz, other : ns						

8-BIT SHIFT REGISTER WITH OUTPUT LATCHE

- 8-Bit Serial-In, Parallel-Out Shift Registers with Storage
- Independent Direct Overriding Clears on Shift and Storage Registers
- Independent Clocks for Shift and Storage Registers
- Guaranteed Shift Frequency: DC to 20MHz

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	SN74 HC	AHC	AHCT	LV 3V	LV 5V	UNIT
I _{CC}		MAX	65	0.08	0.04	0.02	-	0.02	mA
I _{OH}	QH'	MAX	-1	-4	-8	-8	-6	-12	mA
	Q	MAX	-2.6	-6	-8	-8	-6	-12	mA
I _{OL}	QH'	MAX	16	4	8	8	6	12	mA
	QA to QH	MAX	24	6	8	8	6	12	mA

SWITCHING CHARACTERISTICS


PARAMETER		INPUT	OUTPUT	MAX or MIN	LS	SN74 HC	AHC	AHCT	LV 3V	LV 5V
t _W	SRCK			MIN	25	20	5	5.5	5.5	5
	RCK				20	20	5	5.5	5.5	5
t _{su}	SRCLR * to SRCK *			MIN	20	10	3.3	3.3	4.8	3.3
	SER * to SRCK *				20	22	3	3	3.5	3
	SRCK * to RCK *				40	22	5	5	8.5	5
	SRCLR * to RCK *				40	13	5	5	9	5
	RCLR * to RCK *				20	5	3.7	3.8	5.3	3.7
					MIN	0	5	2	1.5	2
t _{PLH}	SRCK *	QH'		MAX	18	37	9.1	9.1	12.4	9.1
t _{PLH}					23	37	10.1	10.1	13.9	10.1
t _{PLH}	RCK *	QA to QH		MAX	18	37	8.3	8.3	11.1	8.3
t _{PLH}					30	37	9.7	9.7	13.1	9.7
t _{PLH}	SRCLR *	QH'		MAX	33	37	10.7	10.1	14	10.1
t _{PLH}	RCLR *	QA to QH			57	31	10.1	10.7	14.4	10.7

UNIT: ns

8-BIT SHIFT REGISTER WITH OUTPUT LATCHE

- 8-Bit Serial-In, Parallel-Out Shift Registers with Storage
- 3-State Outputs
- Shift Register Has Direct Clear
- Accurate Shift Frequency: DC to 20MHz

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	SN74 HC	AHC	AHCT	LV 3V	LV 5V	UNIT
I _{CC}		MAX	65	0.08	0.04	0.04	-	0.02	mA
I _{OH}	QH'	MAX	-1	-4	-8	-8	-8	-16	mA
	QA to QH	MAX	-26	-6	-8	-8	-8	-16	mA
I _{OL}	QH'	MAX	16	4	8	8	8	16	mA
	QA to QH	MAX	24	6	8	8	8	16	mA

SWITCHING CHARACTERISTICS


PARAMETER		INPUT	OUTPUT	MAX or MIN	LS	HC	AHC	AHCT	LV 3V	LV 5V
t _W	SRCK			MIN	25	20	5	5.5	5.5	5
	RCK				20	20	5	5.5	5.5	5
t _{su}	SRCLR * to SRCK *			MIN	20	12	2.5	3.8	3	2.5
	SER * to SRCK *				20	25	3	3	3.5	3
	SRCK * to RCK *				40	19	5	5	8.5	5
	SRCLR * to RCK *				40	13	5	5	9	5
t _H				MIN	0	0	2	2	1.5	2
t _{PLH}	SRCK *	QH'		MAX	18	40	11.4	11.4	18.5	11.4
					25	40	11.4	11.4	18.5	11.4
t _{PLH}	RCK *	QA to QH		MAX	18	37	10.5	10.5	17	10.5
					35	37	10.5	10.5	17	10.5
t _{PLH}	SRCLR *	QH'		MAX	35	44	11.1	11.1	17.2	11.1

UNIT: ns

8-BIT SHIFT REGISTER WITH OUTPUT LATCHE

- 8-Bit Serial-In, Parallel-Out Shift Registers with Storage
- Open-Collector Parallel Outputs
- Shift Register Has Direct Clear
- Accurate Shift Frequency: DC to 20MHz

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	UNIT
I _{CC}		MAX	55	mA
I _{OH}	QH'	MAX	16	mA
	Q	MAX	24	mA
I _{OL}	OH'	MAX	-1	mA
V _{OH}	QA to QH	MAX	5.5	V

SWITCHING CHARACTERISTICS


PARAMETER		INPUT	OUTPUT	MAX or MIN	LS
t _W	SRCK			MIN	25
	RCK				20
t _{SU}	SRCLR * to SRCK *			MIN	20
	SER * to SRCK *				20
	SRCK * to RCK *				40
	SRCLR * to RCK *				40
					MIN 0
t _H	IPHL	SRCK *	QH'	MAX	21
					30
	IPHL	RCK *	QA to QH	MAX	42
					35
IPHL	SRCLR *		QH'	MAX	35

UNIT: ns

8-BIT SHIFT REGISTER WITH INPUT LATCHE

- 8-Bit Parallel Storage Registers Inputs
- Shift Register Has Direct Overriding Load and Clear
- Accurate Shift Frequency: DC to 20MHz

Logic Diagram



RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LS	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	53	0.16	0.16	mA
I _{OH}	MAX	-1	-4	-4	mA
I _{OL}	MAX	16	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	CD74 HC	CD74 HCT
f _{max}	SRCK				20	20
tw	SRCK		MIN		35	24
	RCK				20	20
	SRCLR		MIN		20	24
	SRLOAD				40	21
tsu	SRCLR * to SRCK *		MIN		25	-
	SRLOAD * to SRCK *				30	-
	RCK * to SRLOAD *		MIN		40	-
	SER to SRCK *				20	15
	DATA to RCK *		MIN		20	15
					15	15
			MIN		0	3
					3	3
t _{PLH}	SRCK *	QH'	MAX		23	53
t _{PLH}					30	57
t _{PLH}	SRLOAD *	QH'	MAX		57	60
t _{PLH}					44	72
t _{PLH}	SRCLR *	QH'	MAX		36	53
t _{PLH}					60	84
t _{PLH}	RCK *	QH'	MAX		48	72
						84

UNIT f_{max} : MHz, other : ns

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I_{CC}	MAX	85	mA
I_{OH}	MAX	-2.6	mA
I_{OL}	MAX	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
t_{max}	SRCK		MIN	20
t_{PH}	SRCK	QH	MAX	17
t_{PHL}				23
t_{PH}	SRLOAD	QH	MAX	42
t_{PHL}				30
t_{PHL}	SRCLR	QH	MAX	27
t_{PLH}	RCK	QH	MAX	48
t_{PLH}				36
t_{PLH}	SRCK	Q	MAX	18
t_{PLH}				28
t_{PLH}	SRLOAD	Q	MAX	48
t_{PLH}				40
t_{PLH}	SRCLR	Q	MAX	38
t_{PZH}	G	Q	MAX	31
t_{PZL}				43
t_{PZH}	G	Q	MAX	38
t_{PZL}				30

UNIT t_{max} : MHz, other: ns

OCTAL BUS TRANSCEIVERS

- Local Bus-Latch Capability
- 3-State Inverting Outputs
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



FUNCTION TABLE

ENABLE INPUTS		OPERATION	
OEBA	OEAB		
L	L	B data to Abus	
H	H	Ā data to B bus	
H	L	Isolation	
L	H	B̄ data to Abus	A data to B bus

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	SN74 HC	SN74 BCT	ABT	AC 11	ACT 11	UNIT
I _{CCZ}	MAX	95	47	77	0.08	10	0.25	0.08	0.008	mA
I _{CLL}	MAX	90	44	122	0.08	84	30	0.08	0.008	mA
I _{OH} (A port)	MAX	-15	-15	-15	-6	-3	-32	-24	-24	mA
I _{OH} (B port)	MAX	-15	-15	-15	-6	-15	-32	-24	-24	mA
I _{OL} (A port)	MAX	24	24	64	6	24	64	24	24	mA
I _{OL} (B port)	MAX	24	24	64	6	64	64	24	24	mA
I _{OL} *	MAX	-	48	-	-	-	-	-	-	mA

*620-1

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	SN74 HC	SN74 BCT	ABT	AC 11	ACT 11
I _{PLH}	A	B	MAX	10	10	7	26	5.8	4.8	7.4	9.4
				15	10	6	26	3.6	4.8	7.1	8.6
I _{PHL}	B	A	MAX	10	10	7	26	6.9	4.8	7.4	9.4
				15	10	6	26	3.9	4.8	7.1	8.6
I _{PZH}	OEBA	A	MAX	40	17	8	53	10.6	5.5	8.9	10.3
				40	25	9	53	11.1	7.1	8.5	10.1
I _{PHZ}	OEBA	A	MAX	25	12	6	38	10	7	8.1	10.4
				25	18	12	38	7.8	5.8	8.7	10.9
I _{PZL}	OEAB	B	MAX	40	18	8	53	7.4	6.8	8.8	11.3
				40	25	9	53	9	6.4	8.8	11
I _{PHZ}	OEAB	B	MAX	25	12	6	38	8.1	6.5	8.2	9.4
				25	18	13	38	5.9	5.6	8.6	9.6

UNIT: ns

OCTAL BUS TRANSCEIVERS

- Local Bus-Latch Capability
- Open-Collector True Outputs
- Schmitt-Triggered Inputs (SN74LS621)

Logic Diagram



FUNCTION TABLE

ENABLE INPUTS		OPERATION	
OEBA	OEAB		
L	L	B data to Abus	
H	H	A data to B bus	
H	L	Isolation	
L	H	B data to Abus	A data to B bus

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	ALS A-1	AS	UNIT
I _{CC}	MAX	90	48	48	189	mA
V _{OH}	MAX	5.5	5.5	5.5	5.5	V
I _{OL}	MAX	24	24	48	64	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	ALS A-1	AS
I _{PLH}	A	B	MAX	25	33	33	24
				25	20	20	21
I _{PHL}	B	A	MAX	25	33	33	7.5
				25	20	20	7.5
I _{PLH}	OEBA	A	MAX	40	39	39	21
				50	35	35	9
I _{PLH}	OEAB	B	MAX	40	39	39	22
				50	35	35	10

UNIT: ns

OCTAL BUS TRANSCEIVERS

- Local Bus-Latch Capability
- 3-State True Outputs
- Schmitt-Triggered Inputs (SN74LS623)
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram**FUNCTION TABLE**

ENABLE INPUTS		OPERATION	
OEBA	OEAB		
L	L	B data to Abus	
H	H	A data to B bus	
H	L	Isolation	
L	H	B data to Abus	A data to B bus

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	F	SN74 HC	SN74 BCT	ABT	AC 11	ACT 11	CD74 AC	CD74 ACT	UNIT
I _{CCZ}	MAX	95	55	116	130	0.08	0.08	11	0.25	0.08	0.04	0.16	0.16 mA
I _{CCL}	MAX	90	50	189	140	0.08	0.08	92	30	0.08	0.04	0.16	0.16 mA
I _{OH} (A port)	MAX	-15	-15	-15	-3	-6	-6	-3	-32	-24	-24	-24	-24 mA
I _{OH} (B port)	MAX	-15	-15	-15	-15	-6	-6	-15	-32	-24	-24	-24	-24 mA
I _{OL} (A port)	MAX	24	24	64	24	6	6	24	64	24	24	24	24 mA
I _{OL} (B port)	MAX	24	24	64	64	6	6	64	64	24	24	24	24 mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	F	SN74 HC	SN74 BCT	ABT	AC 11	ACT 11	CD74 AC	CD74 ACT
I _{PLH}		A	B	MAX	15	13	9	6.5	26	28	5.2	4.6	7.8	8.5
I _{PLH}		B	A	MAX	15	11	8	7.5	26	28	7.4	4.6	7.1	7.9
I _{PLH}		B	A	MAX	15	13	9	6.5	26	28	6.7	4.6	7.8	8.5
I _{PZH}	OEBA	A	MAX	40	22	11	12	53	53	10.6	7.5	9	9.7	13.4
I _{PZH}	OEBA	A	MAX	40	22	10	10	53	53	10.7	7.5	9.1	10	13.4
I _{PZH}	OEBA	A	MAX	25	16	7.5	7.5	38	38	9.8	7.5	8.3	10.9	13.4
I _{PZH}	OEAB	B	MAX	40	22	11.5	11.5	53	53	7.6	7.5	9.2	10.7	13.4
I _{PZH}	OEAB	B	MAX	40	22	11	9.5	53	53	8.9	7.5	9.4	10.9	13.4
I _{PZH}	OEAB	B	MAX	25	16	7	10	38	38	7.7	7.5	8.3	9.5	13.4
I _{PZH}	OEAB	B	MAX	25	19	9	10	38	38	7.1	7.5	8.8	10	13.4


UNIT: ns

■ : OBSOLETE or NOT RECOMMENDED NEW DESIGNS

VOLTAGE-CONTROLLED OSCILLATOR

- This Voltage Oscillators (VCOs) is Improved Versions of The Original VCO Family:
SN74124, 324, 325, 326, 327
- Separate Supply Voltage Pins for Isolation of Frequency Control Inputs and Oscillators from Outputs Circuitry
- Highly Stable Operation over Specified Temperature and / or Supply Voltage Ranges

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I _{cc}	MAX	35	mA
I _{OL}	MAX	24	mA
I _{OH}	MAX	-1.2	mA

SWITCHING CHARACTERISTICS


PARAMETER	MAX or MIN	LS
f _o	MAX	25

UNIT: MHz

VOLTAGE-CONTROLLED OSCILLATOR

- This Voltage Oscillators (VCOs) is Improved Versions of The Original VCO Family: SN74124, 324, 325, 326, 327
- Separate Supply Voltage Pins for Isolation of Frequency Control Inputs and Oscillators from Outputs Circuitry
- Highly Stable Operation over Specified Temperature and / or Supply Voltage Ranges
- Two External Pins Can Offer More Precise Temperature Compensation

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I _{CC}	MAX	35	mA
I _{OH}	MAX	-1.2	mA
I _{OL}	MAX	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	MAX or MIN	LS
f _o	MAX	25

UNIT: MHz

VOLTAGE-CONTROLLED OSCILLATOR

- This Voltage Oscillators (VCOs) is Improved Versions of The Original VCO Family:
SN74124, 324, 325, 326, 327
- Separate Supply Voltage Pins for Isolation of Frequency Control Inputs and Oscillators from Outputs Circuitry
- Highly Stable Operation over Specified Temperature and / or Supply Voltage Ranges

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I _{cc}	MAX	55	mA
I _{oh}	MAX	-1.2	mA
I _{ol}	MAX	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	MAX or MIN	LS
f _o	MAX	25

UNIT: MHz

OCTAL BUS TRANSCEIVERS

- Bidirectional Bus Tranceivers
- Inverting Logic
- Outputs A-Bus: Open-Collector 3-State
- Schmitt-Triggered Inputs (SN74LS638)

Logic Diagram



FUNCTION TABLE

CONTROL INPUTS		OPERATION	
OE	DIR		
L	L	\bar{B} data to A bus	
L	H	\bar{A} data to B bus	
H	X	Isolation	

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	UNIT
I_{CC2}	MAX	95	30	61	mA
I_{CLL}	MAX	90	41	122	mA
$I_{OH}(B)$	MAX	-15	-15	-15	mA
$V_{OH}(A)$	MAX	5.5	5.5	5.5	V
I_{OL}	MAX	24	24	64	mA
I_{OL^*}	MAX	-	48	-	mA

*638-1

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS
t_{PLH}	A	B	MAX	10	12	7
				15	12	6.5
t_{PHL}	B	A	MAX	25	25	20
				25	30	7
t_{PLH}	\overline{OE}	A	MAX	40	25	19
				60	45	9
t_{PZH}	\overline{OE}	B	MAX	40	20	8
				40	22	10
t_{PHZ}	\overline{OE}	B	MAX	25	10	7
				25	15	10

UNIT: ns

OCTAL BUS TRANSCEIVERS

- Bidirectional Bus Tranceivers
- True Logic
- Outputs A-Bus: Open-Collector 3-State
- Schmitt-Triggered Inputs (SN74LS638)

Logic Diagram



FUNCTION TABLE

CONTROL INPUTS		OPERATION		
\overline{OE}	DIR			
L	L	B data to A bus		
L	H	A data to B bus		
H	X	Isolation		

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	UNIT
I_{CC2}	MAX	95	54	100	mA
I_{CC1}	MAX	90	50	154	mA
$I_{OH}(B)$	MAX	-15	-15	-15	mA
$V_{OH}(A)$	MAX	5.5	5.5	5.5	V
I_{OL}	MAX	24	24	64	mA
I_{OL^+}	MAX	-	48	-	mA

*639-1

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS
t_{PLH}	A	B	MAX	15	12	9.5
				15	12	9
t_{PHL}	B	A	MAX	25	30	22
				25	22	9
t_{PLH}	\overline{OE}	A	MAX	40	30	21.5
				50	35	11.5
t_{PZH}	\overline{OE}	B	MAX	40	21	10.5
				40	25	10.5
t_{PLZ}	\overline{OE}	B	MAX	25	10	7
				25	16	10.5

UNIT: ns

OCTAL BUS TRANSCEIVERS

- Bidirectional Bus Transceivers
- Inverting Logic
- 3-State Outputs
- Schmitt-Triggered Inputs (SN74LS640, 640-1)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



FUNCTION TABLE

CONTROL INPUTS		OPERATION	
OE	DIR	\overline{B} data to A bus	
L	L	\overline{A} data to B bus	
H	X	Isolation	

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	ACT 11	UNIT
I _{CCZ}	MAX	95	50	80	0.08	0.16	0.08	0.16	11	0.25	0.08	mA
I _{CCL}	MAX	90	55	123	0.08	0.16	0.08	0.16	94	30	0.08	mA
I _{OH} (A port)	MAX	-15	-15	-15	-6	-6	-6	-6	-3	-32	-24	mA
I _{OL} (B port)	MAX	-15	-15	-15	-6	-6	-6	-6	-15	-32	-24	mA
I _{OL} (A port)	MAX	24	24	64	6	6	6	6	24	64	24	mA
I _{OL} (B port)	MAX	24	24	64	6	6	6	6	64	64	24	mA
I _{OL} *	MAX	48	48	-	-	-	-	-	-	-	-	mA

*640-1


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	ACT 11
I _{PLH}	A	B	MAX	10	11	7	26	27	28	33	6.5	4.9	10.5
				15	10	6	26	27	28	33	3.7	4.9	9.5
I _{PHL}	B	A	MAX	10	11	7	26	27	28	33	6.5	4.9	10.5
				15	10	6	26	27	28	33	3.7	4.9	9.5
I _{PZH}	\overline{OE}	A	MAX	40	21	8	58	45	58	45	10.2	5.8	13.4
				40	24	10	58	45	58	45	10.7	7.3	13.6
I _{PZL}	\overline{OE}	A	MAX	25	10	8	38	45	50	45	10.2	6.8	13.9
				25	15	13	38	45	50	45	7.8	5.5	14.2
I _{PZH}	\overline{OE}	B	MAX	40	21	8	58	45	58	45	10.2	5.8	13.4
				40	24	10	58	45	58	45	10.7	7.3	13.6
I _{PZL}	\overline{OE}	B	MAX	25	10	8	38	45	50	45	10.2	6.8	13.9
				25	15	13	38	45	50	45	7.8	5.5	14.2

UNIT: ns

OCTAL BUS TRANSCEIVERS

- Bidirectional Bus Transceivers
- True Logic
- 3-State Outputs
- Schmitt-Triggered Inputs (SN74LS641)



FUNCTION TABLE

CONTROL INPUTS		OPERATION		
\bar{G}	DIR			
L	L	B data to A bus		
L	H	A data to B bus		
H	X	Isolation		

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	UNIT
I_{CCZ}	MAX	95	-	-	mA
I_{CC1}	MAX	90	47	136	mA
V_{OH}	MAX	5.5	5.5	5.5	V
I_{OL}	MAX	24	24	64	mA
I_{OL^*}	MAX	48	48	-	mA

*641-1

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS
t_{PLH}	A	B	MAX	25	25	21
				25	18	7.5
t_{PHL}	B	A	MAX	25	25	21
				25	18	7.5
t_{PLH}	\bar{OE}	A,B	MAX	40	30	21
				50	30	9
t_{PHL}	DIR	A,B	MAX	40	32	22
				50	32	10

UNIT: ns

OCTAL BUS TRANSCEIVERS

- Bidirectional Bus Tranceivers
- Inverting Logic
- 3-State Outputs
- Schmitt-Triggered Inputs (SN74LS642)

Logic Diagram



FUNCTION TABLE

CONTROL INPUTS		OPERATION		
\overline{OE}	DIR			
L	L	\overline{B} data to A bus		
L	H	\overline{A} data to B bus		
H	X	Isolation		

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	UNIT
I_{CCZ}	MAX	95	-	-	mA
I_{CCL}	MAX	90	28	104	mA
V_{OH}	MAX	5.5	5.5	5.5	V
I_{OL}	MAX	24	24	64	mA
I_{OL^*}	MAX	48	48	-	mA

*642-1

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS
t_{PLH}	A	B	MAX	25	30	24
				25	22	7.5
t_{PHL}	B	A	MAX	25	30	24
				25	22	7.5
t_{PLH}	$\overline{OE}, \text{DIR}$	A	MAX	40	30	23.5
				60	38	11.5
t_{PHL}	$\overline{OE}, \text{DIR}$	B	MAX	40	30	23.5
				60	38	11.5

UNIT: ns

OCTAL BUS TRANSCEIVERS

- Bidirectional Bus Transceivers
- True Logic
- 3-State Outputs
- Schmitt-Triggered Inputs (SN74LS645, 645-1)

Logic Diagram



FUNCTION TABLE

CONTROL INPUTS		OPERATION	
OE	DIR		
L	L	B data to A bus	
L	H	Ā data to B bus	
H	X	Isolation	

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	SN74 HC	SN74 HCT	UNIT
I _{CC2}	MAX	95	58	123	0.08	0.08	mA
I _{CC1}	MAX	90	55	149	0.08	0.08	mA
I _{OH}	MAX	-15	-15	-15	-6	-6	mA
I _{OL}	MAX	24	24	64	6	6	mA
I _{OL} *	MAX	48	48	-	-	-	mA

*645-1

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	SN74 HC	SN74 HCT
I _{PLH}	A	B	MAX	15	10	9.5	26	28
				15	10	9	26	28
I _{PHL}	B	A	MAX	15	10	9.5	26	28
				15	10	9	26	28
I _{PZH}	\overline{OE}	A	MAX	40	20	11	58	58
				40	20	10	58	58
I _{PZL}	\overline{OE}	A	MAX	25	10	7	50	50
				25	15	12	50	50
I _{PZH}	\overline{OE}	B	MAX	40	20	11	58	58
				40	20	10	58	58
I _{PZL}	\overline{OE}	B	MAX	25	10	7	50	50
				25	15	12	50	50

UNIT: ns

OCTAL BUS TRANSCEIVERS AND REGISTERS

- Bidirectional Bus Tranceivers
- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- True Data Paths
- 3-State Outputs
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	ABT Ver.A	LVTH 3V	UNIT
I_{CC}	MAX	165	88	211	0.08	0.16	0.08	0.08	67	30	30	5	mA
I_{OH}	MAX	-15	-15	-15	-6	-6	-6	-6	-15	-32	-32	-32	mA
I_{OL}	MAX	24	24	48	6	6	6	6	64	64	64	64	mA
I_{OL^*}	MAX	-	48	-	-	-	-	-	-	-	-	-	mA

PARAMETER	MAX or MIN	AC 11	CD74 AC	ACT 11	CD74 ACT	LVC 3V	UNIT
I_{CC}	MAX	0.08	0.08	0.08	0.08	0.01	mA
I_{OH}	MAX	-24	-24	-24	-24	-24	mA
I_{OL}	MAX	24	24	24	24	24	mA
I_{OL^*}	MAX	-	-	-	-	-	mA

*646-1

[Grey Box] : OBSOLETED or NOT RECOMMENDED NEW DESIGNS

FUNCTION TABLE

INPUTS					DATA I/O†		OPERATION OR FUNCTION						
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8						
H	X	H to L	H to L	X	X	Input	Input	Isolation					
H	X	↑	↑	X	X	Input	Input	Store A and B data					
L	L	X	X	X	L	Output	Input	Real-time B data to A bus					
L	L	X	H to L	X	H	Output	Input	Stored B data to A bus					
L	H	X	X	L	X	Input	Output	Real-time A data to B bus					
L	H	H to L	X	H	X	Input	Output	Stored A data to B bus					

† The data output functions can be enabled or disabled by various signals at OE and DIR. Data input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	SN74HC	CD74HC	SN74HCT	CD74HCT	SN74BCT	
t _{max}			MIN	-	40	90	27	25	27	20	83	
t _{lw}	CLKBA,CLKAB "H"		MIN	15	12.5	5	19	20	19	31	6	
	CLKBA,CLKAB "L"			30	12.5	6	19	20	19	31	6	
	DATA			30	-	-	-	-	-	-	-	
t _{lu}	CLKBA,CLKAB "H"		MIN	15	10	6	25	15	25	15	6	
	CLKBA,CLKAB "L"			15	10	6	25	15	25	15	6	
t _h	CLKBA,CLKAB		MIN	0	0	0	5	9	5	5	0.5	
t _{plh}	CLOCK	A,B	MAX	25	30	8.5	45	55	45	55	11.2	
				35	17	9	45	55	45	55	10.6	
t _{phl}	A,B	B,A	MAX	18	20	9	34	34	34	46	9.5	
				20	12	7	34	34	34	46	10.5	
t _{plh}	SAB,SBA (sorted data high)	A,B	MAX	40	25	11	48	43	48	58	13.8	
				35	20	9	48	43	48	58	9.1	
t _{phl}	SAB,SBA (sorted data low)	A,B	MAX	50	35	11	48	43	48	58	12	
				25	20	9	48	43	48	58	12.9	
t _{pZH}	\overline{OE}	A,B	MAX	55	17	9	61	44	61	56	13.2	
				65	20	14	61	44	61	56	14.4	
t _{pHZ}	\overline{OE}	A,B	MAX	35	10	9	61	44	61	44	10.9	
				35	16	9	61	44	61	44	10.5	
t _{pZL}	DIR	A,B	MAX	45	30	16	61	44	61	56	13.1	
				60	25	18	61	44	61	56	14.6	
t _{pBL}	DIR	A,B	MAX	30	10	10	61	44	61	44	12.6	
				30	16	10	61	44	61	44	11.8	

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ABT A Ver.	LVTH 3V	AC 11	CD74 AC	ACT 11	CD74 ACT	LVC 3V	
t _{max}			MIN	125	125	150	100	125	105	110	150	
t _{lw}	CLKBA,CLKAB "H"		MIN	4	4	3.3	5	4	4.8	4.5	3.3	
	CLKBA,CLKAB "L"			4	4	3.3	5	4	4.8	4.5	3.3	
	DATA			-	-	-	-	-	-	-	-	
t _{lu}	CLKBA,CLKAB "H"		MIN	3.5	3	1.2	4.5	2.5	4.5	2.5	1.5	
	CLKBA,CLKAB "L"			3	3	1.6	4.5	2.5	4.5	2.5	1.5	
t _h	CLKBA,CLKAB		MIN	0	0	0.8	1	2	2.5	2	1.7	
	CLOCK	A,B		7.8	5.6	4.7	11	13.5	13.5	15.5	8.4	
t _{plh}				8.4	5.6	4.7	12.2	13.5	14.9	15.5	8.4	
A,B	B,A	MAX	6.9	4.8	3.5	8.8	11	11.5	12.5	7.4		
t _{phl}	SAB,SBA (sorted data high)	A,B	MAX	7.1	6.5	4.9	9.4	12	11.5	14.5	8.6	
				7.9	5.9	4.9	10.7	12	13.5	14.5	8.6	
t _{plh}	SAB,SBA (sorted data low)	A,B	MAX	7.1	6.5	4.9	9.9	12	12.4	14.5	8.6	
				7.9	5.9	4.9	11	12	13.1	14.5	8.6	
t _{pZH}	\overline{OE}	A,B	MAX	6.3	6.3	5.2	12	13.5	14.4	15.5	8.2	
				8.8	8.8	5.2	13.1	13.5	15.3	15.5	8.2	
t _{pHZ}	\overline{OE}	A,B	MAX	8.3	5	5.5	8.9	13.5	11.6	15.5	7.5	
				7.5	4.5	5.5	8.3	13.5	10.6	15.5	7.5	
t _{pZL}	DIR	A,B	MAX	6.7	6.7	5.2	12.6	13.5	15.3	15.5	8.3	
				9.5	9.5	5.2	13.7	13.5	16.5	15.5	8.3	
t _{pBL}	DIR	A,B	MAX	7.7	5.7	5.6	8.7	13.5	11.3	15.5	7.9	
				8.2	6	5.6	8.1	13.5	10.3	15.5	7.9	


UNIT fmax : MHz other : ns

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. See www.ti.com/sc/logic for the most current data sheets.

OCTAL BUS TRANSCEIVERS AND REGISTERS

- Bidirectional Bus Tranceivers
- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- True Data Paths
- Open-Collector Outputs

Logic Diagram



FUNCTION TABLE

INPUTS						DATA I/O†		OPERATION OR FUNCTION	
G	DIR	CAB	CBA	SAB	SBA	A1-A8	B1-B8		
H	X	H to L	H to L	X	X	Input	Input	Isolation	
H	X	↑	↑	X	X	Input	Input	Store A and B data	
L	L	X	X	X	L	Output	Input	Real-time B data to A bus	
L	L	X	H to L	X	H	Output	Input	Stored B data to A bus	
L	H	X	X	L	X	Input	Output	Real-time A data to B bus	
L	H	H to L	X	H	X	Input	Output	Stored A data to B bus	

† The data output functions can be enabled or disabled by various signals at OE and DIR. Data input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I _{CC}	MAX	150	mA
V _{OH}	MAX	5.5	V
I _{OL}	MAX	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
t _W			MIN	30
t _{EW}		A,B	MIN	15
t _H		A,B	MIN	0
t _{PHL}	CLOCK	A,B	MAX	35
t _{PHL}			MAX	45
t _{PHL}	A,B	B,A	MAX	26
t _{PHL}			MAX	27
t _{PHL}	SAB,SBA (With Bus Input High)	A,B	MAX	50
t _{PHL}			MAX	45
t _{PHL}	SAB,SBA (With Bus Input Low)	A,B	MAX	60
t _{PHL}			MAX	30
t _{PHL}	G	A,B	MAX	40
t _{PHL}			MAX	50
t _{PHL}	DIR	A,B	MAX	35
t _{PHL}			MAX	40

UNIT: ns

OCTAL BUS TRANSCEIVERS AND REGISTERS

- Bidirectional Bus Tranceivers
- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Inverting Data Paths
- 3-State Outputs

Logic Diagram



FUNCTION TABLE

INPUTS					DATA I/O†		OPERATION OR FUNCTION		
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8		
H	X	H to L	H to L	X	X	Input	Input	Isolation	
H	X	↑	↑	X	X	Input	Input	Store A and B data	
L	L	X	X	X	L	Output	Input	Real-time B data to A bus	
L	L	X	H to L	X	H	Output	Input	Stored B data to A bus	
L	H	X	X	L	X	Input	Output	Real-time \bar{A} data to B bus	
L	H	H to L	X	H	X	Input	Output	Stored \bar{A} data to B bus	

† The data output functions can be enabled or disabled by various signals at OE and DIR. Data input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	SN74 HC	SN74 HCT	UNIT
I _{CC}	MAX	180	88	195	0.08	0.08	mA
I _{OH}	MAX	-15	-15	-15	-6	-6	mA
I _{OL}	MAX	24	24	48	6	6	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	SN74 HC	SN74 HCT
f _{max}			MIN	-	40	90	27	27
t _{tr}	CLKAB, CLKBA "H"		MIN	15	12.5	5	19	19
	CLKAB, CLKBA "L"		MIN	30	12.5	6	19	19
	DATA		MIN	30	-	-	-	-
t _{ts}	CLKAB, CLKBA		MIN	15	10	6	25	25
t _{th}	CLKAB, CLKBA		MIN	0	0	0	5	5
t _{PLH}	CLOCK	A,B	MAX	25	33	8.5	45	45
t _{PLH}			MAX	40	20	9	45	45
t _{PLH}	A,B	B,A	MAX	18	17	8	34	34
t _{PLH}			MAX	25	10	7	34	34
t _{PLH}	SAB,SBA (With Bus Input High)	A,B	MAX	55	25	11	48	48
t _{PLH}			MAX	40	21	9	48	48
t _{PLH}	SAB,SBA (With Bus Input Low)	A,B	MAX	40	39	11	48	48
t _{PLH}			MAX	40	22	9	48	48
t _{PZH}	$\overline{\text{OE}}$	A,B	MAX	50	22	9	61	61
t _{PZH}			MAX	55	22	15	61	61
t _{PZL}	$\overline{\text{OE}}$	A,B	MAX	45	10	9	61	61
t _{PZL}			MAX	35	15	9	61	61
t _{PZH}	DIR	A,B	MAX	40	27	16	61	61
t _{PZH}			MAX	45	19	18	61	61
t _{PZL}	DIR	A,B	MAX	35	14	10	61	61
t _{PZL}			MAX	30	15	10	61	61

UNIT f_{max} : MHz other : ns

OCTAL BUS TRANSCEIVERS AND REGISTERS

- Bus Tranceivers / Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Inverting Data Paths
- 3-State Outputs

Logic Diagram



FUNCTION TABLE

INPUTS						DATA I/O				OPERATION OR FUNCTION	
DEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1-A8		B1-B8			
L	H	H to L	H to L	X	X	Input		Input		Isolation	
L	H	↑	↑	X	X	Input		Input		Store A and B data	
X	H	↑	H to L	X	X	Input		Unspecified Output		Store A, hold B	
H	H	↑	↑	X	X	Input		Output		Store A in both registers	
L	X	H to L	↑	X	X	Unspecified Output		Input		Hold A, store B	
L	L	↑	↑	X	X	Input		Input		Store B in both registers	
L	L	X	X	X	L	Output		Input		Real-time \bar{B} data to A bus	
L	L	X	H to L	X	H	Output		Input		Stored \bar{B} data to A bus	
H	H	X	X	L	X	Input		Output		Real-time \bar{A} data to B bus	
H	H	H to L	X	H	X	Input		Output		Stored \bar{A} data to B bus	
H	L	H to L	H to L	H	H	Output		Output		Stored \bar{A} data to B bus and stored \bar{B} data to A bus	

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	SN74 HC	SN74 HCT	SN74 BCT	ABT	CD74 ACT	UNIT
I _{CC}	MAX	165	82	195	0.08	0.08	62	30	160	mA
I _{OIH}	MAX	-15	-15	-15	-6	-6	-15	-32	-24	mA
I _{OIL}	MAX	24	24	48	6	6	64	64	24	mA
I _{OI*}	MAX	-	48	-	-	-	-	-	-	mA

*651-1

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	SN74 HC	SN74 HCT	SN74 BCT	ABT	CD74 ACT
f _{max}			MIN	-	40	90	27	20	85	125	110
t _{tr}	CLKBA, CLKAB "H"		MIN	15	12.5	5	19	25	4.8	4	4.5
t _t	CLKBA, CLKAB "L"		MIN	15	12.5	6	19	25	7	4	4.5
t _{ts}	DATA		MIN	15	-	-	-	-	-	-	-
t _{th}	A,B		MIN	15	10	6	25	19	6	3	2.5
t _{th}	A,B		MIN	0	0	0	5	5	1	0	2
t _{phl}	CLOCK	A,B	MAX	24	32	8.5	45	45	11.7	5.6	15.5
t _{phl}				35	17	9	45	45	11.8	5.6	15.5
t _{phl}	A,B	B,A	MAX	18	18	9	34	34	12.6	6.2	12.5
t _{phl}				30	10	7	34	34	9.8	5.4	12.5
t _{phh}	SAB,SBA (With Bus Input High)	A,B	MAX	47	38	11	48	48	9.8	6.5	15.5
t _{phh}				33	21	9	48	48	15.5	5.9	15.5
t _{phh}	SAB,SBA (With Bus Input Low)	A,B	MAX	35	25	11	48	48	14.6	6.5	15.5
t _{phh}				30	21	9	48	48	12.8	5.9	15.5
t _{pzh}	OEBA	A	MAX	44	20	10	61	61	12	5.8	15.5
t _{pzl}				60	18	16	61	61	13.1	8.5	15.5
t _{pzh}	OEBA	A	MAX	38	9	9	61	61	10.2	5	15.5
t _{pzl}				30	12	9	61	61	9.6	4.1	15.5
t _{pzh}	OEAB	B	MAX	29	22	11	61	61	8.3	6.5	15.5
t _{pzl}				40	21	16	61	61	9.7	7.4	15.5
t _{pzh}	OEAB	B	MAX	38	12	10	61	61	15	5.5	15.5
t _{pzl}				30	14	11	61	61	12.3	5.1	15.5

UNIT f_{max} : MHz other : ns

OCTAL BUS TRANSCEIVERS AND REGISTERS

- Bus Tranceivers / Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- True Data Paths
- 3-State Outputs
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



FUNCTION TABLE

INPUTS		DATA I/O				OPERATION OR FUNCTION		
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	
L	H	H to L	H to L	X	X	Input	Input	Isolation Store A and B data
L	H	↑	↑	X	X	Input	Input	Store A, hold B Store A in both registers
X	H	↑	↑	H to L	X	Input	Unspecified Output	Hold A, store B Store B in both registers
H	H	↑	↑	X	X	Input	Input	Real-time B data to A bus Stored B data to A bus
L	X	H to L	↑	X	X	Unspecified Output	Input	Hold A, store B Store B in both registers
L	L	↑	↑	X	X	Input	Input	Real-time B data to A bus Stored B data to A bus
L	L	X	X	X	L	Output	Input	Real-time A data to B bus Stored A data to B bus
H	H	H to L	X	L	X	Input	Output	Real-time A data to B bus Stored A data to B bus
H	H	↑	↑	X	H	Input	Output	Real-time A data to B bus and stored A data to A bus
H	L	H to L	H to L	H	H	Output	Output	Real-time A data to B bus and stored A data to A bus

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	ABT	ABT Ver.A	UNIT
I _{CC}	MAX	180	88	211	0.08	0.16	0.08	0.16	69	30	30	mA
I _{OH}	MAX	-15	-15	-15	-6	-6	-6	-6	-15	-32	-32	mA
I _{OL}	MAX	24	24	48	6	6	6	6	64	64	64	mA

PARAMETER	MAX or MIN	LVTH 3V	AC 11	CD74 AC	ACT 11	CD74 ACT	LVC 3V	UNIT
I _{CC}	MAX	5	0.08	0.16	0.08	0.16	0.01	mA
I _{OH}	MAX	-32	-24	-24	-24	-24	-24	mA
I _{OL}	MAX	64	24	24	24	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT
f _{max}			MIN	-	40	90	27	20	20	17	77
t _{tr}	CLKBA, CLKAB "H"		MIN	15	12.5	5	19	24	25	38	6.5
	CLKBA, CLKAB "L"		MIN	15	12.5	6	19	24	25	38	6.5
	DATA		MIN	15	-	-	-	-	-	-	-
t _{su}	A,B High		MIN	15	10	6	25	18	19	18	5
t _{sl}	A,B Low		MIN	15	10	6	25	18	19	18	5
t _{th}	A,B		MIN	0	0	0	5	11	5	5	1
t _{PLH}	CLOCK	A,B	MAX	25	30	8.5	45	66	45	66	10.5
t _{PHL}				36	17	9	45	66	45	66	9.9
t _{PLH}	A,B	B,A	MAX	18	18	9	34	41	34	56	8.9
t _{PHL}				20	12	7	34	41	34	56	9.8
t _{PLH}	SAB,SBA (With Bus Input High)	A,B	MAX	35	35	11	48	51	48	69	13.1
t _{PHL}	SAB,SBA (With Bus Input Low)	A,B	MAX	32	20	9	48	51	48	69	8.5
t _{PLH}	SAB,SBA (With Bus Input High)	A,B	MAX	50	25	11	48	51	48	69	11.3
t _{PHL}	SAB,SBA (With Bus Input Low)	A,B	MAX	23	20	9	48	51	48	69	12.5
t _{PLH}	OEBA	A	MAX	45	17	10	61	53	61	68	10.6
t _{PLZ}	OEBA	A	MAX	54	18	16	61	53	61	68	12
t _{PHZ}	OEBA	A	MAX	38	10	9	61	53	61	53	10
t _{PLH}	OEAB	B	MAX	30	16	9	61	53	61	53	9.5
t _{PLZ}	OEAB	B	MAX	30	22	11	61	53	61	68	8.1
t _{PHZ}	OEAB	B	MAX	38	18	16	61	53	61	68	9.3
t _{PLH}	OEAB	B	MAX	38	10	10	61	53	61	53	11.6
t _{PLZ}	OEAB	B	MAX	30	16	11	61	53	61	53	11.3


PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ABT Ver.A	LVTH 3V	AC 11	CD74 AC	ACT 11	CD74 ACT	LVC 3V
f _{max}			MIN	125	125	150	105	125	105	110	100
t _{tr}	CLKBA, CLKAB "H"		MIN	4	4	3.3	4.8	4	4.8	4.5	3.3
	CLKBA, CLKAB "L"		MIN	4	4	3.3	4.8	4	4.8	4.5	3.3
	DATA		MIN	-	-	-	-	-	-	-	-
t _{su}	A,B High		MIN	3.5	3	1.2	4.5	2.5	4	2.5	1.9
t _{sl}	A,B Low		MIN	3.5	3	1.6	4.5	2.5	4	2.5	1.9
t _{th}	A,B		MIN	0	0	0.8	1	2	2.5	2	1.7
t _{PLH}	CLOCK	A,B	MAX	7.8	5.6	4.7	10.7	13.5	13.1	15.5	8
t _{PHL}				8.4	5.6	4.7	12	13.5	14.4	15.5	8
t _{PLH}	A,B	B,A	MAX	6.7	4.8	3.5	8.6	11	11.1	12.5	7.4
t _{PHL}				6.7	5.4	3.5	9.6	11	11.6	12.5	7.4
t _{PLH}	SAB,SBA (With Bus Input High)	A,B	MAX	6.9	6.5	4.9	9.1	12	11	14.5	8.7
t _{PHL}	SAB,SBA (With Bus Input Low)	A,B	MAX	7.7	5.9	4.9	10.7	12	13.3	14.5	8.7
t _{PLH}	SAB,SBA (With Bus Input High)	A,B	MAX	6.9	6.5	4.9	9.9	12	12.2	14.5	8.7
t _{PHL}	SAB,SBA (With Bus Input Low)	A,B	MAX	7.7	5.9	4.9	10.9	12	12.6	14.5	8.7
t _{PLH}	OEBA	A	MAX	5.8	5.8	5.2	10.9	13.5	12.6	15.5	7.4
t _{PLZ}	OEBA	A	MAX	8.5	8.5	5.2	12.2	13.5	13.8	15.5	7.4
t _{PHZ}	OEBA	A	MAX	8.2	5	5.5	7.6	13.5	9.5	15.5	7.5
t _{PLZ}	OEBA	A	MAX	6.8	4.1	5.5	7.1	13.5	9.3	15.5	7.5
t _{PHZ}	OEAB	B	MAX	6.5	6.5	4.7	11.3	13.5	15.2	15.5	7.1
t _{PLZ}	OEAB	B	MAX	7.4	7.4	4.7	12.3	13.5	16.1	15.5	7.1
t _{PHZ}	OEAB	B	MAX	6.9	5.5	5.6	7.6	13.5	10.3	15.5	7.4
t _{PLZ}	OEAB	B	MAX	6.2	5.1	5.6	7.2	13.5	9.3	15.5	7.4

UNIT f_{max} : MHz other : nsPRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. See www.ti.com/sc/logic for the most current data sheets.

OCTAL BUS TRANSCEIVERS AND REGISTERS

- Bus Tranceivers / Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Inverting Data Paths
- Outputs
 - A Bus: Open-Collector
 - B Bus: 3-State

Logic Diagram



FUNCTION TABLE

INPUTS						DATA I/O†		OPERATION OR FUNCTION	
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8		
L	H	H or L	H or L	X	X	Input	Input	Isolation	
L	H	↑	↑	X	X			Store A and B data	
X	H	↑	H or L	X	X	Input	Unspecified‡	Store A, hold B	
H	H	↑	↑	X‡	X	Input	Output	Store A in both registers	
L	X	H or L	↑	X	X	Unspecified‡	Input	Hold A, store B	
L	L	↑	↑	X	X‡	Output	Input	Store B in both registers	
L	L	X	X	X	L			Real-time B data to A bus	
L	L	X	H or L	X	H			Stored B data to A bus	
H	H	X	X	L	X	Input	Output	Real-time A data to B bus	
H	H	H or L	X	H	X			Stored A data to B bus	
H	L	H or L	H or L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus	

NOTES:

† The data output functions can be enabled or disabled by a variety of level combinations at GAB or GBA. Data input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition on the clock inputs.

‡ Select control = L: clocks can occur simultaneously.

Select control = H: clock must be staggered to load both registers.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	UNIT
I _{CC}	MAX	165	88	mA
I _{OH}	MAX	-15	-15	mA
I _{OL}	MAX	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS
t _{rw}	CLK 'H'		MIN	15	14.5
	CLK 'L'		MIN	30	14.5
	DATA		MIN	30	-
t _{su}	A, B		MIN	15	10
	A, B		MIN	0	0
t _{phl}	CLKBA	A	MAX	38	64
t _{phl}				39	22
t _{phl}	CLKAB	B	MAX	23	30
t _{phl}				36	17
t _{phl}	A	B	MAX	18	18
t _{phl}				30	15
t _{phl}	B	A	MAX	32	56
t _{phl}				24	15
t _{phl}	SBA (B 'H')	A	MAX	57	62
t _{phl}				39	25
t _{phl}	SBA (B 'L')	A	MAX	51	62
t _{phl}				35	25
t _{phl}	SAB (A 'H')	B	MAX	48	35
t _{phl}				33	22
t _{phl}	SAB (A 'L')	B	MAX	36	25
t _{phl}				30	22
t _{phl}	OEBA	A	MAX	35	30
t _{phl}				55	24
t _{pzh}	OEAB	B	MAX	29	22
t _{pzl}				38	22
t _{pzh}	OEAB	B	MAX	39	14
t _{pzl}				29	16

UNIT:ns


OCTAL BUS TRANSCEIVERS AND REGISTERS

- Bus Tranceivers / Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- True Data Paths
- Outputs

A Bus: Open-Collector

B Bus: 3-State

Logic Diagram



FUNCTION TABLE

INPUTS					DATA I/O		OPERATION OR FUNCTION	
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	
L	H	H to L	H to L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H to L	X	X	Input	Unspecified Output	Store A, hold B
H	H	↑	↑	X	X	Input	Output	Store A in both registers
L	X	H to L	↑	X	X	Unspecified Output	Input	Hold A, store B
L	L	↑	↑	X	X	Input	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time \bar{B} data to A bus
L	L	X	H to L	X	H	Output	Input	Stored \bar{B} data to A bus
H	H	X	X	L	X	Input	Output	Real-time \bar{A} data to B bus
H	H	H to L	X	H	X	Input	Output	Stored \bar{A} data to B bus
H	L	H to L	H to L	H	H	Output	Output	Stored \bar{A} data to B bus and stored \bar{B} data to A bus

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	UNIT
I_{CC}	MAX	180	88	mA
I_{OH}	MAX	-15	-15	mA
I_{OL}	MAX	24	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS
t_{R}	CLKBA, CLKAB "H"		MIN	15	14.5
	CLKBA, CLKAB "L"		MIN	30	14.5
	DATA		MIN	30	-
	A, B		MIN	15	10
t_{SU}	A, B		MIN	0	0
t_{th}	A, B				
t_{PLH}	CLKBA	A	MAX	33	64
t_{PHL}				36	22
t_{PLH}	CLKAB	B	MAX	21	30
t_{PHL}				33	17
t_{PLH}	A	B	MAX	18	18
t_{PHL}				30	15
t_{PLH}	B	A	MAX	27	56
t_{PHL}				21	21
t_{PLH}	SBA (B "H")	A	MAX	48	62
t_{PHL}				32	25
t_{PLH}	SBA (B "L")	A	MAX	54	62
t_{PHL}				29	25
t_{PLH}	SAB (A "H")	B	MAX	35	25
t_{PHL}				27	22
t_{PLH}	SAB (A "L")	B	MAX	45	35
t_{PHL}				21	22
t_{PLH}	OEBA	A	MAX	35	30
t_{PHL}				53	24
t_{PZH}	OEAB	B	MAX	29	22
t_{PLZ}				33	22
t_{PHZ}	OEAB	B	MAX	39	14
t_{PLZ}				29	16

UNIT: ns

OCTAL BUS TRANSCEIVERS WITH 8-BIT PARITY GENERATORS/CHECKERS

- Combines SN74F245 and SN74F280B Functions in One Package
- 3-State Outputs
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	F	SN74 BCT	ABT	ACT 11	UNIT
I _{CCH}	MAX	125	2	0.25	0.08	mA
I _{CCL}	MAX	150	90	40	0.08	mA
I _{CCZ}	MAX	145	1	0.25	0.08	mA
I _{OH} A1-A9	MAX	-3	-3	-32	-24	mA
I _{OH} B1-B9, PARITY, ERR	MAX	-12	-15	-32	-24	mA
I _{OL} A1-A8	MAX	24	24	64	24	mA
I _{OL} B1-B8, PARITY, ERR	MAX	64	64	64	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	F	SN74 BCT	ABT	ACT 11
I _{PLH}	A,B	B,A	MAX	8	6.6	4.6	9.4
I _{PLH}			MAX	8	9	4.3	9.4
I _{PLH}	A	PARITY	MAX	16	15.4	8.1	14.4
I _{PLH}			MAX	16	15.9	7.7	15
I _{PLH}	ODD/EVEN	PARITY, ERR	MAX	12	7.1	4.9	10.7
I _{PLH}			MAX	12.5	9	4.9	11.3
I _{PLH}	B	ERR	MAX	22.5	15.3	7.9	23.6
I _{PLH}			MAX	22.5	15.5	7.8	24.6
I _{PLH}	PARITY	ERR	MAX	16.5	13.2	7.7	14.6
I _{PLH}			MAX	17	13.9	7.5	14.7
I _{PZH}	OE	A, B, PARITY	MAX	9	9.1	6.5	12.1
I _{PZL}			MAX	11	16.3	6.5	13.8
I _{PZH}	OE	ERR	MAX	9	9.1	6.6	12.1
I _{PZL}			MAX	11	16.3	9.2	13.8
I _{PHZ}	OE	A, B, PARITY, ERR	MAX	8	9.1	6.2	12.1
I _{PZL}			MAX	6.5	8	7.8	11.6

UNIT: ns

8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES

- 3-State I/O-Type Read-Back Inputs
- True Outputs
- Bus-Structured Pinout

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	ALS	UNIT
I _{CC}		MAX	73	mA
I _{OH}	Q	MAX	-2.6	mA
	D	MAX	-0.4	mA
I _{OL}	Q	MAX	24	mA
	D	MAX	8	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t _W	LE "H"		MIN	10
	CLR "L"		MIN	10
	PRE "L"		MIN	10
t _{SW}	DATA (LE)		MIN	10
	DATA (OERB)		MIN	10
	DATA (LE)		MIN	5
t _{PLH}	D	Q	MAX	14
t _{PLH}				18
t _{PLH}	LE	Q	MAX	21
t _{PLH}				27
t _{PLH}	CLR	Q	MAX	29
t _{PLH}				32
t _{PLH}	PRE	Q	MAX	22
t _{PLH}				28
t _{PH}	OERB	D	MAX	21
t _{PH}				14
t _{PD}	OE1 , OE2	Q	MAX	21
t _{PD}				14

UNIT: ns

8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES

- 3-State I/O-Type Read-Back Inputs
- Inverted Outputs
- Bus-Structured Pinout

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	ALS	UNIT
I _{CC}		MAX	79	mA
I _{OH}	Q	MAX	-2.6	mA
	D	MAX	-0.4	mA
I _{OL}	Q	MAX	24	mA
	D	MAX	8	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t _W	LE "H"		MIN	10
	CLR "L"		MIN	10
	PRE "L"		MIN	10
t _{SU}	DATA (LE)		MIN	10
	DATA (OERB)		MIN	10
	DATA (LE)		MIN	5
t _{PLH}	D	\bar{Q}	MAX	20
t _{PLH}				15
t _{PLH}	LE	\bar{Q}	MAX	28
t _{PLH}				22
t _{PLH}	CLR	\bar{Q}	MAX	24
t _{PLH}		D		26
t _{PLH}	PRE	\bar{Q}	MAX	25
t _{PLH}		D		28
t _{EN}	OERB	D	MAX	21
t _{EN}				14
t _{DIS}	OE1 , OE2	\bar{Q}	MAX	21
t _{DIS}				14

UNIT: ns

SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER

- Fully Synchronous Operation for Counting and Programming
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I _{CC}	MAX	34	mA
I _{OH}	MAX	-0.4	mA
I _{OL}	MAX	8	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
f _{max}			MIN	25
t _{tr}			MIN	20
t _{su}	A,B,C,D		MIN	25
	ENP,ENT		MIN	40
	LOAD		MIN	30
	U/D		MIN	45
	t _{th}		MIN	0
t _{PLH}	CLOCK	\overline{RCO}	MAX	40
t _{PHL}				60
t _{PLH}	CLOCK	Q	MAX	27
t _{PHL}				27
t _{PLH}	ENT	\overline{RCO}	MAX	17
t _{PHL}				45
t _{PLH}	U/D	\overline{RCO}	MAX	35
t _{PHL}				40

UNIT fmax : MHz other : ns

4-BY-4 REGISTER FILE

- Separate Read / Write Addressing Permits Simultaneous Reading and Writing
- Organized as 4 Words of 4 Bits
- Expandable to 512 Words of n-Bits
- 3-State Outputs

Logic Diagram



FUNCTION TABLE

WRITE INPUTS			WORD			
W _B	W _A	̄G _W	0	1	2	3
L	L	L	Q = D	Q ₀	Q ₀	Q ₀
L	H	L	Q ₀	Q = D	Q ₀	Q ₀
H	L	L	Q ₀	Q ₀	Q = D	Q ₀
H	H	L	Q ₀	Q ₀	Q ₀	Q = D
X	X	H	Q ₀	Q ₀	Q ₀	Q ₀

READ INPUTS			OUTPUTS			
R _B	R _A	̄G _R	Q1	Q2	Q3	Q4
L	L	L	W0B1	W0B2	W0B3	W0B4
L	H	L	W1B1	W1B2	W1B3	W1B4
H	L	L	W2B1	W2B2	W2B3	W2B4
H	H	L	W3B1	W3B2	W3B3	W3B4
X	X	H	Z	Z	Z	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	50	0.16	0.16	mA
I _{OH}	MAX	-2.6	-6	-6	mA
I _{OL}	MAX	8	6	6	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	CD74 HC	CD74 HCT
t _W			MIN	25	24	30
t _{WS(D)}			MIN	10	18	18
t _{WS(W)}			MIN	15	18	30
t _{HD(D)}			MIN	15	5	5
t _{HD(W)}			MIN	5	5	5
t _{latch}			MIN	25	30	38
t _{PH}	Read Select	Q	MAX	40	59	53
t _{PHL}				45	59	53
t _{PH}	Write Enable	Q	MAX	45	75	75
t _{PHL}				50	75	75
t _{PH}	Data	Q	MAX	45	75	75
t _{PHL}				40	75	75
t _{PZH}	Read Enable	Q	MAX	35	45	57
t _{PZL}				40	45	57
t _{PHZ}	Read Disable	Q	MAX	50	45	53
t _{PZL}				35	45	53

UNIT: ns

16-BIT SHIFT REGISTER

- 16-Bit Serial-In, Serial-Out Shift Register with 16-Bit Parallel-Out Storage Register
- Performs Serial-to-Parallel Conversion

Logic Diagram

† When PE is active, data synchronously parallel loaded into the shift registers form the 16 P inputs and no shifting takes place.

FUNCTION TABLE

INPUTS					SHIFT REGISTER FUNCTIONS				STORAGE REGISTER FUNCTIONS		
CS	R/W	SH CLK	STRCLR	MODE/STRCLK	SER/Q15	SHIFT	READ FROM SERIAL INPUT	WRITE INTO SERIAL INPUT	PARALLEL LOAD	CLEAR	LOAD
H	X	X	X	X	Z	NO	NO	NO	NO	NO	NO
X	X	X	L	X						YES	
L	L	↓	X	X	Z	YES	NO	YES	NO		
L	H	X	X	X	Q15	YES	YES	NO	NO		NO
L	H	↓	X	L	Q14n	YES	YES	NO	NO		NO
L	H	↓	L	X	L	NO	YES	YES	YES	YES; NO	NO
L	H	↓	H	X	Y15n	NO	YES	NO	YES	NO	NO
L	L	X	H	↑	Z		NO			NO	YES

RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	UNIT
Icc		MAX	80	mA
Ioh	SER/Q15	MAX	-2.6	mA
	Y0-Y15	MAX	-0.4	mA
Iol	SER/Q15	MAX	24	mA
	Y0-Y15	MAX	8	mA

SWITCHING CHARACTERISTICS


PARAMETER		INPUT	OUTPUT	MAX or MIN	LS
f_{max}				MIN	20
t_{tr}	CLK			MIN	20
	CLR			MIN	20
t_{tsu}	SER/Q15			MIN	20
	Y0-Y15			MIN	20
t_h	Mode			MIN	35
	R/W, CS			MIN	35
t_{th}	SER/Q15			MIN	0
	Y0-Y15			MIN	0
	Mode			MIN	0
t_{plh}		STRCLR	Y0-Y15	MAX	40
t_{phl}		MODE/STRCLK	Y0-Y15	MAX	45
t_{phl}					45
t_{plh}		SH CLK	SER/Q15	MAX	33
t_{phl}					40

UNIT f_{max} : MHz other : ns

16-BIT SHIFT REGISTER

- 16-Bit Parallel-In, Serial-Out Shift Register
- Performs Parallel-to-Serial Conversion

Logic Diagram



† When PE is active, data synchronously parallel loaded into the shift registers form the 16 P inputs and no shifting takes place.

FUNCTION TABLE

INPUTS				SER/Q15	OPERATION
CS	R/W	MODE	CLK		
H	X	X	X	Z	Do nothing
L	L	X	↓	Z	Shift and write (serial load)
L	H	L	↓	Q14n	Shift and read
L	H	H	↓	P15	parallel load

RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	UNIT
ICC		MAX	40	mA
I _{OH}	SER/Q15	MAX	-2.6	mA
	P0-P15	MAX	-0.4	mA
I _{OL}	SER/Q15	MAX	24	mA
	P0-P15	MAX	8	mA

SWITCHING CHARACTERISTICS


PARAMETER		INPUT	OUTPUT	MAX or MIN	LS
f _{max}				MIN	20
t _{tr}	CLK			MIN	20
	CLR				20
t _{su}	SER/Q15			MIN	20
	P0-P15				20
t _{th}	Mode			MIN	35
	R/W,CS				35
t _{ph}	SER/Q15			MIN	0
	P0-P15				0
	Mode				0
t _{phL}		CLK	SER/Q15	MAX	33
t _{phH}					40
t _{pZH}		CS, R/W	SER/Q15	MAX	45
t _{pZL}					45
t _{pHZ}		CS, R/W	SER/Q15	MAX	40
t _{pZL}					40

UNIT f_{max} : MHz other : ns

ADDRESS COMPARATOR

- 12-Bit Address Comparator with Enable

Logic Diagram



FUNCTION TABLE

G	INPUTS												OUTPUT Y			
	P3	P2	P1	P0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	L
L	L	L	H	L	L	H	H	H	H	H	H	H	H	H	H	L
L	L	L	H	L	L	H	H	H	H	H	H	H	H	H	H	L
L	L	L	H	H	L	L	H	H	H	H	H	H	H	H	H	L
L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	H	L
L	L	H	H	L	L	L	L	L	L	L	L	L	L	H	H	L
L	H	H	H	L	L	L	L	L	L	L	L	L	L	L	H	L
L	H	H	L	L	L	L	L	L	L	L	L	L	L	L	H	L
L	H	H	L	H	L	L	L	L	L	L	L	L	L	L	H	L
L	H	H	H	L	L	L	L	L	L	L	L	L	L	L	H	L
L	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L
L	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L
L	All other combinations												H			
H	Any combination												H			

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	SN74 HC	UNIT
I _{CC}	MAX	28	0.08	mA
I _{OH}	MAX	-2.6	-4	mA
I _{OL}	MAX	24	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	SN74 HC
I _{PLH}	Any P	Y	MAX	25	375
I _{PHL}				35	375
I _{PLH}	Any A	Y	MAX	22	78
I _{PHL}				30	78
I _{PLH}	G	Y	MAX	13	31
I _{PHL}				25	31

UNIT: ns

8-BIT IDENTITY COMPARATOR

- Totem-Pole Outputs
- Hysteresis at P and Q Inputs
- 20k Ω Pullup Resistors on the Q Inputs

Logic Diagram



FUNCTION TABLE

DATA INPUT P, Q	OUTPUTS	
	$\bar{P} = \bar{Q}$	$\bar{P} > \bar{Q}$
P=Q	L	H
P>Q	H	L
P<Q	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	SN74 HC	UNIT
I _{CC}	MAX	70	0.11	mA
I _{INH}	MAX	-0.4	-4	mA
I _{OL}	MAX	24	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	SN74 HC
I _{PLH}	P	$\bar{P} = \bar{Q}$	MAX	25	69
I _{PHL}				25	69
I _{PLH}	Q	$\bar{P} = \bar{Q}$	MAX	25	69
I _{PHL}				25	69
I _{PLH}	P	$\bar{P} > \bar{Q}$	MAX	30	69
I _{PHL}				30	69
I _{PLH}	Q	$\bar{P} > \bar{Q}$	MAX	30	69
I _{PHL}				30	69

UNIT: ns

8-BIT IDENTITY COMPARATOR

- Totem-Pole Outputs
- Hysteresis at P and Q Inputs

Logic Diagram



FUNCTION TABLE

DATA INPUT P, Q	OUTPUTS	
	$\overline{P} = Q$	$\overline{P} > Q$
$P = Q$	L	H
$P > Q$	H	L
$P < Q$	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	SN74 HC	UNIT
I_{CC}	MAX	65	0.08	mA
I_{OH}	MAX	-0.4	-4	mA
I_{OL}	MAX	24	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	SN74 HC
t_{PLH}	P	$\overline{P} = \overline{Q}$	MAX	25	69
				25	69
t_{PHL}	Q	$\overline{P} = \overline{Q}$	MAX	25	69
				25	69
t_{PLH}	P	$\overline{P} > \overline{Q}$	MAX	30	69
				30	69
t_{PHL}	Q	$\overline{P} > \overline{Q}$	MAX	30	69
				30	69

UNIT: ns

8-BIT IDENTITY COMPARATOR

- Totem-Pole Outputs
- Hysteresis at P and Q Inputs

Logic Diagram



FUNCTION TABLE

DATA	INPUTS		OUTPUTS	
	ENABLE		$\overline{P=Q}$	$\overline{P>Q}$
P, Q	$\overline{G1}$	$\overline{G2}$		
P=Q	L	L	L	H
P>Q	L	L	H	L
P<Q	L	L	H	H
X	H	H	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I_{CC}	MAX	75	mA
I_{OH}	MAX	-0.4	mA
I_{OL}	MAX	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
t_{PLH}	P	$\overline{P = Q}$	MAX	25
t_{PHL}				30
t_{PLH}	Q	$\overline{P = Q}$	MAX	25
t_{PHL}				30
t_{PLH}	$\overline{G1}$	$\overline{P = Q}$	MAX	20
t_{PHL}				30
t_{PLH}	P	$\overline{P > Q}$	MAX	30
t_{PHL}				30
t_{PLH}	Q	$\overline{P > Q}$	MAX	30
t_{PHL}				30
t_{PLH}	$\overline{G2}$	$\overline{P > Q}$	MAX	30
t_{PHL}				25

UNIT: ns

8-BIT IDENTITY COMPARATOR

- Totem-Pole Outputs
- Hysteresis at P and Q Inputs

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUT
DATA	ENABLE	$\overline{P=Q}$
P, Q	\overline{G}	$\overline{P=Q}$
P=Q	L	L
P>Q	L	H
P<Q	L	H
X	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	65	19	0.08	0.16	0.16	mA
I _{OHL}	MAX	-0.4	-2.6	-4	-4	-4	mA
I _{OIL}	MAX	24	24	4	4	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	SN74 HC	CD74 HC	CD74 HCT
I _{PLH}	P	$\overline{P = Q}$	MAX	18	12	53	51	51
				23	20	53	51	51
I _{PHL}	Q	$\overline{P = Q}$	MAX	18	12	53	51	51
				23	20	53	51	51
I _{PLH}	\overline{G}	$\overline{P = Q}$	MAX	18	12	30	36	36
				20	22	30	36	36

UNIT: ns

SYNCHRONOUS UP/DOWN COUNTER WITH OUTPUT REGISTER, MULTIPLEXED THREE-STATE OUTPUT

- Multiplexed Outputs for Counter or Latched Data
- 3-State Outputs Drive Bus Lines Directly
- Binary Counter, Direct Clear

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	UNIT
I _{CC}		MAX	70	mA
I _{OH}	Q	MAX	-2.6	mA
	RCO		-0.4	mA
I _{OL}	Q	MAX	24	mA
	RCO		8	mA

SWITCHING CHARACTERISTICS


PARAMETER		INPUT	OUTPUT	MAX or MIN	LS
t _W	CCK			MIN	25
	RCK				25
t _{WU}	A thru D			MIN	30
	ENT, ENP				30
t _H	U/D				35
				MIN	0
t _{PLH}	CCK *	RCO		MAX	40
t _{PLH}					40
t _{PLH}	ENT	RCO		MAX	20
t _{PLH}					20
t _{PLH}	CCK *	Q		MAX	20
t _{PLH}					25
t _{PLH}	RCK *	Q		MAX	20
t _{PLH}					25
t _{PLH}	CCLR *	Q		MAX	40
t _{PLH}					25
t _{PLH}	R / C	Q		MAX	25
t _{PLH}					25

UNIT: ns

SYNCHRONOUS UP/DOWN COUNTER WITH OUTPUT REGISTER, MULTIPLEXED THREE-STATE OUTPUT

- Multiplexed Outputs for Counter or Latched Data
- 3-State Outputs Drive Bus Lines Directly
- Binary Counter, Synchronous Clear

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I _{CC}	MAX	70	mA
I _{OH}	Q	MAX	-2.6 mA
	RCO	MAX	-0.4 mA
I _{OL}	Q	MAX	24 mA
	RCO	MAX	8 mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
t _W	CCK		MIN	25
	RCK			25
t _{SU}	A thru D			30
	ENT, ENP		MIN	30
	U/D			35
t _U	CCLR			30
t _{PLH}	CCK *	RCO	MIN	0
t _{PLH}			MAX	40
t _{PLH}				40
t _{PLH}	ENT	RCO	MAX	20
t _{PLH}				20
t _{PLH}	CCK *	Q	MAX	20
t _{PLH}				25
t _{PLH}	RCK *	Q	MAX	20
t _{PLH}				25
t _{PLH}	R/C	Q	MAX	25
t _{PLH}				25

UNIT: ns

OCTAL BUFFER/LINE DRIVER/LINE RECEIVER WITH OPEN-COLLECTOR OUTPUTS

- Eliminate the Need for 3-State Overlap Protection
- pnp Inputs Reduce dc Loading
- Open-Collector Versions of SN74AS240A

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AS	SN74 BCT	UNIT
I_{CC}	MAX	80	86	mA
V_{OH}	MAX	5.5	5.5	V
I_{OL}	MAX	64	64	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	AS	SN74 BCT
t_{PLH}	A	Y	MAX	19	11.3
				6	4.2
t_{PHL}	\overline{OE}	Y	MAX	19.5	16.5
				7.5	10.3

UNIT:ns

OCTAL BUFFER/LINE DRIVER/LINE RECEIVER WITH OPEN-COLLECTOR OUTPUTS

- Eliminate the Need for 3-State Overlap Protection
- pnp Inputs Reduce dc Loading
- Open-Collector Versions of SN74AS241

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AS	SN74 BCT	SN64 BCT	UNIT
I _{CC}	MAX	95	77	77	mA
V _{OH}	MAX	5.5	5.5	5.5	V
I _{OL}	MAX	64	64	64	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AS	SN74 BCT	SN64 BCT
I _{PLH}	A	Y	MAX	18.5	10.1	10.1
I _{PHL}				6	6.6	6.6
I _{PLH}	1OE	1Y	MAX	20	19.7	19.7
I _{PHL}				7	6.9	6.9
I _{PLH}	2OE	2Y	MAX	21	18	18
I _{PHL}				7.5	8.5	8.5

UNIT:ns

OCTAL BUFFER/LINE DRIVER/LINE RECEIVER WITH OPEN-COLLECTOR OUTPUTS

- Open-Collector Outputs Drive Bus Lines or Buffer Memory Address Registers
- pnp Inputs Reduce dc Loading
- Open-Collector Versions of SN74ALS244 and SN74AS244

Logic Diagram**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	MAX or MIN	ALS	AS	SN74 BCT	UNIT
I_{CC}	MAX	19	94	76	mA
V_{OH}	MAX	5.5	5.5	5.5	V
I_{OL}	MAX	24	64	64	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS	SN74 BCT
				15	18.5	10
t_{PHL}	A	Y	MAX	12	6	7.2
				16	18.5	17.5
t_{PHL}	\overline{OE}	Y	MAX	13	7	9.9

UNIT:ns

HEX 2-INPUT NAND DRIVERS

- $Y = \overline{A \cdot B}$
- High Capacitive-Drive Capability

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	SN74 HC	UNIT
I _{CC}	MAX	12	27	0.08	mA
I _{OH}	MAX	-15	-48	-6	mA
I _{OL}	MAX	24	48	6	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS	SN74 HC
I _{PLH}	A, B	Y	MAX	7	4	25
I _{PHL}			MAX	8	4	25

UNIT:ns

805

HEX 2-INPUT NOR DRIVERS

- $Y = \overline{A + B}$
- High Capacitive-Drive Capability


FUNCTION TABLE

INPUTS	OUTPUT	
A	B	Y
H	X	L
X	H	L
L	L	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	SN74 HC	UNIT
I_{CC}	MAX	14	32	0.08	mA
I_{OH}	MAX	-15	-48	-6	mA
I_{OL}	MAX	24	48	6	mA

Logic Diagram



SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS	SN74 HC
t_{PLH}	A, B	Y	MAX	7	4.3	24
t_{PHL}			MAX	8	4.3	24

UNIT:ns

808

HEX 2-INPUT AND DRIVERS

- $Y = A + B$
- High Capacitive-Drive Capability


FUNCTION TABLE

INPUTS	OUTPUT	
A	B	Y
H	H	H
L	X	L
X	L	L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	AS	UNIT
I_{CC}	MAX	0.08	33	mA
I_{OH}	MAX	-6	-48	mA
I_{OL}	MAX	6	48	mA

Logic Diagram



SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	AS
t_{PLH}	A, B	Y	MAX	25	6
t_{PHL}			MAX	25	6

UNIT:ns

10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUT

- Outputs Have Undershoot-Protection Circuitry
- Power-Up High-Impedance State

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUT	
OE	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q_0
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AS	ABT	LVC	UNIT
I_{CC}	MAX	113	38	0.01	mA
I_{OH}	MAX	-24	-32	-24	mA
I_{OL}	MAX	48	64	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AS	ABT	LVC 3V
				High	MIN	
t_{R}		High	MIN	8	2.9	3.3
				8	3.8	3.3
t_{SU}		Low	MIN	6	2.1	1.9
				0	1.3	1.5
t_{PHL}	CLK	Q	MAX	7.5	6.2	7.3
				13	6.7	7.3
t_{PLH}		Q	MAX	11	5.8	7.6
				12	6.3	7.6
t_{PZH}	\overline{OE}	Q	MAX	8	6.7	6.2
				8	6.5	6.2
t_{PZL}	\overline{OE}	Q	MAX	8	6.7	6.2
				8	6.5	6.2

UNIT: ns

9-BIT BUS INTERFACE FLIP-FLOP WITH 3-STATE OUTPUT

- Functionally Equivalent to AMD's AM29823 and AM29824
- Outputs Have Undershoot-Protection Circuitry
- Power-Up High-Impedance State

Logic Diagram

FUNCTION TABLE

INPUTS				OUTPUT	
OE	CLR	CLKEN	CLK	D	Q
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↑	L	L
L	H	H	X	X	Q ₀
H	X	X	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AS	ABT	LVC 3V	UNIT
I _{CC}	MAX	103	38	0.01	mA
I _{OH}	MAX	-24	-32	-24	mA
I _{OL}	MAX	48	64	24	mA

SWITCHING CHARACTERISTICS


PARAMETER		INPUT	OUTPUT	MAX or MIN	AS	ABT	LVC 3V
t _W	CLR 'L'			MIN	6.5	5.5	3.3
	CLK 'H'				8	2.9	3.3
	CLK 'L'				8	3.8	3.3
t _{SW}	CLR			MIN	8	2.5	1
	DATA				6	2.1	1.3
	CLKEN 'H'				7.5	2	1.8
	CLKEN 'L'			MIN	-	3.3	1.8
	DATA				-	1.3	2
t _H	CLKEN 'H'			MIN	-	1	-
	CLKEN 'L'				0	2	1.3
	t _{PLH}				7.5	6.8	8
t _{PHL}	CLK		Q	MAX	13	6.7	8
	CLKE				15.5	7.1	7.9
t _{PZH}	OE		Q	MAX	11	6	7.2
					12	6.5	7.2
t _{PZL}	OE		Q	MAX	8	7.5	6
					8	6.9	6

UNIT: ns

8-BIT BUS INTERFACE FLIP-FLOP WITH 3-STATE OUTPUT

- Improved $I_{O\bar{H}}$ Specifications (Max: -24mA)
- Outputs Have Undershoot-Protection Circuitry
- Power-Up High-Impedance State

Logic Diagram



FUNCTION TABLE

INPUTS					OUTPUT
OE	CLR	CLKEN	CLK	D	Q
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↑	L	L
L	H	H	X	X	Q ₀
H	X	X	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AS	UNIT
I _{CC}	MAX	95	mA
I _{OH}	MAX	-24	mA
I _{OL}	MAX	48	mA

SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX or MIN	AS
t _W	CLR "L"	CLK "H"	Q	MIN	4
	CLK "H"				8
	CLK "L"				8
	CLR	DATA	Q	MIN	8
	DATA				6
	CLKEN				6
t _S	t _W	CLK	Q	MIN	0
	t _{PLH}				7.5
	t _{PHL}			MAX	13
	t _{PLL}	CLR	Q		15.5
	t _{PZH}	OE	Q	MAX	11
	t _{PZL}				12
	t _{PHZ}	OE	Q	MAX	8
	t _{PZL}				8

UNIT: ns

10-BIT BUFFERS/BUS DRIVERS

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

FUNCTION TABLE

INPUTS		OUTPUT	
OE1	OE2	A	Y
L	L	H	H
L	L	L	L
X	H	X	Z
H	X	X	Z


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	AC 11	ACT 11	LVC 3V	UNIT
ICC	MAX	40	0.08	0.08	0.01	mA
IOH	MAX	-32	-24	-24	-24	mA
IOL	MAX	64	24	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	AC 11	ACT 11	LVC 3V
tPLH	A	Y	MAX	4.8	8.7	9.2	6.7
tPHL				4.7	9.7	11.2	6.7
tPZH			MAX	5.9	9.7	11.3	7.3
tPZL			MAX	6.9	13	14	7.3
tPHZ	OE	Y	MAX	6.8	9.1	12	6.7
tPLZ				6.9	8.8	11.6	6.7

UNIT: ns

Logic Diagram

To Nine Other Channels

10-BIT BUFFERS/BUS DRIVERS

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

FUNCTION TABLE

INPUTS		OUTPUT	
OE1	OE2	A	Y
L	L	H	L
L	L	L	H
H	X	X	Z
X	H	X	Z


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AC 11	ACT 11	LVC 3V	UNIT
ICC	MAX	0.08	0.08	0.01	mA
IOH	MAX	-24	-24	-24	mA
IOL	MAX	24	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AC 11	ACT 11	LVC 3V
tPLH	A	Y	MAX	9.5	10.2	6.7
tPHL				10.4	11.7	6.7
tPZH			MAX	10.7	12.1	7.3
tPZL			MAX	13.2	14.7	7.3
tPHZ	OE	Y	MAX	9.6	12.3	6.7
tPLZ				9.2	11.7	6.7

UNIT: ns



To Nine Other Channels


HEX 2-INPUT OR DRIVERS

- $Y = A + B$
- High Capacitive-Drive Capability

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
H	X	H
X	H	H
L	L	L

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	SN74 HC	UNIT
I _{CC}	MAX	16	36	0.08	mA
I _{OH}	MAX	-15	-48	-6	mA
IOL	MAX	24	48	6	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS	SN74 HC
I _{PLH}	A, B	Y	MAX	9	6.3	25
I _{PHL}			MAX	8	6.3	25

UNIT:ns

10-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

Logic Diagram



FUNCTION TABLE

INPUTS						OUTPUTS AND I/O			FUNCTION	
OEB	OEA	CLR	CLK	Ai Σ OF H's	Bi Σ OF H's	A	B	PARITY	ERR	
L	H	X	X	Odd Even	NA	NA	A	L	NA	A data to B bus and generate parity
H	L	H	↑	NA	Odd Even	B	NA	NA	H L	B data to A bus and check parity
X	X	L	X	X	X	X	NA	NA	H	Check error flag register
H	H	No ↑	X							NC
L	H	No ↑	X			Z	Z	Z	H	
H	H	Odd Even	↑	X					L	Isolation
L	L	X	X	Odd Even	NA	NA	A	H L	NA	A data to B bus and generate inverted parity

INPUTS		INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT	FUNCTION
CLR	CLK	POINT P	ERR _{n-1†}	ERR	
H	↑	H	H	H	
H	↑	X	L	H	Sample
L	X	L	X	L	
L	X	X	X	H	Clear

† The state of ERR before any changes at CLR, CLK, or point P

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	UNIT
I _{CC}	MAX	38	mA
I _{OH}	MAX	-32	mA
I _{OL}	MAX	64	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
I _{PLH}	A or B	B or A	MAX	5.3
I _{PHL}				5.3
I _{PLH}	A	PARITY	MAX	11.2
I _{PHL}				11
I _{PZH}	<u>OE</u>	PARITY	MAX	10.5
I _{PZL}				10
I _{PZH}	CLR	<u>ERR</u>	MAX	5.2
I _{PHL}				6.2
I _{PZH}	<u>OE</u>	A,B, or PARITY	MAX	6.5
I _{PZL}				6.5
I _{PZH}	<u>OE</u>	A,B, or PARITY	MAX	7.9
I _{PLZ}				8.1

UNIT: ns

10-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Provide Extra Bus-Driving Latches Necessary for Wider Address/Data Paths or Buses with Parity
- Power-Up High-Impedance State

Logic Diagram

FUNCTION TABLE

INPUTS			OUTPUT
\overline{OE}	LE	D	Q
L	H	H	L
L	H	L	H
L	L	X	Q_0
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	ABT	LVC 3V	UNIT
I_{CC}	MAX	62	94	38	0.01	mA
I_{OH}	MAX	-2.6	-24	-32	-24	mA
I_{OL}	MAX	24	48	64	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS	ABT	LVC 3V	
t_{Rw}			MIN	20	4	3.3	3.3	
t_{Rw}	High			10	2.5	2.5	2.1	
t_{Rw}	Low			10	2.5	1.5	2.1	
t_h				5	2.5	1.5	1	
t_{PLH}	D	Q	MAX	13	6.5	6.2	6.7	
t_{PHL}				13	10.5	6.2	6.7	
t_{PLH}	LE	Q	MAX	21	12	6.5	7.6	
t_{PHL}				26	12	6.7	7.6	
t_{PZH}	\overline{OE}	Q	MAX	12	14	5.3	7.2	
t_{PZL}				12	16	6.3	7.2	
t_{PHZ}	\overline{OE}	Q	MAX	10	8	7.1	5.9	
t_{PLZ}				12	8	6.5	5.9	

UNIT: ns

9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Provides Extra Bus-Driving Latches Necessary for Wider Address/Data Paths or Buses with Parity
- Power-Up High-Impedance State

Logic Diagram

FUNCTION TABLE

INPUTS				OUTPUT
PRE	CLR	OE	LE	D
L	H	L	X	X
H	L	L	X	X
L	L	L	X	X
H	H	L	H	L
H	H	L	H	H
H	H	L	L	X
X	X	H	X	X

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALS	AS	ABT	UNIT
I _{CC}	MAX	67	92	34	mA
I _{OEH}	MAX	-2.0	-24	-32	mA
I _{OEL}	MAX	24	48	64	mA

SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX or MIN	ALS	AS	ABT
t _{lw}	CLR "L"			MIN	35	4	5.5
	PRE "L"				35	4	4.5
	LE "H"				20	4	-
	LE "L"				-	4	3.4
t _{su}	LE "L"			MIN	10	2.5	2.5
	LE "H"				10	2.5	3
	PRE inactive				-	15	1.6
	CLR inactive				-	14	2
t _h	LE "L"			MIN	5	2.5	1
	LE "H"				5	2.5	1.5
t _{PLH}		D	Q	MAX	13	6.5	6.7
t _{PHL}					18	9	7.2
t _{PLH}		LE	Q	MAX	21	12	7.2
t _{PHL}					26	12	6.9
t _{PLH}		CLR	Q	MAX	-	-	7.1
t _{PHL}					23	13	8
t _{PLH}		PRE	Q	MAX	22	10	7.4
t _{PHL}					-	-	7.2
t _{PZH}		OE	Q	MAX	12	10.5	5.7
t _{PZL}					14	13.5	6.5
t _{PHZ}		OE	Q	MAX	10	8	6.8
t _{PZL}					12	8	5.9

UNIT: ns

8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS



FUNCTION TABLE

INPUTS						OUTPUT AND I/Os				FUNCTION
OEB	OEA	CLR	LE	AI Σ OF H	Bit Σ OF H	A	B	PARITY	ERR#	
L	H	X	X	Odd	NA	NA	A	L	NA	A data to B bus and generate parity
H	L	H	L	NA	Odd Even	B	NA	NA	H L	B data to A bus and check parity
H	L	H	H	X	X	X	NA	NA	NC	Store error flag
X	X	L	H	X	X	X	NA	NA	H	Clear error flag register
H	H	H	L	X	X	Z	Z	Z	NC	Isolation§ (parity check)
H	H	H	L	L Odd	X	Z	Z	Z	H L	(parity check)
H	H	H	L	H Even	X	NA	A	H L	NA	A data to B bus and generate inverted parity

INPUTS		INTERNAL TO DEVICE POINT P	OUTPUT PRE-STATE ERR _{n-1} †	OUTPUT ERR	FUNCTION
CLR	LE	L H	X	L H	Pass
H	L	L X H	L L H	L L H	Sample
L	H	X	X	H	Clear
H	H	X	L H	L H	Store

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	UNIT
I _{CC}	MAX	38	mA
I _{OH}	MAX	-32	mA
I _{OL}	MAX	64	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
I _{PLH}	A or B	B or A	MAX	5.3
I _{PHL}				5.3
I _{PLH}	A	PARITY	MAX	11.2
I _{PHL}				11
I _{PLH}	<u>OE</u>	PARITY	MAX	10.5
I _{PHL}				10
I _{PLH}	<u>CLR</u>	ERR	MAX	6.2
I _{PHL}				6
I _{PLH}	<u>LE</u>	ERR	MAX	6.6
I _{PHL}				6
I _{PLH}	B or RARITY	ERR	MAX	11.7
I _{PHL}				12.8
I _{PZH}	<u>OE</u>	A or B or PARITY	MAX	6.7
I _{PHZ}				6.7
I _{PZL}	<u>OE</u>	A or B or PARITY	MAX	7.9
I _{PLZ}				8.1

UNIT: ns

HEX 2-TO-1 UNIVERSAL MULTIPLEXERS

- Select True or Complementary Data
- Perform AND/NAND (Masking) of A or B Operand
- Cascadable to Expand Number of Operands
- Detect Zeros on A or B Operands
- 3-State Outputs Interface Directly with System Bus

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUTS	
COMP	S1	S0	Y	OPER = 0
L	L	L	A	H = all A inputs L
L	L	H	B	H = all B inputs L
L	H	L	A+B	Z
L	H	H	L	L
H	L	L	A	H = all A inputs L
H	L	H	\overline{B}	H = all B inputs L
H	H	L	A+B	Z
H	H	H	Z	Z


RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	ALS	AS	UNIT
I _{CCZ}		MAX	36	135	mA
I _{CCL}		MAX	33	175	mA
I _{OH}	Y	MAX	-2.6	-15	mA
	OPER = 0	MAX	-2.6	-2	mA
I _{OL}	Y	MAX	24	48	mA
	OPER = 0	MAX	24	20	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
t _{pd}	A or B (COMP = "H")	Y inverting	MAX	14	12
t _{pd}	A or B (COMP = "L")	Y non-inverting	MAX	14	10
t _{pd}	S0 or S1	Y		33	13
t _{pd}	COMP	Y		18	13
t _{pd}	A or B	OPER = 0		37	14
t _{pd}	S0 to S1	OPER = 0		23	18
t _{en}	S0 to S1	Y	MAX	35	12
t _{dis}				23	11
t _{en}	COMP	Y	MAX	24	12
t _{dis}				21	9
t _{en}	S0	OPER = 0	MAX	20	12
t _{dis}				27	9
t _{en}	S1	OPER = 0	MAX	25	12
t _{dis}				19	9
t _{en}	COMP	OPER = 0	MAX	25	13
t _{dis}				20	9

UNIT: ns

**10-BIT TRANSCEIVERS
WITH 3-STATE OUTPUTS**
Logic Diagram

FUNCTION TABLE

INPUTS	OPERATION
OEAB	OEBA
L	H
H	L
H	H
L	L

A data to B bus
B data to A bus
Isolation
Latch A and B
(A = B)

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	LVC 3V	UNIT
I_{CC}	MAX	38	0.01	mA
I_{OH}	MAX	-32	-24	mA
I_{OL}	MAX	64	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVC 3V
t_{PLH}	A or B	B or A	MAX	5.2	6.4
t_{PHL}				4.9	6.4
t_{PZH}	\overline{OEAB} or \overline{OEBA}	B or A	MAX	5.9	7
t_{PZL}				6.9	7
t_{PHZ}	\overline{OEAB} or \overline{OEBA}	B or A	MAX	7.5	5.9
t_{PLZ}				7.1	5.9

UNIT: ns


9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

- 3-State Outputs

FUNCTION TABLE

INPUTS				OPERATION
OEAB1	OEAB2	OEBA1	OEBA2	
L	L	L	L	Latch A and B
L	L	H	X	A to B
L	L	X	H	
H	X	L	L	
X	H	L	L	B to A
H	X	H	X	
H	X	X	H	
X	H	X	H	Isolation
X	H	H	X	

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	LVC 3V	UNIT
I _{CC}	MAX	38	0.01	mA
I _{OH}	MAX	-32	-24	mA
I _{OL}	MAX	64	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVC 3V
I _{PLH}	A or B	B or A	MAX	5.7	6.1
I _{PHL}				3.9	6.1
I _{PZH}	OE	A or B	MAX	5.5	7.2
I _{PZL}				5.4	7.2
I _{PHZ}	OE	A or B	MAX	6.7	6.3
I _{PZL}				6.9	6.3

UNIT: ns

8-BIT SYNCHRONOUS BIDIRECTIONAL COUNTER

- Fully Programmable with Synchronous Counting and Loading
- Asynchronous Clear
- Ripple-Carry Output for n-Bit Cascading

Logic Diagram



FUNCTION TABLE

S1	S0	FUNCTION
L	L	Clear
L	H	Count down
H	L	Load
H	H	Count up

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I _{CC}	MAX	45	195	mA
I _{OH}	MAX	-0.4	-2	mA
I _{OL}	MAX	8	20	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
f _{max}			MIN	35	50
t _{tr}	CLK (clock)		MIN	14	10
	S0 and S1 (clear)			10	10
t _{tu}	Data input A-H			10	4
	ENP or ENT			15	8
	S0 low and S1 high (load)			12	10
	S0 and S1 low (clear)			-	10
	S0 high and S1 low (count down)			12	40
	S0 and S1 high (count up)			12	40
t _{th}	S0 high after S1 * or S1 high after S0 *		MIN	3	-
	Data input A-H			0	0
t _{PHL}	CLK	<u>RCO</u>	MAX	14	22
t _{PHL}				14	16
t _{PHL}	CLK	Any Q	MAX	16	11
t _{PHL}				16	15
t _{PHL}	ENT	<u>RCO</u>	MAX	14	10
t _{PHL}				9	17
t _{PHL}	ENP	<u>RCO</u>	MAX	-	14
t _{PHL}				-	17
t _{PHL}	S0, S1 (clear mode)	Any Q	MAX	26	-
t _{PHL}	S0 or S1 (count up/down)	<u>RCO</u>	MAX	16	-
t _{PHL}				16	-
t _{PHL}	S0 or S1 (clear mode)	<u>RCO</u>	MAX	16	21

 UNIT f_{max} : MHz other : ns

8-BIT SYNCHRONOUS BIDIRECTIONAL COUNTER

- Fully Programmable with Synchronous Counting and Loading
- Synchronous Clear
- Ripple-Carry Output for n-Bit Cascading

Logic Diagram



FUNCTION TABLE

S1	S0	FUNCTION
I	L	Clear
L	H	Count down
H	L	Load
H	H	Count up

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
<i>I_{CC}</i>	MAX	45	195	mA
<i>I_{OH}</i>	MAX	-0.4	-2	mA
<i>I_{OL}</i>	MAX	8	20	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
<i>t_{max}</i>			MIN	35	45
<i>t_{tr}</i>	CLK		MIN	14	11
<i>t_{su}</i>	Data input A-H		MIN	10	5
	ENP or ENT			15	9
	S0 low and S1 high (load)			13	11
	S0 and S1 low (clear)			13	11
	S0 high and S1 low (count down)			13	50
	S0 and S1 high (count up)			13	50
<i>t_f</i>	S0 high after S1 ' or S1 high after S0 '		MIN	3	-
	Data input A-H			0	0
<i>t_{PLH}</i>	CLK	<u>RCO</u>	MAX	14	35
<i>t_{PHL}</i>				14	18
<i>t_{PLH}</i>	CLK	Any Q	MAX	16	11
<i>t_{PHL}</i>				16	15
<i>t_{PLH}</i>	ENT	<u>RCO</u>	MAX	14	15
<i>t_{PHL}</i>				9	17
<i>t_{PLH}</i>	ENP	<u>RCO</u>	MAX	-	19
<i>t_{PHL}</i>				-	18
<i>t_{PLH}</i>	S1 (count up/down)	<u>RCO</u>	MAX	15	-
<i>t_{PHL}</i>				15	-
<i>t_{PLH}</i>	S0 (clear/load)	<u>RCO</u>	MAX	16	-
<i>t_{PHL}</i>				12	-

UNIT fmax : MHz other : ns

DUAL 16-BY 4-BIT REGISTER FILES

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Each Register File Has Individual Write-Enable Controls and Address Lines

Logic Diagram



FUNCTION TABLE

FILE SELECT			INPUT/OUTPUT			
S0	S1	FILE SEL	S2	S3	I/O SEL	
L	L	1R to A, 1R to B	L	L	A out B out, B out	
H	L	2R to A, 1R to B				
L	H	1R to A, 2R to B				
H	H	2R to A, 2R to B				
L	L	A to 1R, 1R to B	H	L	A in B A in, B out	
H	L	A to 2R, 1R to B				
L	H	A to 1R, 2R to B				
H	H	A to 2R, 2R to B				
L	L	1R to A, B to 1R	L	H	A out B A out, B in	
H	L	2R to A, B to 1R				
L	H	1R to A, B to 2R				
H	H	2R to A, B to 2R				
L	L	B to 1R	H	H	A in Bin A in, B	
H	L	A to 2R, B to 1R				
L	H	A to 1R, B to 2R				
H	H	B to 2R				

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I _{CC}	MAX	110	190	mA
I _{OL}	MAX	24	48	mA
I _{OIH}	MAX	-2.6	-15	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
t _{bw}	write		MIN	12	12
t _{bwu}	Address before write , Data before write , Select before write ,		MIN	5 15 12	5 15 12
t _{bh}	Address before write , Data before write , Select before write ,		MIN	0 0 12	0 0 12
t _{ta(A)}	Any A	Any DQ	MAX	19	15
t _{ts(S)}	S0	Any DQA	MAX	15	13
	S1	Any DQB		15	13
t _{ts(S)}	S2	Any DQA	MAX	14	11
	S3	Any DQB		14	11
t _{tsn}	S2	Any DQA	MAX	17	12
	S3	Any DQB		17	12
t _{tpd}	W	Any DQ	MAX	23	19
	DA	DQB		26	22
	DQB	DQA		26	22

UNIT: ns

DUAL 4-BIT D-TYPE LATCHES

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Asynchronous Clear

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT
OE	CLR	ENABLE	LE	D
L	L	X	X	L
L	H	H	H	H
L	H	H	L	L
L	H	L	X	Q ₀
H	X	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I _{CC}	MAX	31	129	mA
I _{OH}	MAX	-2.6	-15	mA
I _{OL}	MAX	24	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
t _w	CLR low LE high	Q	MIN	15	5
t _{su}				10	5
t _h				10	2
t _{PLH}	D		MAX	14	9.5
t _{PHL}				14	7.5
t _{PLH}	LE		MAX	22	13
t _{PHL}				21	7.5
t _{PHL}	CLR	Q	MAX	20	9
t _{PZH}	OE	Q	MAX	18	6.5
t _{PZL}				18	10.5
t _{PHZ}	OE	Q	MAX	10	7.5
t _{PZL}				15	7.5

UNIT: ns


DUAL 4-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOPS

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Asynchronous Clear

FUNCTION TABLE

INPUTS				OUTPUTS	
OE	CLR	CLK	D		
L	L	X	X	L	
L	H	1	H	H	
L	H	1	L	L	
L	H	L	X	Q ₀	
H	X	X	X	Z	

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I _{CC}	MAX	32	160	mA
I _{OH}	MAX	-2.6	-15	mA
I _{OL}	MAX	24	48	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
f _{max}			MIN	30	125
t _{tr}	PRE or CLR low		MIN	10	2
		CLK "H"		16.5	3
		CLK "L"		16.5	4
t _{tu}	Data		MIN	15	2
		PRE or CLR inactive		10	4
t _{th}			MIN	0	1
t _{PLH}	CLK	Q	MAX	14	8.5
t _{PHL}		Q		14	10.5
t _{PHL}	CLR	Q	MAX	17	9.5
t _{PZH}	OE	Q	MAX	18	7
t _{PZL}		Q		18	10.5
t _{PHZ}	OE	Q	MAX	10	6
t _{PZL}		Q		12	7.5

UNIT f_{max} : MHz other : ns

DUAL 4-BIT D-TYPE FLIP-FLOPS

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Asynchronous Clear

Logic Diagram

FUNCTION TABLE
(each flip-flop)

OE	INPUTS			OUTPUT \bar{Q}
	PRE	CLK	D	
L	L	X	X	L
L	H	↑	H	L
L	H	↑	L	H
L	H	L	X	\bar{Q}_0
H	X	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I _{CC}	MAX	31	160	mA
I _{OH}	MAX	-2.6	-15	mA
I _{OL}	MAX	24	48	mA

SWITCHING CHARACTERISTICS


PARAMETER		INPUT	OUTPUT	MAX or MIN	ALS	AS
f_{max}				MIN	30	80
	PRE "L"				10	4.5
	CLK "H"			MIN	16.5	6.2
	CLK "L"				16.5	6.2
	Data			MIN	15	4.5
	PRE inactive				10	5
				MIN	0	2
	I _{PLH}				14	8.5
	I _{PHL}			MAX	14	10.5
	I _{PHL}				19	9.5
t_{PLH}	PRE		\bar{Q}		18	7
	I _{PZH}			MAX	18	11
	I _{PZL}				10	7
	I _{PZL}			MAX	13	7

UNIT f_{max} : MHz, other : ns

8-BIT MAGNITUDE COMPARATOR

- SN54AS885 Latchable P-Input Ports with Power-Up Clear
- Choice of Logical or Arithmetic (Two's Complement) Comparison
- Data and PLE Inputs Utilize pnp Input Transistors to Reduce dc Loading Effects
- Cascadable to n Bits While Maintaining High Performance

Logic Diagram



FUNCTION TABLE

COMPARISON	INPUTS			OUTPUTS		
	L/A	DATA P0-P7, Q0-Q7	P > QIN	P < QIN	P > QOUT	P < QOUT
Logical	H	P > Q	X	X	H	L
Logical	H	P < Q	X	X	L	H
Logical†	H	P = Q	H or L	H or L	H or L	H or L
Arithmetic	L	P AG Q	X	X	H	L
Arithmetic	L	Q AG P	X	X	L	H
Arithmetic†	L	P = Q	H or L	H or L	H or L	H or L

† In these cases, P > QOUT follows P > QIN and P < QOUT follows P < QIN.

AG = arithmetically greater than

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AS	UNIT
Icc	MAX	210	mA
IoH	MAX	-2	mA
IoL	MAX	20	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	AS
t _{su}	Data before PLE ,		MIN	2
t _h	Data after PLE ,			4
t _{PLH}	L / A	P < QOUT, P > QOUT	MAX	13
t _{PLH}				13
t _{PLH}	P < QIN, P > QIN	P < QOUT, P > QOUT	MAX	8
t _{PLH}				8
t _{PLH}	Any P or Q data input	P < QOUT, P > QOUT	MAX	17.5
t _{PLH}				15

UNIT: ns

8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES

- 3-State I/O-Type Read-Back Inputs
- True Logic Outputs
- Bus-Structured Pinout

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	ALS	UNIT
I_{CC}		MAX	70	mA
I_{OH}	Q	MAX	-2.6	mA
	D		-0.4	mA
I_{OL}	Q	MAX	24	mA
	D		8	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t_{w}	LE high		MIN	10
t_{su}	Data before LE ,		MIN	10
	Data before OERB			10
t_h	Data after LE ,		MIN	5
t_{PLH}	D	Q	MAX	17
t_{PHL}				24
t_{PLH}	LE	Q	MAX	26
t_{PHL}				26
t_{en}	OERB	D	MAX	21
t_{dis}			MAX	19

UNIT: ns

9-BIT D-TYPE TRANSPARENT

- 3-State I/O-Type Read-Back Inputs
- True Logic Outputs
- Bus-Structured Pinout
- Designed with Nine Bits for Parity Applications

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	ALS	UNIT
Icc		MAX	80	mA
Ioh	Q	MAX	-2.6	mA
	D		-0.4	mA
Iol	Q	MAX	24	mA
	D		8	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t _{tr}	C "H"		MIN	10
	CLR "L"			10
t _{tsu}	Data before LE ,		MIN	10
	Data before OERB ,			10
t _{th}	Data after LE ,		MIN	5
t _{PLH}	D	Q	MAX	14
t _{PLH}				16
t _{PLH}	LE	Q	MAX	20
t _{PLH}				25
t _{PHL}	CLR	Q	MAX	20
t _{PHL}				26
t _{ten}	OERB	D	MAX	21
t _{tdis}				14
t _{ten}	OEQ	Q	MAX	18
t _{tdis}				14

UNIT:ns

10-BIT D-TYPE TRANSPARENT READ-BACK LATCHES

- 3-State I/O-Type Read-Back Inputs
- True Logic Outputs
- Bus-Structured Pinout

Logic Diagram

RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	ALS	UNIT
<i>I_{CC}</i>		MAX	82	mA
<i>I_{OH}</i>	Q	MAX	-2.6	mA
	D		-0.4	mA
<i>I_{OL}</i>	Q	MAX	24	mA
	D		8	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	
<i>t_W</i>	C "H"		MIN	10	
<i>t_{WS}</i>	Data befor LE ,		MIN	10	
	Data befor DERRB ,			10	
<i>t_L</i>		Data after LE ,	MIN	5	
<i>t_{PLH}</i>	D	Q	MAX	14	
<i>t_{PHL}</i>				18	
<i>t_{PLH}</i>	LE	Q	MAX	21	
<i>t_{PHL}</i>				27	
<i>t_{EN}</i>	<u>DERRB</u>		MAX	21	
<i>t_{ES}</i>				16	

UNIT:ns

8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

- 3-State I/O-Type Read-Back Inputs
- True Logic Outputs
- T/C Determines True or Complementary Data at Q Outputs

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	ALS	UNIT
I _{CC}		MAX	85	mA
I _{OL}	Q	MAX	24	mA
	D		8	mA
I _{OH}	Q	MAX	-2.6	mA
	D		-0.4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t _{WV}	CLR low		MIN	10
	CLK low			14.5
	CLK high			14.5
t _{SW}	Data before CLK *		MIN	15
	EN low before CLK *			10
	CLK high before EN * ¹			15
	CLR high (inactive) before CLK *			10
t _H	Data after CLK *		MIN	0
	EN low after CLK *			5
	RD high after CLK * ²			5
t _{PHL}	CLK	Q	MAX	28
	(T/C = H or L)			28
t _{PLH}	CLR (T/C = L)	Q	MAX	27
t _{PLH}	CLR (T/C = H)			23
t _{PLH}	T / C	Q	MAX	23
				23
t _{PLH}	CLR	D	MAX	30
t _{PLH} ^{*3}				30
t _{PLS} ^{*4}	RD	D	MAX	16
t _{PLS} ^{*4}				19
t _{PLS} ^{*3}	EN	D	MAX	16
t _{PLS} ^{*4}				19
t _{PLS} ^{*3}	OE	Q	MAX	15
t _{PLS} ^{*4}				10


UNIT: ns

*¹ This setup time ensures that EN will not false clock the date register.*² This hold time ensures that there will be no conflict on the input date bus.^{*3} = t_{PLH} or t_{PLL}^{*4} = t_{PLH} or t_{PLL}

1000

QUAD 2-INPUT NAND BUFFERS/DRIVERS

- Buffer Version of SN74ALS00A
- Driver Version of SN74AS00
- High Capacitive-Drive Capability

Logic Diagram**FUNCTION TABLE**

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I _{CC}	MAX	7.8	19	mA
I _{OH}	MAX	-2.6	-48	mA
I _{OL}	MAX	24	48	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
t _{PLH}	A or B	Y	MAX	8	4
t _{PHL}				7	4

UNIT: ns

1004

HEX INVERTING DRIVERS

- Driver Version of SN74ALS04B and SN74AS04
- High Capacitive-Drive Capability

Logic Diagram**FUNCTION TABLE**

INPUT	OUTPUT
A	Y
H	L
L	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I _{CC}	MAX	12	27	mA
I _{OH}	MAX	-15	-48	mA
I _{OL}	MAX	24	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
t _{PLH}	A or B	Y	MAX	7	4
t _{PHL}				6	4

UNIT: ns

1005

HEX INVERTING BUFFER GATES WITH OPEN-COLLECTOR OUTPUTS

- Buffer Version of SN74ALS05A

FUNCTION TABLE

INPUT A	OUTPUT Y
H	L
L	H


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	UNIT
I_{CC}	MAX	12	mA
V_{OH}	MAX	5.5	V
I_{OL}	MAX	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t_{PLH}	A	Y	MAX	30
t_{PHL}				10

UNIT: ns

Logic Diagram

1008

QUADRUPLE 2-INPUT POSITIVE-AND BUFFERS/DRIVERS

- Buffer Version of SN74ALS08
- Driver Version of SN74AS08

FUNCTION TABLE

INPUTS A B	OUTPUT Y
H	H
L	X
X	L


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I_{CC}	MAX	9.3	22	mA
I_{OH}	MAX	-2.6	-48	mA
I_{OL}	MAX	24	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
t_{PLH}	A or B	Y	MAX	9	6

UNIT: ns


Logic Diagram

1032

QUAD 2-INPUT OR BUFFERS/DRIVERS

- Y = A + B
- Driver Version of SN74AS32
- High Capacitive-Drive Capability

Logic Diagram



FUNCTION TABLE
(each gate)

INPUTS	OUTPUT	
A	B	Y
H	X	H
X	H	H
L	L	L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I_{CC}	MAX	10.6	24	mA
I_{OH}	MAX	-2.6	-48	mA
I_{OL}	MAX	24	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
t_{PLH}	A or B	Y	MAX	9	6.3
t_{PHL}	\bar{A} or B	Y	MAX	12	6.3


UNIT: ns

1034

HEX DRIVERS

- SN74AS1034A Offer High Capacitive-Drive Capability
- Noninverting Drivers

Logic Diagram

**FUNCTION TABLE**

INPUT	OUTPUT
A	Y
H	H
L	L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	AS	UNIT
I_{CC}	MAX	14	35	mA
I_{OH}	MAX	-15	-48	mA
I_{OL}	MAX	24	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
t_{PLH}	A	Y	MAX	8	6
t_{PHL}				8	6

UNIT: ns

1035

HEX BUFFERS WITH OPEN-COLLECTOR OUTPUTS

- Noninverting Buffers with Open-Collector Outputs

FUNCTION TABLE

INPUT A	OUTPUT Y
H	H
L	L


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	UNIT
I_{CC}	MAX	14	mA
V_{OH}	MAX	5.5	V
I_{OL}	MAX	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t_{PLH}	A	Y	MAX	30
t_{PHL}				12

UNIT: ns

Logic Diagram

1240

OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS

- Low-Power Versions of SN74ALS240A
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	UNIT
I_{CC2}	MAX	13	mA
I_{CL}	MAX	14	mA
I_{OH}	MAX	-15	mA
I_{OL}	MAX	16	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t_{PLH}	\bar{A}	Y	MAX	13
t_{PHL}				13
t_{PZH}	\bar{OE}	Y	MAX	20
t_{PZL}	\bar{OE}	Y	MAX	22
t_{PHZ}	\bar{OE}	Y	MAX	10
t_{PZL}	\bar{OE}	Y	MAX	13

UNIT: ns

Logic Diagram

1244

OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- pnp Inputs Reduce dc Loading
- Low-Power Versions of SN74ALS244 Series

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALS	UNIT
I_{CCZ}	MAX	20	mA
I_{CCL}	MAX	17	mA
I_{OH}	MAX	-15	mA
I_{OL}	MAX	16	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t_{PLH}	A	Y	MAX	14
t_{PHL}				14
t_{PZH}	\overline{OE}	Y	MAX	22
t_{PZL}				22
t_{PHZ}	\overline{OE}	Y	MAX	13
t_{PLZ}				16

UNIT: ns

Logic Diagram



1245


OCTAL BUS TRANSCEIVERS

- Low-Power Versions of 4ALS245 Series

FUNCTION TABLE

CONTROL INPUTS		OPERATION
\overline{OE}		DIR
L		B data to A bus
L		A data to B bus
H		Isolation

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	UNIT
I_{CCZ}	MAX	36	mA
I_{CCL}	MAX	33	mA
I_{OH}	MAX	-15	mA
I_{OL}	MAX	16	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t_{PLH}	A or B	B or A	MAX	13
t_{PHL}				13
t_{PZH}	\overline{OE}	A or B	MAX	25
t_{PZL}				25
t_{PHZ}	\overline{OE}	A or B	MAX	12
t_{PLZ}				18

UNIT: ns


1640

OCTAL BUS TRANSCEIVERS

- Lower-Power Versions of SN74ALS640B
- Inverting Logic
- 3-State Outputs

FUNCTION TABLE

CONTROL INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	Ā data to B bus
H	X	Isolation

Logic Diagram**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	MAX or MIN	ALS	UNIT
I _{CC}	MAX	32	mA
I _{OH}	MAX	-15	mA
I _{OL}	MAX	16	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t _{PLH}	A or B	B or A	MAX	15
t _{PHL}				10
t _{PZH}	OE	A or B	MAX	20
t _{PZL}				22
t _{BHZ}	OE	A or B	MAX	10
t _{BZL}				13
UNIT: ns				


1645

OCTAL BUS TRANSCEIVERS

- Lower-Power Versions of SN74ALS645A
- 3-State Outputs

FUNCTION TABLE

CONTROL INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

Logic Diagram**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	MAX or MIN	ALS	UNIT
I _{CC}	MAX	38	mA
I _{OH}	MAX	-15	mA
I _{OL}	MAX	16	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t _{PLH}	A or B	B or A	MAX	13
t _{PHL}				13
t _{PZH}	OE	A or B	MAX	25
t _{PZL}				25
t _{BHZ}	OE	A or B	MAX	12
t _{BZL}				18
UNIT: ns				

OCTAL BUFFERS AND LINE DRIVERS / MOS DRIVERS WITH 3-STATE OUTPUTS

- I/O Ports Have 25- Ω Series Resistors, So No External Resistors Are Required (SN74ALS2240, SN74ABT2240A)
- Output Ports Have Equivalent 33- Ω Series Resistors, So No External Resistors Are Required (SN74BCT2240)

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	BCT	ABT	UNIT
I_{CC2}	MAX	20	8	0.25	mA
I_{CCL}	MAX	23	76	30	mA
I_{OH}	MAX	-15	-12	-32	mA
I_{OL}	MAX	15	12	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	BCT	ABT
t_{PLH}	A	Y	MAX	10	5.7	4.8
t_{PHL}				10	4.4	5.4
t_{PZH}	\overline{OE}	Y	MAX	17	9.3	5.2
t_{PZL}				20	12.4	6.8
t_{PHZ}	\overline{OE}	Y	MAX	10	8.7	6.4
t_{PLZ}				15	10.6	6.2

UNIT: ns

OCTAL BUFFERS AND LINE DRIVERS / MOS DRIVERS WITH 3-STATE OUTPUTS

- Output Ports Have Equivalent $25\text{-}\Omega$ Series Resistors, So No External Resistors Are Required (SN74ABT2241A)
- Output Ports Have Equivalent $33\text{-}\Omega$ Series Resistors, So No External Resistors Are Required (SN74BCT2241)

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 BCT	ABT	UNIT
I _{CC2}	MAX	9	0.25	mA
I _{CC1}	MAX	76	30	mA
I _{OH}	MAX	-12	-32	mA
I _{OL}	MAX	12	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT	ABT
I _{PLH}	A	Y	MAX	4.9	4.7
I _{PHL}				6.9	5.6
I _{PZH}	OE-bar	Y	MAX	8.9	5.8
I _{PZL}				10.3	8.4
I _{PHZ}	OE-bar	Y	MAX	8.7	6.6
I _{PZL}				11.3	6.4
I _{PZH}	OE	Y	MAX	8.9	5.8
I _{PZL}				10.3	8.4
I _{PHZ}	OE	Y	MAX	8.7	6.6
I _{PZL}				11.3	6.4

UNIT: ns

OCTAL BUFFERS AND LINE DRIVERS / MOS DRIVERS WITH 3-STATE OUTPUTS

- Output Ports Have Equivalent 25- Ω Series Resistors, So No External Resistors Are Required (SN74ABT2244A)
- Output Ports Have Equivalent 33- Ω Series Resistors, So No External Resistors Are Required (SN74BCT2244)
- Output Ports Have Equivalent 26- Ω Series Resistors, So No External Resistors Are Required (SN74LVC2244A)

Logic Diagram



FUNCTION TABLE

INPUTS	OUTPUT	
\overline{OE}	A	Y
H	X	Z
L	L	L
L	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	SN74 BCT	ABT	LVC 3V	UNIT
I_{CC2}	MAX	23	10	0.25	0.01	mA
I_{CCL}	MAX	22	77	30	0.01	mA
I_{OH}	MAX	-15	-12	-32	-12	mA
I_{OL}	MAX	15	12	12	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	SN74 BCT	ABT	LVC 3V
t_{PLH}	A	Y	MAX	16	4.9	4.7	5.5
				17	6.7	5.6	5.5
t_{PZH}	\overline{OE}	Y	MAX	17	8.7	5.5	7.1
				14	10.4	8.3	7.1
t_{PHZ}	\overline{OE}	Y	MAX	9	7.8	6.6	6.8
				9	9.8	5.8	6.8

UNIT: ns

OCTAL TRANSCEIVER AND LINE/ MOS DRIVERS WITH 3-STATE OUTPUTS

- B Port Has Equivalent 33- Ω Series Resistors, So No External Resistors Are Required (SN74BCT2245)
- B-Port Outputs Have Equivalent 25- Ω Series Resistors, So No External Resistors Are Required (SN74ABT2245)
- Outputs Have Equivalent 25- Ω Series Resistors, So No External Resistors Are Required (SN74ABTR2245)
- All Outputs Have Equivalent 26- Ω Series Resistors, So No External Resistors Are Required (SN74LVCR2245)
- B-Port Outputs Have Equivalent 22- Ω Series Resistors, So No External Resistors Are Required (SN74LVTH2245)

Logic Diagram



FUNCTION TABLE

INPUTS	OPERATION
OE	DIR
L	L
L	H
H	X

B data to A bus
A data to B bus
Isolation

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 BCT	ABT	ABTR	LVCR 3V	LVTH 3V	UNIT
I _{OCZ}	MAX	15	0.25	0.25	0.01	0.19	mA
I _{CL}	MAX	100	32	32	0.01	5	mA
I _{OH} (A port)	MAX	-3	-32	-12	-12	-32	mA
I _{OL} (B port)	MAX	-12	-12	-12	-12	-12	mA
I _{OL} (A port)	MAX	24	64	12	12	64	mA
I _{OL} (B port)	MAX	12	12	12	12	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT	ABT	ABTR	LVCR 3V	LVTH 3V
I _{PLH}	A	B	MAX	5.8	3.8	3.8	6.3	4.4
I _{PHL}				7.8	4.5	4.5	6.3	4.4
I _{PLH}	B	A	MAX	7	3.6	3.8	6.3	3.5
I _{PHL}				7.7	4	4.5	6.3	3.5
I _{PZH}	\overline{OE}	B	MAX	9.9	6.1	6.1	8.2	6.2
I _{PZL}				12.2	6.3	6.3	8.2	6.2
I _{PHZ}	\overline{OE}	B	MAX	8.2	5.3	5.3	7.8	5.9
I _{PZL}				9.2	4.8	4.8	7.8	5.4
I _{PZH}	\overline{OE}	A	MAX	11.1	5.5	6.1	8.2	5.5
I _{PZL}				11.4	5.7	6.3	8.2	5.5
I _{PHZ}	\overline{OE}	A	MAX	9.4	5.6	5.3	7.8	5.9
I _{PZL}				7.6	4.5	4.8	7.8	5

UNIT: ns

25- Ω OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

- 3-State True Outputs with 25- Ω Sink Resistors
- Full Parallel Access for Loading
- Buffered Control Inputs

Logic Diagram



To Seven Other Channels

FUNCTION TABLE
(each latch)

INPUTS			OUTPUT
OE	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q ₀
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	F	UNIT
I _{CC}	MAX	66	mA
I _{OH}	MAX	-3	mA
I _{OL}	MAX	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	F
t _W	LE high		MIN	6
t _{WU}	Data before LE -		MIN	2
t _H	Data after LE -		MIN	6
t _{PLH}	D	Q	MAX	9
t _{PLL}			MAX	7
t _{PLH}	LE	Q	MAX	13
t _{PLL}			MAX	8
t _{PZH}	DE	Q	MAX	12
t _{PZL}			MAX	9.5
t _{PHZ}	DE	Q	MAX	7.5
t _{PLZ}			MAX	6

UNIT:ns

MEMORY DECODER WITH ON-CHIP V_{CC} MONITOR

- Built-In Supply-Voltage Monitor for V_{CC}
- Separate Enable Inputs for Easy Cascading

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUTS					
CONTROL	SELECT		1B	1A	Y ₀	Y ₁	Y ₂	Y ₃
G	1G	SD	X	X	H	H	H	H
X	X	X	X	X	H	H	H	H
X	X	X	X	X	H	H	H	H
X	X	L	X	X	H	H	H	H
L	L	H	L	L	L	H	H	H
L	L	H	L	H	H	L	H	H
L	L	H	H	L	H	H	L	H
L	L	H	H	H	H	H	H	L

INPUTS			OUTPUTS					
CONTROL	SELECT		2B	2A	Y ₀	Y ₁	Y ₂	Y ₃
G	2G	SD	X	X	H	H	H	H
X	H	X	X	X	H	H	H	H
X	X	L	X	X	H	H	H	H
L	H	H	L	L	L	H	H	H
L	H	H	L	H	L	H	H	H
L	H	H	H	L	H	H	L	H
L	H	H	H	H	H	H	H	L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 BCT	UNIT
I _{CC}	MAX	3	mA
I _{OH}	MAX	-0.4	mA
I _{OL} (Output low)	MAX	3	mA
I _{OL}	MAX	8	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT
I _{PLH}	A or B	Any Y	MAX	12
I _{PHL}				12
I _{PLH}	Any G	Any Y	MAX	10
I _{PHL}				11
I _{PLH}	SD	Any Y	MAX	12
I _{PHL}				12
I _{PLH}	V _{cc}	Any Y	MAX	250
I _{PHL}				250
I _{PLH}	V _{cc}	VS	MAX	250
I _{PHL}				250

UNIT: ns

2541

OCTAL LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS

- Outputs Have 25- Ω Series Resistor So No External Resistors Are Required

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALS	UNIT
I_{CCZ}	MAX	22	mA
I_{CCL}	MAX	25	mA
I_{OH}	MAX	-0.4	mA
I_{OL}	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t_{PLH}	A	Y	MAX	15
t_{PHL}				12
t_{PZH}	\overline{OE}	Y	MAX	15
t_{PZL}				20
t_{PHZ}	\overline{OE}	Y	MAX	10
t_{PZL}				12

UNIT: ns

Logic Diagram


All output resistors are 25 Ω .

2827

10-BIT BUS/MOS MEMORY DRIVERS WITH 3-STATE OUTPUTS

- Output Ports Have Equivalent 25- Ω Series Resistors, So No External Resistors Are Required (SN74ABT2827)
- Output Ports Have Equivalent 25- Ω Resistors; No External Resistors Are Required (SN74BCT2827C)

Logic Diagram



To Nine Other Channels

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 BCT	ABT	UNIT
I_{CCZ}	MAX	6	0.25	mA
I_{CCL}	MAX	40	40	mA
I_{OH}	MAX	-1	-12	mA
I_{OL}	MAX	12	12	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT	ABT
t_{PLH}	A	Y	MAX	6	5.5
t_{PHL}				7.8	5.1
t_{PZH}	\overline{OE}	Y	MAX	10.7	6.7
t_{PZL}				12.9	7.8
t_{PHZ}	\overline{OE}	Y	MAX	13	7.2
t_{PZL}				10	7.5

UNIT: ns

10-BIT BUS/MOS MEMORY DRIVERS WITH 3-STATE INVERTING OUTPUTS

- Output Ports Have Equivalent 33- Ω Series Resistors, So No External Resistors Are Required (SN74BCT2828)



To Nine Other Channels

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 BCT	UNIT
I _{CC2}	MAX	6	mA
I _{CC1}	MAX	40	mA
I _{OH}	MAX	-1	mA
I _{OL}	MAX	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT
t _{PLH}	A	Y	MAX	6.6
t _{PHL}				5
t _{PZH}	OE	Y	MAX	9
t _{PZL}				11.5
t _{PHZ}	OE	Y	MAX	10.8
t _{PZL}				8.7

UNIT: ns

OCTAL BUS TRANSCEIVERS AND REGISTERS

- Two 8-Bit Back-to-Back Registers Store Data Flowing in Both Directions
- Noninverting Outputs
- 3-State Outputs

Logic Diagram



FUNCTION TABLE†

INPUTS				OUTPUT B
CLKENAB	CLKAB	OEAB	A	
H	X	L	X	B ₀
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

† A-to-B data flow is shown; B-to-A data flow is similar but uses

CLKENBA, CLKBA, and OEBA.

‡ Level of B before the indicated steady-state input conditions were established

RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	SN74 BCT	ABT	LVC 3V	LVT 3V	UNIT
I _{CC}		MAX	55	35	0.01	5	mA
I _{OH}	A	MAX	-3	-32	-24	-32	mA
	B		-15	-32	-24	-32	mA
I _{OL}	A	MAX	24	64	24	64	mA
	B		64	64	24	64	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT	ABT	LVC 3V	LVT 3V
f _{max}			MIN	125	150	150	150
t _W	CLK "H"		MIN	4	3.3	3.3	3.3
	CLK "L"			4	3.3	3.3	3.3
t _{SU}	A or B High		MIN	2.5	2.5	1.3	1.5
	A or B Low			2.5	2.5	1.3	1.5
	CLKENAB or CLKENBA High			2	3	1.1	1.5
	CLKENAB or CLKENBA Low			2	3	1.1	1.9
	A or B			1.5	1.5	1.1	1
t _{TH}	CLKENAB or CLKENBA		MIN	2.5	2	1.1	1.2
				10.5	6.3	8.2	4.6
t _{PHL}	CLKBA	A,B	MAX	9	5.9	8.2	4.6
t _{PHL}	CLKAB			10.5	6.3	8.2	4.6
t _{PZH}	OEBA	A,B	MAX	8.2	5.6	7.8	4.6
	OEAB			12.9	6.6	7.8	4.6
t _{PZL}	OEBA	A,B	MAX	8.4	6.4	7.8	5.4
	OEAB			7	6.2	7.8	5.1

UNIT f_{max} : MHz other : ns

OCTAL BUS TRANSCEIVERS AND REGISTERS

- Two 8-Bit, Back-to-Back Registers Store Data Flowing in Both Directions
- Inverting Outputs
- 3-State Outputs

Logic Diagram



FUNCTION TABLE†

INPUTS				OUTPUT
OEAB	CLKAB	OEAB	A	B
H	↑	L	X	A ₀
L	↑	L	L	H
L	↑	L	H	L
X	X	H	X	Z

† A-to-B data flow is shown; B-to-A data flow is similar but uses OEBA, CLKBA, and OEBA.

‡ Level of B before the indicated steady-state input conditions were established


RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	SN74 BCT	UNIT
I _{CC}		MAX	55	mA
I _{OH}	A	MAX	-3	mA
	B		-15	mA
I _{OL}	A	MAX	24	mA
	B		64	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT
f _{max}			MIN	110
t _{tr}	CLK "H"		MIN	4.5
	CLK "L"			4.5
t _{su}	A or B High		MIN	2.5
	A or B Low			2.5
	CLKENAB or CLKENBA High			2
	CLKENAB or CLKENBA Low			2
t _{th}	A or B		MIN	1.5
	CLKENAB or CLKENBA			2
t _{PHL}	CLKBA	A,B	MAX	9.5
t _{PHL}	CLKAB			10.2
t _{PZH}	OEBA	A,B	MAX	8.8
t _{PZL}	OEAB			14
t _{PHZ}	OEBA	A,B	MAX	9.1
t _{PZL}	OEAB			7.6

UNIT f_{max} : MHz other : ns

**OCTAL BUS TRANSCEIVER WITH
ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS**
Logic Diagram**FUNCTION TABLE**

INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	V _{CCA} (V)	V _{CCB} (V)	LVCC	UNIT	
I _{CCA}	B to A	MAX	3.6	OPEN	0.05	mA	
				3.6	0.05	mA	
				5.5	0.05	mA	
I _{CCB}	A to B	MAX	3.6	3.6	0.05	mA	
				5.5	0.08	mA	
I _{IOHA}		MAX	2.7	3	-12	mA	
			3.3		-24	mA	
I _{IOHB}		MAX	2.7	3.3	-12	mA	
			3.3	3	-24	mA	
I _{IOLA}		MAX	2.7	3	12	mA	
			3.3		24	mA	
I _{IOLB}		MAX	2.7	3.3	12	mA	
			3.3	3	24	mA	


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVCC	
				V _{CCA} = 2.5V V _{CCB} = 3.3V	V _{CCA} = 3.6V V _{CCB} = 5V
t _{PLH}	A	B	MAX	9.4	6
				9.1	5.3
t _{PHL}	B	A	MAX	11.2	5.8
				9.9	7
t _{PZL}	OE	Ā	MAX	14.5	9.2
				12.9	9.5
t _{PZH}	OE	B̄	MAX	13	8.1
				12.8	8.4
t _{PZL}	OE	Ā	MAX	7.1	7
				6.9	7.8
t _{PHZ}	OE	B̄	MAX	8.8	7.3
				8.9	7

UNIT: ns

DUAL 4-INPUT POSITIVE-NOR GATES

- $Y = \overline{A + B + C + D}$



FUNCTION TABLE

INPUTS				OUTPUT
A	B	C	D	Y
L	L	L	L	H
H	X	X	X	L
X	H	X	X	L
X	X	H	X	L
X	X	X	H	L

NOTES:

H = High Voltage Level

L = Low Voltage Level

X = Irrelevant

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	UNIT
I _{CC}	MAX	0.02	0.04	mA
I _{OH}	MAX	-4	-4	mA
I _{OL}	MAX	4	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC
I _{PLH}	A, B, C, D	Y	MAX	28	30
I _{PHL}			MAX	28	30

UNIT:ns

DUAL 4-STAGE STATIC SHIFT REGISTER

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT			
CP	D	R	Q ₀	Q ₁	Q ₂	Q ₃
↑	I	L	L	q'0	q'1	q'2
↑	h	L	H	q'0	q'1	q'2
↓	X	L	q'0	q'1	q'2	q'3
X	X	H	L	L	L	L

NOTES:

H = High Voltage Level

h = High Voltage Level One Set-up Time Prior to the Low to High Clock Transition

L = Low Voltage Level

I = Low Voltage Level One Set-up Time Prior to the Low to High Clock Transition

X = Don't Care.

↑ = Low to High Clock Transition

↓ = High to Low Clock Transition

q_n = Lower case letters indicate the state of the referenced output one set-up time prior to the Low to High clock transition.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	UNIT
I _{cc}	MAX	0.16	mA
I _{OH}	MAX	-4	mA
I _{OL}	MAX	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC
t _{max}			MIN	45
t _W	Clock			24
	MR		MIN	45
t _{SUL}		Data-In to CP	MIN	18
t _{SH}		Data-In to CP	MIN	18
t _H			MIN	0
t _{PLH}	Clock	q _n	MAX	54
t _{PHL}				54
t _{PLH}	MR	q _n (Clock High)	MAX	83
t _{PHL}				83
t _{PLH}	MR	q _n (Clock Low)	MAX	98
t _{PHL}				98

UNIT fmax : MHz other : ns

QUAD BILATERAL SWITCH

Logic Diagram



FUNCTION TABLE

INPUT nE	SWITCH
L	OFF
H	ON

NOTES:

H = High Level Voltage

L = Low Level Voltage

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	CD74 HC	UNIT
I _{CC}	MAX	0.32	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC
I _{PZH}	Switch In	Switch Out	MAX	18
I _{PHL}				18
I _{PZL}	En	Z	MAX	57
I _{PLH}				57
I _{PLZ}	En	Z	MAX	44
				44

UNIT: ns

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUT STATE†	
CLK	CLKEN	CLR	
L	X	L	No Change
X	H	L	No Change
X	X	H	"0" = H, "1"- "9" = L
↑	L	L	Increments Counter
↓	X	L	No Change
X	↑	L	No Change
H	↓	L	Increments Counter

NOTES:

H = High Level

L = Low Level

↑ = High to Low Transition

↓ = Low to High Transition

X = Don't Care

† If n < 5 TC = H, Otherwise = L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	UNIT
I _{CC}	MAX	0.08	0.16	mA
I _{OH}	MAX	-4	-4	mA
IOL	MAX	4	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC
f _{max}			MIN	25	20
t _{tr}	CLK (CP)		MIN	20	24
	CLR (MR) H			20	24
t _{tsu}	CLKEN to CLK (CE to CP)		MIN	13	22
	CLK Inactive			13	-
t _{th}	CLKEN to CLK (CE to CP)		MIN	5	0
t _{PLH}	CLK (CP)	Y, CO (0 to 9, TC)	MAX	58	69
t _{PLH}	CLKEN (CE)	Y, CO (0 to 9, TC)	MAX	58	69
t _{PLH}	CLR (MR)	Y (0 to 9)	MAX	63	75
t _{PLH}	CLR (MR)	CO (TC)	MAX	63	75
t _{PLH}				58	69
t _{PLH}				58	69
t _{PLH}				-	69
t _{PLH}				58	69

 UNIT f_{max}: MHz, other : ns

14-STAGE BINARY COUNTERS

- Same Pinouts as CMOS4020
- V_{CC} : 2V to 6V

Logic Diagram



FUNCTION TABLE

CLK	CLR	OUTPUT
↑	L	No Change
↓	L	Advance to Next State
X	H	All Outputs Are Low

NOTE: H = High Voltage Level, L = Low Voltage Level,
 X = Don't Care, = Transition from Low to High Level,
 = Transition from High to Low.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	UNIT
I_{CC}	MAX	0.08	0.16	0.16	mA
I_{OH}	MAX	-4	-4	-4	mA
I_{OL}	MAX	4	4	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT
f_{max}			MIN	22	20	16
t_{w}	CLK		MIN	23	24	30
	CLR high		MIN	18	24	30
t_{au}	CLK	CLR inactive before CLK =	MIN	15	-	-
t_{PLH}	CLK	Q _A	MAX	38	42	60
t_{PHL}	CLK	Q _A	MAX	38	42	60
t_{PHL}	CLR	Any	MAX	35	51	60

UNIT fmax : MHz other : ns

7-STAGE BINARY COUNTERS

Logic Diagram



FUNCTION TABLE

CLK	CLR	OUTPUT STATE
↓	L	No Change
↑	L	Advance to Next State
X	H	All outputs Are Low

NOTES:

H = High Voltage Level, L = Low Voltage Level, X = Don't Care, ↑ = Transition form Low to High Level, ↓ = Transition High to Low.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	UNIT
Icc	MAX	0.08	0.16	0.16	mA
IoH	MAX	-4	-4	-4	mA
IoL	MAX	4	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT
				SN74 HC	CD74 HC	CD74 HCT
tmax			MIN	22	20	16
t _{tr}	CLK (CP)	QA (Q1)	MIN	23	24	30
				20	24	30
t _{th}	CLR iow before CLK		MIN	20	-	-
t _{PLH}	CLK (CP)	QA (Q1)	MAX	30	42	60
				30	42	60
t _{PHL}	CLR (MR)	any Q	MAX	-	51	60
				33	51	60


UNIT t_{max} : MHz, other : ns

4040

12-STAGE BINARY COUNTERS

- Same Pinouts as CMOS4040
- V_{CC} : 2V to 6V

Logic Diagram



FUNCTION TABLE

CLK	CLR	OUTPUT
↑	L	No Change
↓	L	Advance to Next State
X	H	All Outputs Are Low

NOTE: H = High Voltage Level, L = Low Voltage Level,
X = Don't Care, ↑ = Transition from Low to High Level,
↓ = Transition from High to Low.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
I_{CC}	MAX	0.08	0.16	0.16	-	0.02	mA
I_{OH}	MAX	-4	-4	-4	-6	-12	mA
I_{OL}	MAX	4	4	4	6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V
f_{max}			MIN	22	20	16	50	80
			MIN	23	24	30	5	5
			MIN	18	24	30	5	5
t_{au}	CLK	CLR inactive before CLK =	MIN	15	-	-	5	5
			MAX	38	42	60	17.5	10.5
t_{PLH}	CLK	Q _A	MAX	38	42	60	17.5	10.5
			MAX	35	51	60	18.5	12
UNIT f _{max} : MHz other : ns								

PHASE-LOCKED-LOOP WITH VCO

Logic Diagram



Pin Descriptions

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	PCP _{OUT}	Phase Comparator Pulse Output
2	PC1 _{OUT}	Phase Comparator 1 Output
3	COMP _{IN}	Comparator Input
4	VCO _{OUT}	VCO Output
5	INH	Inhibit Input
6	C1 _A	Capacitor C1 Connection A
7	C1 _B	Capacitor C1 Connection B
8	GND	Ground (0V)
9	VCO _{IN}	VCO Input
10	DEM _{OUT}	Demodulator Output
11	R ₁	Resistor R1 Connection
12	R ₂	Resistor R2 Connection
13	PC2 _{OUT}	Phase Comparator 2 Output
14	SIG _{IN}	Signal Input
15	PC3 _{OUT}	Phase Comparator 3 Output
16	V _{CC}	Positive Supply Voltage

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	0.16	0.16	mA
I _{OH}	MAX	-4	-4	mA
I _{OL}	MAX	4	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT
EPLH	SIG _{IN}	PC1 _{OUT}	MAX	60	68
EPLH	COMP _{IN}	PC1 _{OUT}	MAX	60	68
EPLH	SIG _{IN}	PCP _{OUT}	MAX	90	102
EPLH	COMP _{IN}	PCP _{OUT}	MAX	90	102
EPLH	SIG _{IN}	PC3 _{OUT}	MAX	74	87
EPLH	COMP _{IN}	PC3 _{OUT}	MAX	74	87
ETLH	A	Y	MAX	22	22
ETLH				22	22
EPZH	SIG _{IN}	PC2 _{OUT}	MAX	80	90
EPZL	SIG _{IN}	PC2 _{OUT}	MAX	80	90
EPLZ	SIG _{IN}	PC2 _{OUT}	MAX	95	102
EPLZ	COMP _{IN}	PC2 _{OUT}	MAX	95	102

UNIT:ns

4049

HEX INVERTING BUFFERS

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	UNIT
I_{CC}	MAX	0.04	mA
I_{OH}	MAX	-4	mA
I_{OL}	MAX	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC
t_{PLH}	nA	nY	MAX	26
t_{PHL}				26

UNIT:ns

4050

HEX NON-INVERTING BUFFERS

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	UNIT
I_{CC}	MAX	0.04	mA
I_{OH}	MAX	-4	mA
I_{OL}	MAX	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC
t_{PLH}	nA	nY	MAX	26
t_{PHL}				26

UNIT:ns

8-CHANNEL ANALOG MULTIPLEXERS / DEMULTIPLEXERS

Logic Diagram



FUNCTION TABLE

INPUTS			ON CHANNEL	
INH	C	B	A	
L	L	L	L	Y0
L	L	H	L	Y1
L	L	H	L	Y2
L	L	H	H	Y3
L	H	L	L	Y4
L	H	L	H	Y5
L	H	H	L	Y6
L	H	H	H	Y7
H	X	X	X	None

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
I _{CC}	MAX	0.16	0.16	-	0.02	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT	LV 3V	LV 5V
t _{PLH}	COM or Yn	Yn or COM	MAX	18	18	12	8
t _{PHL}				18	18	12	8
t _{PZH}	INH	COM or Yn	MAX	68	83	25	18
t _{PZL}				68	83	25	18
t _{PZH}	INH	COM or Yn	MAX	68	68	25	18
t _{PZL}				68	68	25	18

UNIT: ns

DUAL 4-CHANNEL ANALOG MULTIPLEXERS / DEMULTIPLEXERS

Logic Diagram



FUNCTION TABLE

INPUTS			ON CHANNEL
INH	B	A	
L	L	L	1Y0, 2Y0
L	L	H	1Y1, 2Y1
L	H	L	1Y2, 2Y2
L	H	H	1Y3, 2Y3
H	X	X	None

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
I _{CC}	MAX	0.16	0.16	-	0.02	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT	LV 3V	LV 5V
t _{PLH}	COM or Y _n	Y _n or COM	MAX	18	18	12	8
				18	18	12	8
t _{PHL}	INH	COM or Y _n	MAX	98	105	25	18
				98	105	25	18
t _{PZH}	INH	COM or Y _n	MAX	75	75	25	18
				75	75	25	18
t _{PHZ}	INH	COM or Y _n	MAX	75	75	25	18
				75	75	25	18
t _{PLZ}				75	75	25	18
				75	75	25	18

TRIPLE 2-CHANNEL ANALOG MULTIPLEXERS/DEMULITPLEXERS

Logic Diagram



FUNCTION TABLE

INPUTS				ON CHANNEL
INH	C	B	A	
L	L	L	L	1Y0, 2Y0, 3Y0
L	L	L	H	1Y1, 2Y0, 3Y0
L	L	H	L	1Y0, 2Y1, 3Y0
L	L	H	H	1Y1, 2Y1, 3Y0
L	H	L	L	1Y0, 2Y0, 3Y1
L	H	L	H	1Y1, 2Y0, 3Y1
L	H	H	L	1Y0, 2Y1, 3Y1
L	H	H	H	1Y1, 2Y1, 3Y1
H	X	X	X	None

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
I _{CC}	MAX	0.16	0.16	-	0.02	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT	LV 3V	LV 5V
I _{PLH}	COM or Y _n	Y _n or COM	MAX	18	18	12	8
I _{PHL}				18	18	12	8
I _{PZH}	INH	COM or Y _n	MAX	66	72	25	18
I _{PZL}				66	72	25	18
I _{PHZ}	INH	COM or Y _n	MAX	63	66	25	18
I _{PZL}				63	66	25	18

UNIT: ns

CMOS PROGRAMMABLE DIVIDE-BY-N COUNTER

Function Diagram



FUNCTION TABLE

MODE	K _b	K _c
H	H	H
L	H	H
H	L	H
L	L	H
H	H	L
X	L	L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	UNIT
I _{CC}	MAX	0.16	mA
I _{OH}	MAX	-4	mA
I _{OL}	MAX	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC
t _{max}	CP		MIN	18
t _w	CP		MIN	27
t _{su}	K _b , K _c to CP		MIN	22
t _{PLH}	CP	Q	MAX	60
t _{PHL}	CP	Q	MAX	60
t _{PLH}	LE	Q	MAX	53
t _{PHL}	LE	Q	MAX	53

UNIT f_{max} : MHz other : ns

ASYNCHRONOUS 14-STAGE BINARY COUNTERS AND OSCILLATORS

- Same Pinouts as CMOS4060
- Allow Design of Either RC or Crystal Oscillator Circuits
- V_{CC} : 2V to 6V

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUTS		
CLKI	CLR	QD to QN	CLKO	\bar{CLKO}
↑	L	No Change	↑	↓
↓	L	Advance to Next State	↓	↑
X	H	All Outputs are Low	L	H

OPERATING CONDITIONS

MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	UNIT
MAX	0.08	0.16	0.16	mA
MAX	-4	-4	-4	mA
MAX	4	4	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT
t_{max}			MIN	22	20	20
t_{tr}	CLKI		MIN	23	24	24
	CLR high			23	24	38
t_{tr}	CLR inactive before CLK -		MIN	40	-	-
t_{PLH}	CLKI		MAX	123	90	100
	QD			123	90	100
t_{PHL}	CLR	Any	MAX	35	53	66

UNIT f_{max} : MHz other : ns

4066**QUADRUPLE BILATERAL SWITCHES**

- Same Pinouts as CMOS4016, 4066
- Low On-State Impedance: $50\text{-}\Omega$ TYP at $V_{CC} = 6V$
- Individual Switch Controls
- Extremely Low Input Current
- High On-Off Output Voltage Ratio
- Low Crosstalk Between Switches

Logic Diagram**FUNCTION TABLE**

INPUT (C)	SWITCH
L	OFF
H	ON

NOTE:
H = High Level
L = Low Level

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
I _{CC}	MAX	0.02	0.04	0.04	-	0.02	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V
t _{PLH}	A or B	B or A	MAX	15	18	18	12	8
t _{PHL}				15	18	18	12	8
t _{PZH}	C	A or B	MAX	45	30	36	22	16
t _{PZL}				45	30	36	22	16
t _{PHZ}	C	A or B	MAX	50	45	53	22	16
t _{PZL}				50	45	53	22	16

UNIT: ns

16-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

Function Diagram



FUNCTION TABLE

					SELECTED CHANNEL
S0	S1	S2	S3	\bar{E}	
X	X	X	X	X	None
0	0	0	0	0	0
1	0	0	0	0	1
0	1	0	0	0	2
1	1	0	0	0	3
0	0	1	0	0	4
1	0	1	0	0	5
0	1	1	0	0	6
1	1	1	0	0	7
0	0	0	1	0	8
1	0	0	1	0	9
0	1	0	1	0	10
1	1	0	1	0	11
0	0	1	1	0	12
1	0	1	1	0	13
0	1	1	1	0	14
1	1	1	1	0	15

NOTES:
H = High Level
L = Low Level

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
I_{CC}	MAX	0.16	0.16	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT
t_{PLH}	Switch In	COMON I/O	MAX	22	22
t_{PHL}				22	22
t_{PZH}	\bar{E}	COMON I/O	MAX	83	90
t_{PZL}				83	90
t_{PZH}	Sn	COMON I/O	MAX	90	90
t_{PZL}				90	90
t_{PHZ}	\bar{E}	COMON I/O	MAX	83	83
t_{PLZ}				83	83
t_{PHZ}	Sn	COMON I/O	MAX	87	87
t_{PLZ}				87	87


UNIT:ns

4075

TRIPLE 3-INPUT OR GATES

- $Y = A + B + C$

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT
A	B	C	Y
L	L	L	L
H	X	X	H
X	H	X	H
X	X	H	H

NOTES:

H = High Voltage Level

L = Low Voltage Level

X = Don't Care

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	0.02	0.04	0.04	mA
I _{OH}	MAX	-4	-4	-4	mA
IOL	MAX	4	4	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT
I _{PLH}	A, B or C	Y	MAX	25	30	36
I _{PHL}	A, B or C	Y	MAX	25	30	36

UNIT:ns

8-STAGE SHIFT AND STORE BUS REGISTER, THREE-STATE

Logic Diagram



FUNCTION TABLE

INPUTS			PARALLEL OUTPUT		SERIAL OUTPUT		
CP	OE	STR	D	Q ₀	Q _n	QS ₁ ‡	QS ₂
↑	L	X	X	Z	Z	Q ₆	NC
↓	L	X	X	Z	Z	NC	Q ₇
↑	H	L	X	NC	NC	Q ₆	NC
↑	H	H	L	L	Q _{n+1}	Q ₆	NC
↑	H	H	H	H	Q _{n+1}	Q ₆	NC
↓	H	H	NC	NC	NC	NC	Q ₇

NOTES:

†: H = High Voltage Level, L = Low Voltage Level, X = Don't Care,

NC = No charge, Z = High Impedance Off-state,

↑ = Transition from Low to High Level, ↓ = Transition from High Low.

‡: At the positive clock edge the information in the seventh register stage is transferred to the eighth register stage and QS₁ output.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	0.16	0.16	mA
I _{OL}	MAX	4	4	mA
I _{OH}	MAX	-4	-4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT
t _W	CP		MIN	24	24
t _{WH}	STR		MIN	24	24
t _{SW}	Data		MIN	15	15
	STR		MIN	30	30
t _H	Data		MIN	3	4
	STR		MIN	0	0
t _{PLH}	CP	QS1	MAX	45	-
t _{PHL}			MAX	45	-
t _{PLH}	CP	QS2	MAX	41	-
t _{PHL}			MAX	41	-
t _{PLH}	CP	Q _n	MAX	59	-
t _{PHL}			MAX	59	-
t _{PLH}	STR	Q _n	MAX	54	-
t _{PHL}			MAX	54	-
t _{PZH}	OE	Q _n	MAX	53	-
t _{PZL}			MAX	53	-
t _{PZL}	OE	Q _n	MAX	38	-
t _{PZH}			MAX	38	-

UNIT:ns

Logic Diagram



FUNCTION TABLE

INPUTS		OPERATION	
OE	DIR		
L	L	B data to A bus	
L	H	A data to B bus	
H	X	Isolation	

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVC	LVCC	UNIT
I _{CCA}	MAX	0.08	0.08	mA
I _{CCB}	MAX	0.05	0.08	mA
I _{OH}	MAX	-24	-24	mA
I _{OL}	MAX	24	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC	LVCC V _{ccb} 3.3V
I _{PLH}	A	B	MAX	6.3	7
				6.7	7
I _{PHL}	B	A	MAX	6.1	6.2
				5	5.3
I _{PZL}	OE	A	MAX	9	9
				8.1	8
I _{PZH}	OE	B	MAX	8.8	10
				9.8	10.2
I _{PZL}	OE	A	MAX	7	5.2
				5.8	5.2
I _{PZH}	OE	B	MAX	7.7	5.4
				7.8	7.4

UNIT: ns

QUAD ANALOG SWITCH WITH LEVEL TRANSLATION

Logic Diagram



FUNCTION TABLE

INPUTS		SWITCH
\bar{E}	S	
L	L	OFF
L	H	ON
H	X	OFF

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	0.16	0.16	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74	CD74
				HC	HCT
t _{PLH}			MAX	18	18
t _{PLH}	Switch in	Switch out		18	18
t _{PZH}		Z	MAX	62	66
t _{PZL}		Z		62	85
t _{PZH}	nS	Z	MAX	53	60
t _{PZL}	nS	Z		53	75
t _{PZL}		Z	MAX	62	75
t _{PHZ}		Z		62	-
t _{PZL}		Z	MAX	53	-
t _{PHZ}		Z		53	66

UNIT: ns

ANALOG MULTIPLEXERS/DEMULITPLEXERS WITH LATCH

Logic Diagram



FUNCTION TABLE

INPUTS					"ON"† SWITCHES $\bar{L}E = H$
E1	E2	S2	S1	S0	
L	H	L	L	L	A ₀
L	H	L	L	H	A ₁
L	H	L	H	L	A ₂
L	H	L	H	H	A ₃
L	H	H	L	L	A ₄
L	H	H	L	H	A ₅
L	H	H	H	L	A ₆
L	H	H	H	H	A ₇
H	L	X	X	X	None

NOTES:

† When LE is low S0-S2 data are latched and switches cannot change state.
H = High Voltage Level, L = Low Voltage Level, X = Don't Care

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	0.16	0.16	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74	CD74
				HC	HCT
t _W	LE		MIN	30	28
t _{SW}	Sn to LE		MIN	-	-
t _H	Sn to LE		MIN	5	5
t _{PLH}	Switch In	Switch Out	MAX	11	11
t _{PHL}				11	11
t _{PZH}	E1, E2, LE	V _{os}	MAX	90	113
t _{PZL}				90	113
t _{PZH}	Sn	V _{os}	MAX	90	113
t _{PZL}				90	113
t _{PLZ}	E1	V _{os}	MAX	75	83
t _{PHZ}				75	83
t _{PLZ}	E2	V _{os}	MAX	75	90
t _{PHZ}				75	90
t _{PLZ}	LE	V _{os}	MAX	83	90
t _{PHZ}				83	90
t _{PLH}	Sn	V _{os}	MAX	83	98
t _{PHL}				83	98

UNIT: ns

: OBSOLETED or NOT RECOMMENDED NEW DESIGNS

ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH LATCH

Function Diagram



FUNCTION TABLE

INPUTS				"ON"† SWITCHES
\overline{E}_1	E_2	S_1	S_0	$LE = H$
L	H	L	L	A_0, B_0
L	H	L	H	A_1, B_1
L	H	H	L	A_2, B_2
L	H	H	H	A_3, B_3
H	L	X	X	None

NOTES:

† When LE is low S_0-S_2 data are latched and switches cannot change state.

H = High Voltage Level, L = Low Voltage Level, X = Don't Care

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	UNIT
I_{CC}	MAX	0.16	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC
t_W	LE		MIN	30
t_{SU}	Sn to LE		MIN	-
t_H	Sn to LE		MIN	5
t_{PLH}	Switch In	Switch Out	MAX	11
t_{PHL}				11
t_{PZH}	$\overline{E}_1, E_2, \overline{LE}$	V_{OS}	MAX	105
t_{PZL}	Sn	V_{OS}	MAX	105
t_{PLZ}	$\overline{E}_1, E_2, \overline{LE}$	V_{OS}	MAX	113
t_{PHZ}				113
t_{PLZ}	$\overline{E}_1, E_2, \overline{LE}$	V_{OS}	MAX	83
t_{PHZ}				83

UNIT: ns

**OCTAL EDGE-TRIGGERED D-TYPE
DUAL-RANK FLIP-FLOP WITH
3-STATE OUTPUTS**

- 3-State Outputs Drive Bus Lines Directly

Logic Diagram**FUNCTION TABLE**

INPUTS			OUTPUT
OE	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q ₀
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AS	UNIT
I _{CC}	MAX	150	mA
I _{OH}	MAX	-15	mA
I _{OL}	MAX	48	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AS
f _{max}			MIN	125
t _w			MIN	4
t _{su}			MIN	4
t _h			MIN	1
t _{PLH}	CLK	Q	MAX	8
t _{PHL}				8
t _{PZH}	OE	Q	MAX	6
t _{PZL}				8
t _{PHZ}	OE	Q	MAX	6.5
t _{PZL}				7

UNIT f_{max} : MHz other : ns

BCD-TO-7 SEGMENT LATCH/DECODER/DRIVERS

Logic Diagram



FUNCTION TABLE

\overline{LE}	\overline{BT}	\overline{LT}	D_3	D_2	D_1	D_0	a	b	c	d	e	f	g	Display
X	X	L	X	X	X	X	H	H	H	H	H	H	H	8
X	L	H	X	X	X	X	L	L	L	L	L	L	L	Blank
L	H	H	L	L	L	L	H	H	H	H	H	H	L	0
L	H	H	L	L	H	H	H	H	L	L	L	L	L	1
L	H	H	L	H	L	H	H	H	H	L	L	L	L	2
L	H	H	L	H	H	H	H	H	H	H	L	L	L	3
L	H	H	L	H	H	H	H	H	H	H	H	L	H	4
L	H	H	L	H	L	L	H	H	L	L	H	H	H	5
L	H	H	L	H	L	L	L	H	H	H	H	H	H	6
L	H	H	L	H	H	H	H	H	H	L	L	L	L	7
L	H	H	H	L	L	L	H	H	H	H	H	H	H	8
L	H	H	H	L	H	H	H	H	H	L	L	L	L	9
L	H	H	H	L	H	L	L	L	L	L	L	L	L	Blank
L	H	H	H	H	H	L	L	L	L	L	L	L	L	Blank
L	H	H	H	H	L	L	L	L	L	L	L	L	L	Blank
L	H	H	H	H	H	H	L	L	L	L	L	L	L	Blank
H	H	X	X	X	X	X								Blank

NOTES:

X = Don't Care

Depends on BCD code previously applied when $\overline{LE} = L$.
Display is blank for all illegal input codes (BCD > HLLH).

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
I_{CC}	MAX	0.16	0.16	mA
I_{OH}	MAX	-7.4	-7.4	mA
I_{OL}	MAX	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT
t_{R}	Latch Enable		MIN	20	20
t_{SU}	Dn to \overline{LE}		MIN	20	20
t_{H}	Dn to \overline{LE}		MIN	3	5
t_{PLH}	Dn	a to g	MAX	75	75
t_{PHL}		a to g	MAX	75	75
t_{PLH}	\overline{LE}	a to g	MAX	68	68
t_{PHL}		a to g	MAX	68	68
t_{PLH}	\overline{BT}	a to g	MAX	55	55
t_{PHL}		a to g	MAX	55	55
t_{PLH}	\overline{LT}	a to g	MAX	40	41
t_{PHL}		a to g	MAX	40	41

UNIT:ns

Logic Diagram



FUNCTION TABLE

(LE = H)

\bar{E}	DECODER INPUTS				ADDRESSED OUTPUT H
	A3	A2	A1	A0	
L	L	L	L	L	Y0
L	L	L	L	H	Y1
L	L	L	H	L	Y2
L	L	L	H	H	Y3
L	L	H	L	L	Y4
L	L	H	L	H	Y5
L	L	H	H	L	Y6
L	L	H	H	H	Y7
L	H	L	L	L	Y8
L	H	L	L	H	Y9
L	H	L	H	L	Y10
L	H	L	H	H	Y11
L	H	H	L	L	Y12
L	H	H	L	H	Y13
L	H	H	H	L	Y14
L	H	H	H	H	Y15
H	X	X	X	X	All outputs = L

H = high, L = low, X = don't care

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	UNIT
I_{CC}	MAX	0.08	0.16	0.08	mA
I_{OH}	MAX	-4	-4	-6	mA
I_{OL}	MAX	4	4	6	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT
t_{W}	LE (\bar{E})		MIN	20	22	38
t_{SU}	LE (\bar{E})		MIN	25	30	25
t_h	LE (\bar{E})		MIN	5	0	5
t_{PLH}	A, B, C, D (A1, 2, 3, 4)	Y	MAX	58	83	69
t_{PHL}				58	83	69
t_{PLH}	LE (\bar{E})	Y	MAX	58	68	63
t_{PHL}				58	68	63
t_{PLH}	\bar{E} (E)	Y	MAX	44	53	50
t_{PHL}				44	53	50

UNIT:ns

Logic Diagram



FUNCTION TABLE

(LE = H)

\bar{E}	DECODER INPUTS				ADDRESSED OUTPUT L
	A3	A2	A1	A0	
L	L	L	L	L	Y0
L	L	L	L	H	Y1
L	L	L	H	L	Y2
L	L	L	H	H	Y3
L	L	H	L	L	Y4
L	L	H	L	H	Y5
L	L	H	H	L	Y6
L	L	H	H	H	Y7
L	H	L	L	L	Y8
L	H	L	L	H	Y9
L	H	L	H	L	Y10
L	H	H	L	H	Y11
L	H	H	L	L	Y12
L	H	H	L	H	Y13
L	H	H	H	L	Y14
L	H	H	H	H	Y15
H	X	X	X	X	All outputs = H

H = high, L = low, X = don't care

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	0.08	0.16	0.08	mA
I _{OH}	MAX	-4	-4	-6	mA
I _{OL}	MAX	4	4	6	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT
t _{tr}	LE (\bar{LE})		MIN	20	22	38
t _{ts}	LE (\bar{LE})		MIN	25	30	25
t _{th}	LE (\bar{LE})		MIN	5	0	5
t _{PLH}	A, B, C, D (A1, 2, 3, 4)	\bar{Y} (CD74HCT:Y)	MAX	58	83	69
t _{PLH}				58	83	69
t _{PLH}	LE (\bar{LE})	\bar{Y} (CD74HCT:Y)	MAX	58	68	63
t _{PLH}				58	68	63
t _{PLH}	G (E)	\bar{Y} (CD74HCT:Y)	MAX	44	53	50
t _{PLH}				44	53	50

UNIT:ns

DUAL SYNCHRONOUS COUNTERS

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT STATE
CP	E	MR	
↑	H	L	Increment Counter
L	X	L	No Change
H	↑	L	No Change
H	↓	L	No Change
L	X	H	Q ₀ thru Q ₃ = L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	UNIT
I _{CC}	MAX	0.16	mA
I _{OH}	MAX	-4	mA
I _{OL}	MAX	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC
f _{max}			MIN	20
t _w	CP		MIN	24
			MIN	30
t _{su}	Enable to CP		MIN	24
			MIN	24
t _{PLH}	CP	Q _n	MAX	72
t _{PLH}			MAX	72
t _{PLH}	Enable	Q _n	MAX	72
t _{PLH}			MAX	72
t _{PLH}	MR	Q _n	MAX	45
t _{PLH}			MAX	45

UNIT f_{max} : MHz other : ns

DUAL SYNCHRONOUS COUNTERS

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT STATE
CP	E	MR	
↑	H	L	Increment Counter
L	↓	L	Increment Counter
↓	X	L	No Change
X	↑	L	No Change
↑	L	L	No Change
H	↓	L	No Change
X	X	H	Q ₀ thru Q ₃ = L

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	0.16	0.16	mA
I _{OH}	MAX	-4	-4	mA
I _{OL}	MAX	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT
f _{max}			MIN	20	17
t _w	CP		MIN	24	30
	MR			30	30
t _{su}	Enable to CP		MIN	24	24
	CP to Enable			24	-
t _{PLH}	CP	Q _n	MAX	72	80
t _{PHL}		Q _n	MAX	72	80
t _{PLH}	Enable	Q _n	MAX	72	83
t _{PHL}		Q _n	MAX	72	83
t _{PLH}	MR	Q _n	MAX	45	53
t _{PHL}		Q _n	MAX	45	53

UNIT f_{max} : MHz other : ns

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUTS	
\bar{R}	A	\bar{B}	E	\bar{Q}
L	X	X	L	H
X	H	X	L	H
X	X	L	L	H
H	L	↓	↓L	↑T
H	↑	H	↓L	↑T

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
I_{CC}	MAX	0.16	0.16	mA
I_{OH}	MAX	-4	-4	mA
I_{OL}	MAX	4	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT	
t_{W-}	A, \bar{B}		MIN	24	24	
t_{WL}	A, \bar{B}			24	24	
t_{WL}	\bar{R}			24	30	
t_{PHL}	A, \bar{B}	Q	MAX	75	83	
t_{PHL}		\bar{Q}		75	83	
t_{PHL}		\bar{Q}	MAX	-	75	
t_{PHL}	\bar{R}	Q		75	60	

UNIT:ns

BCD-TO-7 SEGMENT LATCH/DECODER/DRIVERS

Logic Diagram



FUNCTION TABLE

LD	B1	PH	D3	D2	D1	D0	a	b	c	d	e	f	g	Display
X	H	L	X	X	X	X	L	L	L	L	L	L	L	Blank
H	L	L	L	L	L	L	H	H	H	H	H	H	L	0
H	L	L	L	L	L	H	L	H	H	L	L	L	L	1
H	L	L	L	L	H	L	H	H	L	H	H	L	H	2
H	L	L	L	L	H	H	H	H	H	H	L	L	H	3
H	L	L	L	L	H	H	L	H	H	H	L	H	H	4
H	L	L	L	L	H	L	H	L	H	H	L	H	H	5
H	L	L	L	L	H	H	L	H	H	H	L	H	H	6
H	L	L	L	L	H	H	L	H	L	H	H	L	L	7
H	L	L	L	L	H	H	H	H	H	L	L	L	H	8
H	L	L	L	L	H	H	L	H	H	H	L	H	H	9
H	L	L	L	L	H	H	L	L	L	L	L	L	L	Blank
H	L	L	L	L	H	H	L	L	L	L	L	L	L	Blank
H	L	L	L	L	H	H	L	L	L	L	L	L	L	Blank
H	L	L	L	L	H	H	L	L	L	L	L	L	L	Blank
H	L	L	L	L	H	H	L	L	L	L	L	L	L	Blank
L	L	L	X	X	X	X	L	L	L	L	L	L	L	Blank
as above			N	as above		inverse above			as above					

NOTES:

Depends open the BCD code previously applied when LE = High

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
Icc	MAX	0.16	0.16	mA
IonH	MAX	-1	-1	mA
IoL	MAX	1	1	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT
t _W	Latch Disable		MIN	13	13
t _{su}	Dn to LD		MIN	15	15
t _h	Dn to LD		MIN	8	10
t _{pLH}	Dn	a to g	MAX	85	100
t _{pHL}			MAX	85	100
t _{pLH}	LD	a to g	MAX	93	96
t _{pHL}			MAX	93	96
t _{pLH}	B1	a to g	MAX	66	83
t _{pHL}			MAX	66	83
t _{pLH}	PH	a to g	MAX	50	83
t _{pHL}			MAX	50	83


UNIT:ns

5400

11-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

- Output Ports Have Equivalent 25- Ω Series Resistors, So No External Resistors Are Required (SN74ABT5400A)

Logic Diagram



FUNCTION TABLE

INPUTS		INPUT	
$\overline{OE1}$	$\overline{OE2}$	D	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	UNIT
I_{CC}	MAX	45	mA
I_{OH}	MAX	-12	mA
I_{OL}	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
t_{PLH}	D	Y	MAX	6.2
t_{PHL}				5.6
t_{PZH}	\overline{OE}	Y	MAX	8.7
t_{PZL}				7.5
t_{PHZ}	\overline{OE}	Y	MAX	5.2
t_{PZL}				6.9


UNIT: ns

5401

11-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

- Output Ports Have Equivalent 25- Ω Series Resistors, So No External Resistors Are Required (SN74ABT5401)

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUT	
$\overline{OE1}$	$\overline{OE2}$	D	Y
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	UNIT
I_{CC}	MAX	45	mA
I_{OH}	MAX	-12	mA
I_{OL}	MAX	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
t_{PLH}	D	Y	MAX	6.9
t_{PHL}				5.7
t_{PZH}	\overline{OE}	Y	MAX	8.5
t_{PZL}				6.8
t_{PHZ}	\overline{OE}	Y	MAX	5.2
t_{PZL}				6.9

UNIT: ns

5402

12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

- Output Ports Have Equivalent $25\text{-}\Omega$ Series Resistors, So No External Resistors Are Required (SN74ABT5402A)

Logic Diagram**FUNCTION TABLE**

INPUTS			OUTPUT
OE1	OE2	D	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	UNIT
I_{CC}	MAX	48	mA
I_{OH}	MAX	-12	mA
I_{OL}	MAX	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
t_{PLH}	D	Y	MAX	6.2
t_{PHL}	\overline{OE}	Y	MAX	5.6
t_{PZH}	\overline{OE}	Y	MAX	8.7
t_{PZL}	\overline{OE}	Y	MAX	7.5
t_{PHZ}	\overline{OE}	Y	MAX	5.2
t_{PZU}	\overline{OE}	Y	MAX	6.9

UNIT: ns

5403

11-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

- Output Ports Have Equivalent $25\text{-}\Omega$ Series Resistors, So No External Resistors Are Required (SN74ABT5403)

Logic Diagram**FUNCTION TABLE**

INPUTS			OUTPUT
OE1	OE2	D	Y
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	UNIT
I_{CC}	MAX	45	mA
I_{OH}	MAX	-12	mA
I_{OL}	MAX	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
t_{PLH}	D	Y	MAX	6.9
t_{PHL}	\overline{OE}	Y	MAX	5.7
t_{PZH}	\overline{OE}	Y	MAX	8.5
t_{PZL}	\overline{OE}	Y	MAX	6.8
t_{PHZ}	\overline{OE}	Y	MAX	5.2
t_{PZU}	\overline{OE}	Y	MAX	6.9

UNIT: ns

7001

QUADRUPLE POSITIVE-AND GATES WITH SCHMITT-TRIGGER INPUTS

- Same Pinouts as SN74HC08
- V_{CC} : 2V to 6V
- Schmitt-Triggered Inputs
- $Y = A \cdot B$

Logic Diagram

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	HC	UNIT
I_{CC}	MAX	0.02	mA
I_{OH}	MAX	-4	mA
I_{OL}	MAX	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	HC
t_{PLH}	A or B	Y	MAX	33
t_{PHL}				33

UNIT: ns

7002

QUADRUPLE POSITIVE-NOR GATES WITH SCHMITT-TRIGGER INPUTS

- Same Pinouts as SN74HC36
- V_{CC} : 2V to 6V
- Schmitt-Triggered Inputs
- $Y = \overline{A} + \overline{B}$

Logic Diagram

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	HC	UNIT
I_{CC}	MAX	0.02	mA
I_{OH}	MAX	-4	mA
I_{OL}	MAX	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	HC
t_{PLH}	A or B	Y	MAX	33
t_{PHL}				33


UNIT: ns

7032

QUADRUPLE 2-INPUT POSITIVE-OR GATES WITH SCHMITT-TRIGGER INPUTS

- Same Pinouts as SN74HC32
- V_{CC} : 2V to 6V
- Schmitt-Triggered Inputs
- $Y = A + B$

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	HC	UNIT
I_{CC}	MAX	0.02	mA
I_{OH}	MAX	-4	mA
I_{OL}	MAX	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	HC
t_{PLH}	A or B	Y	MAX	33
t_{PHL}				33

UNIT: ns

PHASE-LOCKED LOOP WITH VCO AND LOCK DETECTOR

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
I_{CC}	MAX	0.16	0.16	mA
I_{OH}	MAX	-4	-4	mA
I_{OL}	MAX	4	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT
t_{PLH}	SIG _{IN} , COMP _{IN}	PC1OUT	MAX	60	68
t_{PHL}	SIG _{IN} , COMP _{IN}	PC1OUT	MAX	60	68
t_{PZH}	SIG _{IN} , COMP _{IN}	PC2OUT	MAX	84	90
t_{PZL}	SIG _{IN} , COMP _{IN}	PC2OUT	MAX	84	90
t_{PHZ}	SIG _{IN} , COMP _{IN}	PC2OUT	MAX	98	105
t_{PLZ}	SIG _{IN} , COMP _{IN}	PC2OUT	MAX	98	105

UNIT: ns

7266

QUAD 2-INPUT EXCLUSIVE-NOR GATES

- $Y = \overline{A \oplus B}$

Logic Diagram**FUNCTION TABLE**

INPUTS		OUTPUT Y
A	B	
L	L	H
L	H	L
H	L	L
H	H	H

NOTES:

H = High Voltage Level

L = Low Voltage Level

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	UNIT
I_{CC}	MAX	0.02	0.04	mA
I_{OH}	MAX	-4	-4	V
I_{OL}	MAX	4	4	V


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC
t_{PLH}	A or B	Y	MAX	25	35
		Y	MAX	25	35

UNIT:ns

8003

DUAL 2-INPUT POSITIVE-NAND GATES

Logic Diagram**RECOMMENDED OPERATING CONDITIONS**


PARAMETER	MAX or MIN	ALS	AS	UNIT
I_{CC}	MAX	1.5	8.7	mA
I_{OH}	MAX	-0.4	-2	mA
I_{OL}	MAX	8	20	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	AS
t_{PLH}	A or B	Y	MAX	11	4.5
				8	4

UNIT: ns

Logic Diagram



FUNCTION TABLE
(each 4-bit buffer)

INPUTS	OUTPUT
OE	Y
L H	L
L L	H
H X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	LVT 3V	LVTH 3V	ALVT 3V	AC	ACT	AHC	AHCT	LVCH 3V	LVCZ 3V	ALVCH 3V	UNIT
I _{CC}	MAX	34	5	5	5	0.08	0.08	0.04	0.04	0.02	0.1	0.04	mA
I _{OH}	MAX	-32	-32	-32	-32	-24	-24	-8	-8	-24	-24	-24	mA
I _{OL}	MAX	64	64	64	64	24	24	8	8	24	24	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVT 3V	LVTH 3V	ALVT 3V	AC	ACT	AHC	AHCT
T _{PLH}	A	Y	MAX	4.7	3.5	3.5	3.3	5.8	8.5	8.5	10.5
T _{PHL}				4.8	3.5	3.5	3.2	7.1	10.2	8.5	10.5
T _{PZH}	OE	Y	MAX	5.3	4	4	3.7	6.6	9.4	10.5	13
T _{PZL}				7.1	4.4	4.4	3.1	8.1	11.4	10.5	13
T _{PHZ}	OE	Y	MAX	6.1	4.5	4.5	5	8.1	12	10.5	13
T _{PZL}				5.6	4.2	4.2	4.1	7.3	10.7	10.5	13

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVCH 3V	LVCZ 3V	ALVCH 3V
T _{PLH}	A	Y	MAX	4.2	4.2	3.9
T _{PHL}				4.2	4.2	3.9
T _{PZH}	OE	Y	MAX	4.7	4.7	5
T _{PZL}				4.7	4.7	5
T _{PHZ}	OE	Y	MAX	5.9	5.9	4.4
T _{PZL}				5.9	5.9	4.4

UNIT: ns

Logic Diagram



FUNCTION TABLE

INPUTS	OUTPUTS
1OE, 4OE	1A, 4A
L	H
L	L
H	X
	Z

INPUTS	OUTPUTS
2OE, 3OE	2A, 3A
H	H
H	L
L	X
	Z

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABT	LVTH 3V	ACT	UNIT
I _{CC}	MAX	34	5	0.08	mA
I _{OH}	MAX	-32	-32	-24	mA
IOL	MAX	64	64	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVTH 3V	ACT
I _{PLH}	A	Y	MAX	3.7	3.5	9.5
I _{PLL}				4.5	3.5	9.1
I _{PZH}	OE or OE	Y	MAX	5	4.5	9.4
I _{PZL}				6.9	4.5	10.5
I _{PHZ}	OE or OE	Y	MAX	6.2	5.3	11.6
I _{PZL}				5.6	4.9	10.7

UNIT: ns

Logic Diagram



FUNCTION TABLE
(each buffer)

INPUTS	OUTPUT
OE	Y
L	H
L	L
H	X
	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ABTH	LVT 3V	LVTH 3V	ALVTH 3V	AC	ACT	AHC	AHCT	LVC 3V	LVCH 3V	UNIT
I _{CC}	MAX	32	32	5	5	5	0.08	0.08	0.04	0.04	0.02	0.02	mA
I _{OH}	MAX	-32	-32	-32	-32	-32	-24	-24	-8	-8	-24	-24	mA
I _{OL}	MAX	64	64	64	64	64	24	24	8	8	24	24	mA

PARAMETER	MAX or MIN	LVCZ 3V	ALVC 3V	ALVCH 3V	AVC 3V	UNIT
I _{CC}	MAX	0.1	0.04	0.04	0.04	mA
I _{OH}	MAX	-24	-24	-24	-12	mA
I _{OL}	MAX	24	24	24	12	mA

SWITCHING CHARACTERISTICS



PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ABTH	LVT 3V	LVTH 3V	ALVTH 3V	AC	ACT	AHC
I _{PLH}	A	Y	MAX	3.5	3.5	3.2	3.2	2.4	7.1	9.4	8.5
I _{PLL}				4.1	4.1	3.2	3.2	2.5	7.9	9.5	8.5
I _{PZH}	OE	Y	MAX	4.8	4.8	4	4	3.8	7.5	8.9	10.5
I _{PZL}				4.8	4.8	4	4	2.9	9	10.3	10.5
I _{PHZ}	OE	Y	MAX	4.8	4.8	4.5	4.5	4.2	8.4	11.3	10.5
I _{PLZ}				4.1	4.1	4.2	4.2	3.6	7.6	10.3	10.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHCT	LVC 3V	LVCH 3V	LVCZ 3V	ALVC 3V	ALVCH 3V	AVC 3V
I _{PLH}	A	Y	MAX	10.5	4.1	4.1	4.1	3	3	1.7
I _{PLL}				10.5	4.1	4.1	4.1	3	3	1.7
I _{PZH}	OE	Y	MAX	13	4.6	4.6	4.6	4.4	4.4	3.5
I _{PZL}				13	4.6	4.6	4.6	4.4	4.4	3.5
I _{PHZ}	OE	Y	MAX	13	5.8	5.8	5.8	4.1	4.1	3.5
I _{PLZ}				13	5.8	5.8	5.8	4.1	4.1	3.5

UNIT: ns

16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

Logic Diagram



FUNCTION TABLE
(each 8-bit section)

INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ABTH	LVT 3V	LVTH 3V	ALVTH 3V	AC	ACT	AHCT	UNIT
I _{CC}	MAX	32	32	5	5	0.08	0.08	0.04	0.04	mA
I _{OH}	MAX	-32	-32	-32	-32	-24	-24	-8	-8	mA
I _{OL}	MAX	64	64	64	64	24	24	8	8	mA

PARAMETER	MAX or MIN	LVC 3V	LVCH 3V	LVCHR 3V	LVCZ 3V	ALVCH 3V	ALVC HR 3V	AVC 3V	UNIT
I _{CC}	MAX	0.02	0.02	0.02	0.06	0.04	0.04	0.04	mA
I _{OH}	MAX	-24	-24	-12	-24	-24	-12	-12	mA
I _{OL}	MAX	24	24	12	24	24	12	12	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ABTH	LVT 3V	LVTH 3V	ALVTH 3V	AC	ACT	AHCT
I _{PLH}	A or B	B or A	MAX	3.9	3.9	3.3	3.3	3.1	7.9	10.5	10.5
I _{PLL}				4.2	4.2	3.3	3.3	2.9	8.9	10.2	10.5
I _{PZH}	OE	B or A	MAX	6.3	6.3	4.5	4.5	4.2	8.6	10	15
I _{PZL}				6.4	6.4	4.6	4.6	3.5	10.7	11.6	15
I _{PHZ}	OE	B or A	MAX	6.3	6.3	5.1	5.1	5.3	9.8	12.6	15
I _{PZ}				5.2	5.2	5.1	5.1	5	8.7	11.8	15

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 3V	LVCH 3V	LVCHR 3V	LVCZ 3V	ALVCH 3V	ALVC HR 3V	AVC 3V
I _{PLH}	A or B	B or A	MAX	4	4	4.8	4	3	4.2	1.7
I _{PLL}				4	4	4.8	4	3	4.2	1.7
I _{PZH}	OE	B or A	MAX	5.5	5.5	6.3	5.6	4.4	5.6	3.7
I _{PZL}				5.5	5.5	6.3	5.6	4.4	5.6	3.7
I _{PHZ}	OE	B or A	MAX	6.6	6.6	7.4	6.6	4.1	5.5	3.9
I _{PZ}				6.6	6.6	7.4	6.6	4.1	5.5	3.9

UNIT: ns

Logic Diagram



FUNCTION TABLE

B TO A ($\overline{OE}_B = H$)

INPUTS					OUTPUT	
1B	2B	SEL	LE1B	LE2B	\overline{OE}_A	A
H	X	H	H	X	L	H
L	X	H	H	X	L	L
X	X	H	L	X	L	A_0
X	H	L	X	H	L	H
X	L	L	X	H	L	L
X	X	L	X	L	L	A_0
X	X	X	X	X	H	Z

A TO B ($\overline{OE}_A = H$)

INPUTS					OUTPUTS	
1B	LEA1B	LEA2B	OE1B	OE2B	1B	2B
H	H	H	L	L	H	H
L	H	H	L	L	L	L
H	H	L	L	L	H	$2B_0$
L	M	L	L	L	L	$2B_0$
H	L	H	L	L	$1B_0$	H
L	L	H	L	L	$1B_0$	L
X	L	L	L	L	$1B_0$	$2B_0$
X	X	X	H	H	Z	Z
X	X	X	L	H	Active	Z
X	X	X	H	L	Z	Active
X	X	X	L	L	Active	Active

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABTH	ALVCH 3V	UNIT
I_{CC}	MAX	63	0.04	mA
I_{OH}	MAX	-32	-24	mA
I_{OL}	MAX	64	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABTH	ALVCH 3V	
t_{Pulse} Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high			MIN	3.3	3.3	
t_{Setup} Setup time, data before LE1B, LE2B, LEA1B, or LEA2B ,			MIN	1.5	1.1	
t_h Hold time, data after LE1B, LE2B, LEA1B, or LEA2B ,			MIN	1	1.5	
t_{PLH}	A or B	B or A	MAX	5.6	4.3	
t_{PHL}				5.9	4.3	
t_{PLH}	LE	A or B	MAX	5.8	4.4	
t_{PHL}				5.3	4.4	
t_{PLH}	SEL (B1)	A	MAX	5.3	5.6	
t_{PHL}				6	5.6	
t_{PLH}	SEL (B2)		MAX	4.4	5.6	
t_{PHL}				5.9	5.6	
t_{PZH}	\overline{OE}	A or B	MAX	5.7	5.4	
t_{PLZ}				5.8	5.4	
t_{PHZ}	\overline{OE}	A or B	MAX	6.4	4.6	
t_{PLZ}				4.8	4.6	

UNIT: ns

Logic Diagram



FUNCTION TABLE

OUTPUT ENABLE

INPUTS			OUTPUTS	
CLK	OE _A	OE _B	A	1B,2B
↑	H	H	Z	Z
↑	H	L	Z	Active
↑	L	H	Active	Z
↑	L	L	Active	Active

A-TO-B STORAGE (OE_B = L)

INPUTS			OUTPUTS	
CLK	KENA1	KENA2	CLK	A
				1B 2B
H	H	X	X	1B _{0†} 2B _{0†}
L	X	↑	L	L X
L	X	↑	H	H X
X	L	↑	L	X L
X	L	↑	H	X H

† Output level before the indicated steady-state input conditions were established.

B-TO-A STORAGE (OE_A = L)

INPUTS			OUTPUT	
CLK	SEL	1B 2B	A	
X	H	X X		A _{0†}
X	L	X X		A _{0†}
↑	H	H X		L
↑	H	L X		H
↑	L	X L		L
↑	L	X H		H

† Output level before the indicated steady-state input conditions were established.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALVCH 3V	ALVCHR 3V	AVC 3V	UNIT
I _{CC}	MAX	0.04	0.04	0.04	mA
I _{OH}	MAX	-24	-12	-12	mA
IoL	MAX	24	12	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V	ALVCHR 3V	AVC 3V
f _{max}			MIN	135	135	175
t _w Pulse duration, CLK high or low			MIN	3.3	3.3	3.5
t _{su} Setup time	A data before CLK *		MIN	1.7	1	1.9
	B data before CLK *		MIN	1.8	1.1	1.9
	SEL before CLK *		MIN	1.3	1.3	1.3
	CLKENAT or CLKENA2 before CLK *		MIN	0.9	0.8	1.1
	OE before CLK *		MIN	1.3	1.2	1.1
t _h Hold time	A data after CLK *		MIN	0.6	1.2	1
	B data after CLK *		MIN	0.6	1	0.7
	SEL after CLK *		MIN	0.7	1.7	0.4
	CLKENAT or CLKENA2 after CLK *		MIN	1.1	1.6	1
	OE after CLK *		MIN	0.8	1.2	0.3
t _{pd}	CLK	B	MAX	6.2	5.8	3
		A		5	5.2	2.7
t _{en}	CLK	B	MAX	6.1	5.8	3.8
		A		5.9	5.3	3.4
t _{dis}	CLK	B	MAX	6.1	6	3.7
		A		5.6	6	3.4

UNIT f_{max}: MHz other: ns

Logic Diagram



FUNCTION TABLE

OUTPUT ENABLE

INPUTS			OUTPUTS	
CLK	OE _A	OE _B	A	1B,2B
↑	H	H	Z	Z
↑	H	L	Z	Active
↑	L	H	Active	Z
↑	L	L	Active	Active

A-TO-B STORAGE (OE_B = L)

INPUTS			OUTPUTS	
CLK	KENA1	KENA2	CLK	A
L	H	↑	L	L _t 2B ₀ ‡
L	H	↑	H	H _t 2B ₀ ‡
L	L	↑	L	L _t
L	L	↑	H	H _t
H	L	↑	L	1B ₀ ‡ L
H	L	↑	H	1B ₀ ‡ H
H	H	X	X	1B ₀ ‡ 2B ₀ ‡

† Two CLK edges are needed to propagate data.

‡ Output level before the indicated steady-state input conditions were established

B-TO-A STORAGE (OE_A = L)

INPUTS						OUTPUT
CLK	KEN1B	KEN2B	SEL	1B	2B	A
H	X	X	H	X	X	A ₀ ‡
X	H	X	L	X	X	A ₀ ‡
L	X	↑	H	H	X	L
L	X	↑	H	L	X	H
X	L	↑	L	X	L	L
X	L	↑	L	X	H	H

‡ Output level before the indicated steady-state input conditions were established

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I _{CC}	MAX	0.04	mA
I _{OH}	MAX	-24	mA
IOL	MAX	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
f _{max}			MIN	150
f _w Pulse duration, CLK high or low			MIN	3.3
t _{su} Setup time	A data before CLK *		MIN	3.1
	B data before CLK *		MIN	0.9
	CLKENAT or CLKENA2 before CLK *		MIN	2.7
	CLKENTB or CLKEN2B before CLK *		MIN	2.6
	OE before CLK *		MIN	3.2
t _h Hold time	A data after CLK *		MIN	0.2
	B data after CLK *		MIN	1.7
	CLKENAT or CLKENA2 after CLK *		MIN	0.3
	CLKEN1B or CLKEN2B after CLK *		MIN	0.6
	OE after CLK *		MIN	0.1
t _{pd}	CLK	A or B	MAX	5.1
	SEL	A	MAX	5.5
t _{en}	CLK	A or B	MAX	6
t _{dis}	CLK	A or B	MAX	5.8
UNIT				

UNIT f_{max} : MHz other : ns

Logic Diagram



FUNCTION TABLE

OUTPUT ENABLE

INPUTS			
OEA	OEB	A	1B, 2B
H	X	Z	Z
L	L	Z	Active
L	H	Active	Z
L	L	Active	Active

A-TO-B STORAGE (OEB = L)

INPUTS			OUTPUTS	
CLKENA1	CLKENA2	CLK	A	1B 2B
H	H	X	X	1B _{0†} 2B _{0†}
L	X	↑	L	L X
L	X	↑	H	H X
X	L	↑	L	X L
X	L	↑	H	A ₀ H

B-TO-A STORAGE (OE_A = L)

INPUTS			OUTPUTA
LE	SEL	1B 2B	
H	X	X X	A _{0†}
H	X	X X	A _{0†}
H	H	L X	L
L	H	H X	H
L	L	X L	L
L	L	X H	H

† Output level before the indicated steady-state input conditions were established

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I _{cc}	MAX	0.04	mA
I _{oh}	MAX	-24	mA
I _{ol}	MAX	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
t _{max}			MIN	130
t _w	Pulse duration, CLK high or low		MIN	3.3
t _{su}	A before CLK *		MIN	1.7
	B before LE		MIN	1.3
	CLKEN before CLK *		MIN	1
t _h	A after CLK *		MIN	0.7
	B after LE		MIN	1.1
	CLKEN after CLK *		MIN	0.9
t _{pd}	CLK	B	MAX	4.3
	B			4
	LE		MAX	4.8
	SEL			5.2
f _m	OEB or OEA	B or A	MAX	5.1
f _{ds}	OEB or OEA	B or A	MAX	4.2

UNIT f_{max} : MHz other : ns

Logic Diagram



FUNCTION TABLE

A-TO-B STORAGE ($\overline{OE} = L$, $DIR = H$)

INPUTS			OUTPUTS	
SEL	CLK	A	1B	2B
H	X	X	1B _{0†}	2B _{0†}
↑	L	L	L _‡	X
L	↑	H	H _‡	X

† Output level before the indicated steady-state input conditions were established.

‡ Two CLK edges are needed to propagate the data.

B-TO-A STORAGE ($\overline{OE} = L$, $DIR = L$)

INPUTS			OUTPUT
CLK	SEL	1B	2B
↑	H	X	L _{\$}
↑	H	X	H _{\$}
↑	L	L	X
↑	L	H	X

§ Two CLK edges are needed to propagate the data. The data is loaded in the first register when SEL is low and propagates to the second register when SEL is high.

OUTPUT ENABLE

INPUTS			OUTPUTS	
CLK	OE	DIR	A	1B, 2B
↑	H	X	Z	Z
↑	L	L	Z	Active
↑	L	H	Active	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I _{CC}	MAX	0.04	mA
I _{OH}	MAX	-24	mA
IOL	MAX	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
f _{max}			MIN	150
t _{tr}	Pulse duration, CLK high or low		MIN	3.3
t _{su} Setup time	A data before CLK *		MIN	2
	B data before CLK *		MIN	1.8
	DIR before CLK *		MIN	1.7
	SEL before CLK *		MIN	1.8
t _{th} Hold time	A data after CLK *		MIN	0.7
	B data after CLK *		MIN	0.6
	DIR after CLK *		MIN	0.5
	SEL after CLK *		MIN	0.8
t _{pd}	CLK	A	MAX	5
		B		5.3
t _{en}	OE	A	MAX	5.7
		B		7.4
t _{dis}	OE	A	MAX	5.7
		B		6.4

UNIT f_{max} : MHz other : ns

16334

16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT
OE	LE	CLK	A	Y
H	X	X	X	Z
L	L	X	L	L
L	L	X	H	H
L	H	↑	L	L
L	H	↑	H	H
L	H	L or H	X	Y _{0†}

† Output level before the indicated steady-state input conditions were established

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVC 3V	ALVCH 3V	AVC 3V	UNIT
I _{CC}	MAX	0.04	0.04	0.04	mA
I _{OH}	MAX	-24	-24	-12	mA
I _{OL}	MAX	24	24	12	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVC 3V	ALVCH 3V	AVC 3V
t _{max}			MIN	150	150	150
t _W Pulse duration	LE low			3.3	3.3	3.3
	CLK high or low		MIN	3.3	3.3	3.3
t _{WS} Setup time	Data before CLK *		MIN	1.5	1.5	0.7
	Data before LE * CLK high		MIN	1.3	1.3	0.9
	Data before LE * CLK low		MIN	1.2	1.2	1
	Data after CLK *		MIN	0.9	0.9	0.7
t _H Hold time	Data after LE * CLK high		MIN	1.1	1.1	1.5
	Data after LE * CLK low		MIN	1.1	1.1	1.3
t _{pd}	A		MAX	3.3	3.3	2.5
	LE	Y		4.4	4.4	4
	CLK		MAX	4.1	4.1	3.1
t _{en}	DE	Y		4.6	4.6	6.2
t _{dis}	DE	Y	MAX	4.4	4.4	5.3

UNIT f_{max} : MHz other : ns

1-BIT TO 4-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUT
OE	A	Bn
L	H	H
L	L	L
H	H	Z

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I _{CC}	MAX	0.04	mA
I _{OH}	MAX	-24	mA
I _{OL}	MAX	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
I _{PLH}	A	B	MAX	4
I _{PHL}				4
I _{PZH}	OE	B	MAX	5.1
I _{PZL}				5.1
I _{PHZ}	OE	B	MAX	4
I _{PZL}				4

UNIT: ns

Logic Diagram



FUNCTION TABLE
(each latch)

INPUTS	OUTPUT		
OE	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q _O
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	LVTH 3V	ALVTH 3V	AC	ACT	AHC	AHCT	LVC 3V	LVCH 3V	ALVCH 3V	AVC 3V	UNIT
I _{CC}	MAX	85	5	5	0.08	0.08	0.04	0.04	0.02	0.02	0.04	0.04	mA
I _{OH}	MAX	-32	-32	-32	-24	-24	-8	-8	-24	-24	-24	-12	mA
I _{OL}	MAX	64	64	64	24	24	8	8	24	24	24	12	mA



SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVTH 3V	ALVTH 3V	AC	ACT	AHC	AHCT
t _W Pulse duration, LE high or low			MIN	3.3	3	1.5	4	1	5	6.5
t _{WS} Setup time	Data before LE ,, data high		MIN	1.5	1	1.4	1.5	1	4	1.5
	Data before LE ,, data low		MIN	1.5	1	0.9	1.5	1	4	1.5
t _H Hold time	Data after LE ,, data high		MIN	1	1	0.9	2.4	5	1	3.5
	Data after LE ,, data low		MIN	1	1	1.4	2.4	5	1	3.5
t _{PLH}	D	Q	MAX	6.3	3.8	3.1	9.7	11.1	10.5	10.5
t _{PHL}			MAX	6.2	3.6	3.3	10.1	12.3	10.5	10.5
t _{PLH}	LE	Q	MAX	6.7	4.3	3.3	11.9	12.8	10.5	10.5
t _{PHL}			MAX	6.1	4	3.5	10.9	12.2	10.5	10.5
t _{PZH}	OE	Q	MAX	6.1	4.3	4	10.8	12.1	11.5	11.5
t _{PZL}			MAX	5.6	4.3	3.4	12.8	14.2	11.5	11.5
t _{PHZ}	OE	Q	MAX	8.1	5	4.9	8.8	10.7	11.5	12
t _{PZL}			MAX	6.5	4.7	4.5	8.1	9.4	11.5	12

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 3V	LVCH 3V	ALVCH 3V	AVC 3V
t _W Pulse duration, LE high or low			MIN	3.3	3.3	3.3	1.8
t _{WS} Setup time	Data before LE ,, data high		MIN	1.7	1.7	1.1	0.8
	Data before LE ,, data low		MIN	1.7	1.7	1.1	0.8
t _H Hold time	Data after LE ,, data high		MIN	1.2	1.2	1.4	1
	Data after LE ,, data low		MIN	1.2	1.2	1.4	1
t _{PLH}	D	Q	MAX	4.2	4.2	3.6	2.8
t _{PHL}			MAX	4.2	4.2	3.6	2.8
t _{PLH}	LE	Q	MAX	4.6	4.6	3.9	3.2
t _{PHL}			MAX	4.6	4.6	3.9	3.2
t _{PZH}	OE	Q	MAX	4.7	4.7	4.7	3.4
t _{PZL}			MAX	4.7	4.7	4.7	3.4
t _{PHZ}	OE	Q	MAX	5.9	5.9	4.1	3.9
t _{PZL}			MAX	5.9	5.9	4.1	3.9

UNIT: ns

Logic Diagram



FUNCTION TABLE
(each flip-flop)

INPUTS	CLK	D	OUTPUT
OE			Q
L	↑	H	H
L	↑	L	L
L	H or L	X	Q _O
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	LVTH 3V	ALVTH 3V	AC	ACT	AHC	AHCT	LVC 3V	LVCH 3V	ALVCH 3V	AVC 3V	UNIT
I _{CC}	MAX	72	5	5	0.08	0.08	0.04	0.04	0.02	0.02	0.04	0.04	mA
I _{OH}	MAX	-32	-32	-32	-24	-24	-8	-8	-24	-24	-24	-12	mA
I _{OL}	MAX	64	64	64	24	24	8	8	24	24	24	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVTH 3V	ALVTH 3V	AC	ACT	AHC	AHCT
f _{max}			MIN	150	160	250	100	65	110	110
t _w Pulse duration	CLK high		MIN	3.3	3	1.5	5	7.5	5	6.5
	CLK low			3.3	3	1.5	5	4.5	5	6.5
t _{su} Setup time	Data before CLK *, data high		MIN	1.1	1.8	1	5	4.5	3	2.5
	Data before CLK *, data low			1.1	1.8	1.5	5	4.5	3	2.5
t _{th} Hold time	Data after CLK *, data high		MIN	1.3	0.8	0.5	0	6.5	2	2.5
	Data after CLK *, data low			1.3	0.8	1	0	6.5	2	2.5
t _{PLH}	CLK	Q	MAX	6.2	4.5	3.2	10.8	12.4	11.5	11.5
t _{PHL}				5.9	4	3.2	10.6	12.2	11.5	11.5
t _{PZH}			MAX	5.6	4.5	3.8	10.2	11.9	11.5	11.5
t _{PZL}	OE	Q		5.3	4.4	3.3	12.1	13.4	11.5	11.5
t _{PHZ}			MAX	8.2	5	4.6	8.2	10.4	11.5	12
t _{PZL}	OE	Q		6.6	4.6	4.2	7.9	9.8	11.5	12

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVC 3V	LVCH 3V	ALVCH 3V	AVC 3V
f _{max}			MIN	150	150	150	200
t _w Pulse duration	CLK high		MIN	3.3	3.3	3.3	2.5
	CLK low			3.3	3.3	3.3	2.5
t _{su} Setup time	Data before CLK *, data high		MIN	1.9	1.9	1.9	1.4
	Data before CLK *, data low			1.9	1.9	1.9	1.4
t _{th} Hold time	Data after CLK *, data high		MIN	1.9	1.1	0.5	1.1
	Data after CLK *, data low			1.9	1.1	0.5	1.1
t _{PLH}	CLK	Q	MAX	4.5	4.5	4.2	3.3
t _{PHL}				4.5	4.5	4.2	3.3
t _{PZH}			MAX	4.6	4.6	4.8	3.4
t _{PZL}	OE	Q		4.6	4.6	4.8	3.4
t _{PHZ}			MAX	5.5	5.5	4.3	3.9
t _{PZL}	OE	Q		5.5	5.5	4.3	3.9

UNIT f_{max} : MHz other : ns

9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER WITH 3-STATE OUTPUTS

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUT RECEIVE PORT
CLK	SEND PORT	
X	X	B0†
X	L	L
X	H	H
↑	L	L
↑	H	H
H	X	B0†
L	X	B0†

† Output level before the indicated steady-state input conditions were established

DATA-FLOW CONTROL

INPUTS								DATA FLOW
PRE	SELEN	CLK	SEL0	SEL1	SEL2	SEL3	SEL4	
H	X	X	X	X	X	X	X	All outputs disabled
L	H	↑	X	X	X	X	X	No change
L	L	↑	0	0	0	0	0	None, all I/Os off
L	L	↑	0	0	0	0	1	Not used
L	L	↑	0	0	0	1	0	Not used
L	L	↑	0	0	0	1	1	Not used
L	L	↑	0	0	1	0	0	Not used
L	L	↑	0	0	1	0	1	Not used
L	L	↑	0	0	1	1	0	Not used
L	L	↑	0	0	1	1	1	Not used
L	L	↑	0	1	0	0	0	2A to 1A and 1B to 2B
L	L	↑	0	1	0	0	1	2A to 1A
L	L	↑	0	1	0	1	0	2B to 1B
L	L	↑	0	1	0	1	1	2A to 1A and 2B to 1B
L	L	↑	0	1	1	0	0	1A to 2A and 1B to 2B
L	L	↑	0	1	1	0	1	1A to 2A
L	L	↑	0	1	1	1	0	1B to 2B
L	L	↑	0	1	1	1	1	1A to 2A and 2B to 1B
L	L	↑	1	0	0	0	0	1A to 1B and 2B to 2A
L	L	↑	1	0	0	0	1	1A to 1B
L	L	↑	1	0	0	1	0	2A to 2B
L	L	↑	1	0	1	0	0	1B to 1A and 2A to 2B
L	L	↑	1	0	1	0	1	1B to 1A
L	L	↑	1	0	1	1	0	2B to 2A
L	L	↑	1	0	1	1	1	1B to 1A and 2B to 2A
L	L	↑	1	1	0	0	0	2B to 1A and 2A to 1B
L	L	↑	1	1	0	0	1	1B to 2A
L	L	↑	1	1	0	1	0	2B to 1A
L	L	↑	1	1	0	1	1	2B to 1A and 1B to 2A
L	L	↑	1	1	1	0	0	1A to 2B and 1B to 2A
L	L	↑	1	1	1	0	1	1A to 2B
L	L	↑	1	1	1	1	0	2A to 1B
L	L	↑	1	1	1	1	1	1A to 2B and 2A to 1B

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALVCH 3V	ALVC HR 3V	UNIT
Icc	MAX	0.04	0.04	mA
IoH	MAX	-24	-12	mA
IoL	MAX	24	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V	ALVC HR 3V
tmax			MIN	120	120
t _{lw} Pulse duration, CLK high or low			MIN	3	3
t _{su} Setup time	A or B data before CLK *		MIN	1.4	1.4
	SEL before CLK *		MIN	3.5	3.5
	SELEN before CLK *		MIN	1.8	1.8
	PRE before CLK *		MIN	0.7	0.7
t _h Hold time	A or B data after CLK *		MIN	1	1
	SEL after CLK *		MIN	0	0
	SELEN after CLK *		MIN	0.8	0.8
t _{pd}	CLK	A or B	MAX	5.1	6.2
t _{an}	CLK	A or B	MAX	5.7	6.8
t _{dis}	PRE	A or B	MAX	5.7	6.1
				6.1	6.4

UNIT fmax : MHz other : ns

Logic Diagram



FUNCTION TABLE
A-TO-B OUTPUT ENABLE

INPUTS	OUTPUT
OEB	OEBn
H	H
H	L
L	H
L	L

Active

 $\dagger n = 1, 2, 3, 4$
**A-TO-B OUTPUT ENABLE
(assuming OEB = L, OEBn = L) \ddagger**

INPUTS										OUTPUTS				
CLKENAB	CE_SEL1	CE_SELO	CLKAB	LEAB1	LEAB2	LEAB3	LEAB4	B1	B2	B3	B4			
X	X	X	H	or L	H	L	L	A	A ₀	A ₀	A ₀			
X	X	X	X	or L	H	H	H	A	A	A	A ₀			
L	X	X	X	L	L	L	L	A ₀	A ₀	A ₀	A ₀			
L	X	X	X	L	L	L	L	A	A ₀	A ₀	A ₀			
L	L	X	X	L	L	L	L	L	A ₀	A ₀	A ₀	A ₀		
L	L	X	X	L	L	L	L	L	A ₀	A ₀	A ₀	A ₀		
L	L	X	X	L	L	L	L	L	A ₀	A ₀	A ₀	A ₀		
H	X	X	X	L	L	L	L	L	A ₀	A ₀	A ₀	A ₀		

**B-TO-A STORAGE
(after point P)**

INPUTS								P
CLKENB	CLKBA	LEB1	LEB2	LEB3	LEB4	SEL1	SEL0	
X	X	H	L	L	L	L	L	B1
X	X	L	H	L	L	H	L	B2
X	X	L	L	H	L	H	L	B3
X	X	L	L	H	H	H	L	B4
						L	L	B1 ₀
L	↑	L	L	L	L	L	H	B2 ₀
						H	L	B3 ₀
						H	H	B4 ₀

 \ddagger Output level before the indicated steady-state input conditions were established

**B-TO-A STORAGE
(after point P)**

INPUTS					OUTPUT
CLKENB	CLKBA	LEBA	OEA	B	A
X	X	X	H	X	Z
X	X	H	L	L	L
X	X	H	L	H	H
H	X	L	L	X	A ₀
L	↑	L	L	L	L
L	↑	L	L	H	H
L	L	L	L	X	A ₀

RECOMMENDED OPERATING CONDITIONS



PARAMETER	MAX or MIN	ABTH	UNIT
I _{CC}	MAX	32	mA
I _{OH}	MAX	-32	mA
I _{OL}	MAX	64	mA

SWITCHING CHARACTERISTICS

PARAMETER		MAX or MIN	ABTH		PARAMETER	INPUT	OUTPUT	MAX or MIN	ABTH
<i>t</i> _{max}		MIN	160		<i>t</i> _{PLH}				6.5
<i>t</i> _w Pulse duration		CLKAB high or low	MIN	3.8	<i>t</i> _{PHL}	B	A	MAX	6.5
		CLKBA high or low	MIN	4.5	<i>t</i> _{PZH}	<u>OEA</u>	A	MAX	5.6
		LEAB1, 2, 3 or 4 high	MIN	2.2	<i>t</i> _{PZL}				5.2
		LEBA high	MIN	2.1	<i>t</i> _{PHZ}	<u>OEA</u>	A	MAX	5.9
		LEB1, 2, 3 or 4 high	MIN	2.4	<i>t</i> _{PLZ}				6.5
<i>t</i> _{su} Setup time		A bus	MIN	2.5	<i>t</i> _{PLH}				5.7
		Before CLKAB * CE_SEL0/1	MIN	3.2	<i>t</i> _{PHL}				5.7
		CLKENAB	MIN	3.2	<i>t</i> _{PZH}	<u>OEB</u>	B	MAX	6.4
		Before LEAB1, 2, 3, or 4, A bus	MIN	3.6	<i>t</i> _{PZL}				6.3
		B bus	MIN	3.8	<i>t</i> _{PHZ}	<u>OEB</u>	B	MAX	7
		CLKENB	MIN	2.3	<i>t</i> _{PLZ}				6.1
		CLKENB *	MIN	2.5	<i>t</i> _{PHZ}	<u>OEB</u>	B	MAX	5.8
		LEB1, 2, 3 or 4	MIN	4.3	<i>t</i> _{PLZ}				5.6
		SEL0/1	MIN	4.5	<i>t</i> _{PHL}	<u>OEB</u> , 1, 2, 3, 4	B	MAX	6.1
		Before LEAB1, 2, 3, or 4, B bus	MIN	3.2	<i>t</i> _{PLZ}				5.3
<i>t</i> _h Hold time		B bus	MIN	4	<i>t</i> _{PLH}	CLKBA	A	MAX	7.4
		LEB1, 2, 3 or 4	MIN	4.4	<i>t</i> _{PHL}				7.7
		SEL0/1	MIN	4.3	<i>t</i> _{PLH}	CLKAB	B	MAX	6.2
		A bus	MIN	0.5	<i>t</i> _{PLH}				5.9
		CE_SEL0/1	MIN	1.1	<i>t</i> _{PLH}	LEBA	A	MAX	5.6
		CLKENAB	MIN	0.5	<i>t</i> _{PLH}				5.3
		after LEAB1, 2, 3, or 4, A bus	MIN	1.2	<i>t</i> _{PLH}	LEAB1, 2, 3, 4	B	MAX	5.8
		B bus	MIN	1.3	<i>t</i> _{PLH}				5.6
		CLKENB	MIN	1	<i>t</i> _{PLH}	LEBA1, 2, 3, 4	A	MAX	7.2
		CLKENB *	MIN	1	<i>t</i> _{PLH}				6.8
		SEL0/1	MIN	0	<i>t</i> _{PLH}	SEL	A	MAX	7.5
		after LEB1, 2, 3, or 4, B bus	MIN	1.5					6.9
		B bus	MIN	0.4					
		SEL0/1	MIN	0.1					

UNIT : fmax : MHz other : ns

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT B
CLKENAB	CLKAB	OEAB	A
H	X	X	X
X	X	H	X
L	L	L	X
L	+	L	L
L	+	L	H

† A-to-B data flow is shown; B-to-A flow is similar but uses CLKENBA, CLKBA, and OEBA.

‡ Output level before the indicated steady-state input conditions were established.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABT	ACT	UNIT
I _{CC}	MAX	35	0.08	mA
I _{OH}	MAX	-32	-24	mA
I _{OL}	MAX	64	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ACT
t _{max}			MIN	150	55
t _W Pulse duration, CLKAB or CLKBA high			MIN	3.3	4
t _W Pulse duration, CLKAB or CLKBA low				3.3	8.5
t _{SU} Setup time, data before CLKAB * or CLKBA *			MIN	4	6
t _H Hold time, data after CLKAB * or CLKBA *			MIN	1	1
t _{PHL}	CLK	A or B	MAX	4.9	11.8
t _{PHL}				4.9	11.7
t _{PZH}		OE	A or B	4.9	11.9
t _{PZL}			MAX	6.8	13.4
t _{PHZ}		OE	A or B	5.5	9.9
t _{PZL}			MAX	5.3	9.5
t _{PZH}	CLKEN	A or B	MAX	5.7	12.5
t _{PZL}				7.2	14.3
t _{PHZ}	CLKEN	A or B	MAX	5.8	11.2
t _{PZL}				5.4	10.9

UNIT fmax : MHz other : ns

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT
OEAB	LEAB	CLKAB	A	B
L	X	X	X	Z
H	X	X	L	L
H	H	X	H	H
H	L	L	L	L
H	L	L	H	H
H	L	H	X	Bg‡
H	L	L	X	Bg§

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABT	LVTH 3V	ALVCH 3V	UNIT
I _{cc}	MAX	36	5	0.04	mA
I _{oh}	MAX	-32	-32	-24	mA
I _{ol}	MAX	64	64	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVTH 3V	ALVCH 3V
f _{max}			MIN	150	150	150
t _w Pulse duration	LEAB or LEBA high		MIN	2.5	3.3	3.3
	CLKAB or CLKBA high or low			3	3.3	3.3
t _{su} Setup time	A before CLKAB ,			3	2.9	1.3
	B before CLKBA ,			3	2.9	1.3
	A before LEAB , or LEBA , CLK high		MIN	1	1.4	1
	A before LEAB , or LEBA , CLK low			2.5	2.9	1.4
t _h Hold time	A after CLKAB , or B after CLKBA ,			0	0.4	1.3
	A after LEAB , or B after LEBA , high		MIN	2	1.6	1.5
	A after LEAB , or B after LEBA , low			2	1.6	1.2
t _{PLH}	A or B	B or A	MAX	4	3.7	3.9
t _{PLL}				4.9	3.7	3.9
t _{PZH}	LEAB or LEBA	B or A	MAX	5	5.1	4.7
t _{PZL}				5	5.1	4.7
t _{PLZ}	CLKAB or CLKBA	B or A	MAX	5.3	5	5.5
t _{PLZ}				5.3	5	5.5
t _{PZH}	OEAB	B	MAX	5.1	4.8	4.6
t _{PZL}				5.4	4.8	4.6
t _{PLZ}	OEAB	B	MAX	6.5	5.8	5
t _{PLZ}				5.4	5.8	5
t _{PZH}	OEBA	A	MAX	5.1	4.8	5.2
t _{PZL}				5.4	4.8	5.2
t _{PLZ}	OEBA	A	MAX	6.5	5.8	4.3
t _{PLZ}				5.4	5.8	4.3

UNIT f_{max} : MHz other : ns

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT
OEAB	LEAB	CLKAB	B
L	X	X	X
H	H	X	L
H	H	X	H
H	L	↑	L
H	L	↑	H
H	L	H	X
H	L	X	B ₀ †
H	L	X	B ₀ §

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

§ Output level before the indicated steady-state input conditions were established.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABT	LVTH 3V	ALVCH 3V	UNIT
I _{CC}	MAX	76	5	0.04	mA
I _{OH}	MAX	-32	-32	-24	mA
I _{OL}	MAX	64	64	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVTH 3V	ALVCH 3V
f _{max}			MIN	105	150	150
t _W Pulse duration	LEAB or LEBA high CLKAB or CLKBA high or low		MIN	3.3	3.3	3.3
t _W Setup time	A before CLKAB * B before CLKBA * A before LEAB , or LEBA , CLK high A before LEAB , or LEBA , CLK low		MIN	4.7	3.3	3.3
t _W Hold time	A after CLKAB * or B after CLKBA * A after LEAB , or B after LEBA ,		MIN	3.5	2.1	1.7
t _{PHL}	A or B	B or A	MAX	3.5	2.1	1.7
t _{PHL}			MAX	4	3.7	3.9
t _{PZH}	LEAB or LEBA	B or A	MAX	5.1	5.1	4.6
t _{PZL}			MAX	4.4	5.1	4.6
t _{PHZ}	CLKAB or CLKBA	B or A	MAX	5	5.1	4.9
t _{PZL}			MAX	4.4	5.1	4.9
t _{PZH}	OEAB	B	MAX	4.7	4.8	4.6
t _{PZL}			MAX	6.5	4.8	4.6
t _{PHZ}	OEAB	B	MAX	5.8	5.8	5
t _{PZL}			MAX	4.9	5.8	5
t _{PZH}	OEBA	A	MAX	4.7	4.8	5
t _{PZL}			MAX	6.5	4.8	5
t _{PHZ}	OEBA	A	MAX	5.8	5.8	4.2
t _{PZL}			MAX	4.9	5.8	4.2

UNIT f_{max} : MHz other : ns

Logic Diagram



FUNCTION TABLE
B-TO-A STORAGE ($\bar{OEBA} = L$)

INPUTS			OUTPUT
CLKENBA	CLK	SEL	A
H	X	X	X
L	↑	H	L
L	↑	H	H
L	↑	L	L
L	↑	L	H

† Output level before the indicated steady-state input conditions were established.

‡ Four positive CLK edges are needed to propagate data from B to A when SEL is low.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I _{CC}	MAX	0.04	mA
I _{OH}	MAX	-24	mA
I _{OL}	MAX	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
f _{max}			MIN	150
t _{pw}	Pulse duration, CLK high or low		MIN	3
t _{su}	B data before CLK *		MIN	1.1
	SEL before CLK *		MIN	2.1
	CLKENBA before CLK *		MIN	2
t _{th}	B data after CLK *		MIN	1.2
	SEL after CLK *		MIN	0.8
	CLKENBA after CLK *		MIN	0.3
t _{pd}	A	B	MAX	3.2
	CLK	A		5.2
t _{en}	OEAB or OEBA	A or B	MAX	5.1
t _{dis}	OEAB or OEBA	A or B		4.9

 UNIT f_{max} : MHz other : ns

Logic Diagram



FUNCTION TABLE

A-TO-B STORAGE ($\text{OEAB} = \text{L}$)

INPUTS			OUTPUT
CLKENAB	CLKAB	A	B
H	X	X	$B_0 \dagger$
L	↑	L	L
L	↑	H	H

† Output level before the indicated steady-state input conditions were established.

B-TO-A STORAGE ($\text{OEBA} = \text{L}$)

INPUTS					OUTPUT
CLKENA	CLK2BA	CLK1BA	SEL	B	A
H	X	X	X	X	$A_0 \dagger$
L	↑	X	H	L	L
L	↑	X	H	L	H
L	↑	↑	L	L	$L \ddagger$
L	↑	↑	L	H	$H \ddagger$

† Output level before the indicated steady-state input conditions were established.

‡ Three CLK1BA edges and one CLK2BA edge are needed to propagate data from B to A when SEL is low.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I_{cc}	MAX	0.04	mA
I_{oh}	MAX	-24	mA
I_{ol}	MAX	24	mA



SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
t_{max}			MIN	150
t_{w}	Pulse duration, CLK high or low		MIN	3
t_{su} Setup time	A data before CLKAB *		MIN	1.3
	B data before CLK2BA *		MIN	1.7
	B data before CLK1BA *		MIN	1.1
	SEL before CLK2BA *		MIN	3.3
	CLKENAB before CLKAB *		MIN	1.6
	CLKENBA before CLK1BA *		MIN	2.1
	CLKENBA before CLK2BA *		MIN	2.2
t_h Hold time	A data after CLKAB *		MIN	0.9
	B data after CLK2BA *		MIN	0.6
	B data after CLK1BA *		MIN	1
	SEL after CLK2BA *		MIN	0.1
	CLKENAB after CLKAB *		MIN	0.3
	CLKENBA after CLK1BA *		MIN	0.1
	CLKENBA after CLK2BA *		MIN	0
t_{pd}	CLKAB or CLK2BA	A or B		4.2
t_{on}	OEAB or OEBA	A or B	MAX	5.1
t_{off}	OEAB or OEBA	A or B		4.9

UNIT fmax : MHz other : ns

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

Logic Diagram

FUNCTION TABLE
(each 8-bit section)

INPUTS			OUTPUT Y
OE1	OE2	A	
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ACT	AHC	AHCT	LVCH 3V	UNIT
I _{CC}	MAX	34	0.08	0.04	0.04	0.02	mA
I _{OH}	MAX	-32	-24	-8	-8	-24	mA
I _{OL}	MAX	64	24	8	8	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ACT	AHC	AHCT	LVCH 3V
t _{PLH}	A	Y	MAX	4.1	7.5	8.5	10.5	3.7
t _{PHL}				4.3	9.5	8.5	10.5	3.7
t _{PZH}	OE	Y	MAX	5.1	8.9	10.5	13	4.8
t _{PZL}				5.9	10.5	10.5	13	4.8
t _{PHZ}	OE	Y	MAX	5.7	11.9	10.5	13	5.9
t _{PZL}				4.7	11.1	10.5	13	5.9

UNIT: ns

■ : OBSOLETE or NOT RECOMMENDED NEW DESIGNS

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

Logic Diagram

FUNCTION TABLE
(each 8-bit section)

INPUTS			OUTPUT Y
$\overline{OE1}$	$\overline{OE2}$	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

RECOMMENDED OPERATING CONDITIONS



PARAMETER	MAX or MIN	ABT	LVTH 3V	ACT	AHC	AHCT	LVCH 3V	UNIT
I_{CC}	MAX	34	5	0.08	0.04	0.04	0.02	mA
I_{OH}	MAX	-32	-32	-24	-8	-8	-24	mA
I_{OL}	MAX	64	64	24	8	8	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVTH 3V	ACT	AHC	AHCT	LVCH 3V
t_{PLH}	A	Y	MAX	3.4	3.5	9	8.5	10.5	4.2
				4.2	3.5	9.2	8.5	10.5	4.2
t_{PHL}	\overline{OE}	Y	MAX	5.2	4.6	9.7	10.5	13	5.6
				6	4.6	11	10.5	13	5.6
t_{PZH}	\overline{OE}	Y	MAX	5.4	5.9	11.3	10.5	13	6.8
				4.3	5.4	10.7	10.5	13	6.8

UNIT: ns

Logic Diagram



FUNCTION TABLE
(each 8-bit section)

INPUTS				OUTPUT
OEAB	LEAB	OEAB	A	B
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B ₀ †
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

‡ Output level before the indicated steady-state input conditions were established.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABT	LVTH 3V	AC	ACT	LVC 3V	LVCH 3V	ALVCH 3V	UNIT
I _{CC}	MAX	35	5	0.08	0.08	0.04	0.02	0.04	mA
I _{OH}	MAX	-32	-32	-24	-24	-24	-24	-24	mA
I _{OL}	MAX	64	64	24	24	24	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVTH 3V	AC	ACT	LVC 3V	LVCH 3V	ALVCH 3V
t _{pw} Pulse duration, LEAB or LEBA †, low			MIN	4	3.3	4	7.5	4	3.3	3.3
t _{su} Setup time	Data before LEAB † or LEBA †, high		MIN	1.5	0.5	1	2.5	2	1.1	1.2
	Data before LEAB † or LEBA †, low		MIN	3.5	0.8	1	2.5	2	1.1	1.2
	Data before CEAB † or CEBA †, high		MIN	-	0	-	-	2	1.1	1.2
	Data before CEAB † or CEBA †, low		MIN	-	0.6	-	-	2	1.1	1.2
t _{hl} Hold time	Data after LEAB † or LEBA †, high		MIN	1.5	1.5	3	4	2	1.9	1.3
	Data after LEAB † or LEBA †, low		MIN	2	1.2	3	4	2	1.9	1.3
	Data after CEAB † or CEBA †, high		MIN	-	1.7	-	-	2	1.9	1.3
	Data after CEAB † or CEBA †, low		MIN	-	1.6	-	-	2	1.9	1.3
I _{PLH}	A or B	B or A	MAX	3.8	3.2	8.8	10.5	8	5.4	4.3
I _{PHL}			MAX	5.1	3.2	9.2	11.6	8	5.4	4.3
I _{PLH}	LE	A or B	MAX	5.2	3.9	11.5	13.8	9	6.1	5
I _{PHL}			MAX	5.6	3.9	10.9	13.5	9	6.1	5
I _{PZH}	OE	A or B	MAX	5.2	4.3	9.6	11.4	8.5	6.3	5.3
I _{PZL}			MAX	7	4.3	11.3	13.2	8.5	6.3	5.3
I _{PHZ}	OE	A or B	MAX	5.7	4.7	8.9	11.1	8.5	6.3	4.6
I _{PZL}			MAX	4.6	4.4	8.4	9.6	8.5	6.3	4.6
I _{PZH}	OE	A or B	MAX	6.2	4.5	9.8	11.7	9	6.6	5.6
I _{PZL}			MAX	7.8	4.5	11.5	13.5	9	6.6	5.6
I _{PHZ}	OE	A or B	MAX	6.6	4.9	9.3	11.6	9	6.6	5.1
I _{PZL}			MAX	5.4	4.7	8.8	10.5	9	6.6	5.1

UNIT: ns

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT
CLKENAB	OEAB	LEAB	CLKAB	A
X	H	X	X	X
X	L	H	X	L
X	L	H	X	H
H	L	L	X	X
H	L	L	X	B ₀ ‡
H	L	L	X	B ₀ ‡
L	L	L	↓	L
L	L	L	↓	H
L	L	L	H	X
L	L	L	X	B ₀ ‡
L	L	L	X	B ₀ §

† A-to-B data flow is shown; B-to-A flow is similar but uses \overline{OEBA} , \overline{LEBA} , \overline{CLKBA} and $\overline{CLKENBA}$.

‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that \overline{CLKAB} was low before $LEAB$ went low.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABT	ALVCH 3V	UNIT
I _{CC}	MAX	36	0.04	mA
I _{OH}	MAX	-32	-24	mA
I _{OL}	MAX	64	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ALVCH 3V
t _{max}			MIN	150	150
t _w Pulse duration	LEAB or LEBA high		MIN	2.5	3.3
	CLKAB or CLKBA high or low		MIN	3	3.3
t _{su} Setup time	A before CLKAB , or B before CLKBA ,		MIN	3	-
	Data before CLK †			-	1.2
	A before LEAB , or B before LEBA , CLK high		MIN	2.5	1.1
	A before LEAB , or B before LEBA , CLK low		MIN	2.5	1.5
	CLKEN after CLK ,			2.5	-
	CLKEN after CLK †		MIN	2.5	0.8
t _h Hold time	A after CLKAB , or B after CLKBA ,		MIN	0	-
	Data after CLK †			-	1.5
	A after LEAB , or B after LEBA , CLK high		MIN	2	1.6
	A after LEAB , or B after LEBA , CLK low		MIN	2	1.3
	CLKEN after CLK ,			1	-
	CLKEN after CLK †		MIN	-	1.4
I _{PLH}	A or B	B or A	MAX	4	4
I _{PHL}				4.9	4
I _{PLH}	LEAB or LEBA	B or A	MAX	5	4.8
I _{PHL}				5	4.8
I _{PLH}	CLKAB or CLKBA	B or A	MAX	5.3	5.7
I _{PHL}				5	5.7
I _{PZH}	OEAB	B	MAX	5.1	5.2
I _{PZL}				5.4	5.2
I _{PHZ}	OEAB	B	MAX	6.2	4.4
I _{PZL}				5.4	4.4
I _{PZH}	OEBA	A	MAX	5.1	5.2
I _{PZL}				5.4	5.2
I _{PHZ}	OEBA	A	MAX	6.2	4.4
I _{PZL}				5.4	4.4

UNIT fmax : MHz other : ns

Logic Diagram



FUNCTION TABLE

INPUTS					OUTPUT
CLKENAB	OEAB	LEAB	CLKAB	A	B
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B ₀ ‡
H	L	L	X	X	B ₀ ‡
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	L	L	X	B ₀ ‡
L	L	H	X	X	B ₀ §

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, CLKBA and CLKENBA.

‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

RECOMMENDED OPERATING CONDITIONS



PARAMETER	MAX or MIN	ABT	ALVTH 3V	ALVCH 3V	ALVCHR 3V	UNIT
I _{CC}	MAX	36	5	0.04	0.04	mA
I _{OH}	MAX	-32	-32	-24	-12	mA
I _{OL}	MAX	64	64	24	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ALVTH 3V	ALVCH 3V	ALVCHR 3V
f _{max}			MIN	150	150	150	150
t _w Pulse duration	LEAB or LEBA high		MIN	2.5	1.8	3.3	3.3
	CLKAB or CLKBA high or low		MIN	3	2.3	3.3	3.3
t _{su} Setup time	Data before CLK * high		MIN	4	2.4	2.1	2.1
	Data before CLK * low		MIN	4	3.8	2.1	2.1
	A before LEAB , or B before LEBA , , CLK high		MIN	2.5	1	1.6	1.6
	A before LEAB , or B before LEBA , , CLK low		MIN	1	0.6	1.1	1.1
	CLKEN before * high		MIN	2.5	1.4	1.7	1.7
	CLKEN before * low		MIN	2.5	1.9	1.7	1.7
t _h Hold time	Data after CLK * high		MIN	0	0.5	0.8	0.8
	Data after CLK * low		MIN	0	0.5	0.8	0.8
	A after LEAB , or B after LEBA , , CLK high		MIN	2	2	1.4	1.4
	A after LEAB , or B after LEBA , , CLK low		MIN	2	2.3	1.7	1.7
	CLKEN after * high		MIN	0	0.6	0.6	0.6
	CLKEN after * low		MIN	0	0.5	0.6	0.6
I _{PLH}	A or B	B or A	MAX	4	3.9	4.1	4.4
I _{PHL}				4.9	3.9	4.1	4.4
I _{PLH}	LEAB or LEBA	B or A	MAX	5	4.6	4.7	5.1
I _{PHL}				5.2	4.6	4.7	5.1
I _{PLH}	CLKAB or CLKBA	B or A	MAX	4.7	4.5	5	5.4
I _{PHL}				4.6	4.6	5	5.4
I _{PZH}	OEAB	B	MAX	5.5	4.2	5.2	5.6
I _{PZL}				5.8	4.4	5.2	5.6
I _{PHZ}	OEAB	B	MAX	6.2	5.3	4.4	4.7
I _{PZL}				5.4	4.6	4.4	4.7
I _{PZH}	OEBA	A	MAX	5.5	4.2	5.2	5.6
I _{PZL}				5.8	4.4	5.2	5.6
I _{PHZ}	OEBA	A	MAX	6.2	5.3	4.4	4.7
I _{PZL}				5.4	4.6	4.4	4.7

UNIT f_{max} : MHz other : ns

Logic Diagram



FUNCTION TABLE

INPUTS		OPERATION
OEBA	OEAB	
L	L	B data to A bus
L	H	B data to A bus, A data to B bus
H	L	Isolation
H	H	\bar{A} data to B bus

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AC	ACT	UNIT
I _{CC}	MAX	0.08	0.08	mA
I _{OH}	MAX	-24	-24	mA
IOL	MAX	24	24	mA



SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AC	ACT
I _{PZH}	A	B	MAX	6.8	8.5
I _{PHL}		A		8.2	10.5
I _{PZH}	B	A	MAX	6.8	8.5
I _{PHL}		B		8.2	10.5
I _{PZH}	<u>OEBA</u>	A	MAX	7.9	9.1
I _{PLZ}		A		9.4	10.9
I _{PHZ}	<u>OEBA</u>	A	MAX	9.2	11.9
I _{PLZ}		A		8.3	10.6
I _{PZH}	OEAB	B	MAX	7.3	8.9
I _{PLZ}		B		9.1	10.5
I _{PHZ}	OEAB	B	MAX	9	10.8
I _{PLZ}		B		8	9.6

UNIT: ns

16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

Logic Diagram

FUNCTION TABLE
(each 8-bit section)

INPUTS	OPERATION
OEBA	OEAB
L	B data to A bus
L	B data to A bus, A data to B bus
H	Isolation
H	A data to B bus

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ACT	UNIT
I_{CC}	MAX	35	0.08	mA
I_{OH}	MAX	-32	-24	mA
I_{OL}	MAX	64	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ACT
t_{PLH}	A or B	B or A	MAX	3.6	7.7
t_{PHL}				4.3	8.6
t_{PZH}	OEBA	A	MAX	4.9	9.5
t_{PZL}				6	11.1
t_{PHZ}	OEBA	A	MAX	6	12
t_{PLZ}				5.4	10.7
t_{PZH}	OEAB	B	MAX	4.9	9.3
t_{PZL}				6	10.6
t_{PHZ}	OEAB	B	MAX	6	10.4
t_{PLZ}				5.4	9.5

UNIT: ns

16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

Logic Diagram

FUNCTION TABLE
(each 8-bit section)

INPUTS	DIR	OPERATION
L	L	\bar{B} data to A bus
L	H	\bar{A} data to B bus
H	X	Isolation

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABT	AC	ACT	UNIT
I_{CC}	MAX	32	0.08	0.08	mA
I_{OH}	MAX	-32	-24	-24	mA
I_{OL}	MAX	64	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	AC	ACT
t_{PLH}	A or B	B or A	MAX	4.3	7.3	9.1
t_{PHL}				3.9	8.6	10.5
t_{PZH}	\overline{OE}	A or B	MAX	5.5	8	9.8
t_{PZL}				6.3	9.9	11.5
t_{PHZ}	\overline{OE}	A or B	MAX	6.3	9.9	12.5
t_{PZL}				4.2	9	11

UNIT: ns

Logic Diagram



FUNCTION TABLE

INPUTS					DATA I/O		OPERATION OR FUNCTION		
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8		
X	X	-	X	X	X	Input	Unspecified †	Store A, B unspecified †	
X	X	-	X	X	X	Unspecified †	Input	Store B, A unspecified †	
H	X	↑	↑	X	X	Input	Input	Store A and B data	
H	X	H or L	H or L	X	X	Input disabled	Input disabled	Isolation, hold storage	
L	L	X	X	X	L	Output	Input	Real-time B data to A bus	
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus	
L	H	X	X	L	X	Input	Output	Real-time A data to B bus	
L	H	H or L	X	H	X	Input	Output	Stored A data to B bus	

† The data output functions may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABT	LVTH 3V	AC	ACT	LVCH 3V	ALVCH 3V	AVC	UNIT
Icc	MAX	32	5	0.08	0.08	0.02	0.04	0.04	mA
IoH	MAX	-32	-32	-24	-24	-24	-24	-12	mA
Iol	MAX	64	64	24	24	24	24	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVTH 3V	AC	ACT	LVCH 3V	ALVCH 3V	AVC
fmax			MIN	125	150	75	90	150	150	350
t _W Pulse duration	CLKAB or CLKBA high or low		MIN	4.3	3.3	6.5	5.5	3.3	3.3	1.4
t _{SU} Setup time	A or B before CLKAB * or CLKBA *, data high		MIN	3	1.2	5	4	2.9	1.4	0.8
	A or B before CLKAB * or CLKBA *, data low		MIN	3	2	5	6	2.9	1.4	0.8
t _H Hold time	A or B after CLKAB * or CLKBA *, data high		MIN	0	0.5	1	1.5	0.3	0.7	0.6
	A or B after CLKAB * or CLKBA *, data low		MIN	0	0.5	1	1.5	0.3	0.7	0.6
t _{PLH}	CLKAB or CLKBA	B or A	MAX	4.9	4.2	12.1	12.2	6.7	4.5	3.3
t _{PHL}			MAX	4.7	4.2	11.9	12.3	6.7	4.5	3.3
t _{PLH}	A or B	B or A	MAX	3.9	3.4	9.5	10.6	5.7	3.9	2.6
t _{PHL}			MAX	4.6	3.4	9.7	11.4	5.7	3.9	2.6
t _{PLH}	SAB or SBA	B or A	MAX	5	4.5	12.5	15.6	7.7	5.3	4
t _{PHL}			MAX	5	4.5	13.1	16.7	7.7	5.3	4
t _{PZH}	OE	A or B	MAX	5.5	4.3	10.5	11.9	6.9	5.1	4
t _{PZL}			MAX	5.7	4.3	12.2	13.5	6.9	5.1	4
t _{PHZ}	OE	A or B	MAX	5.4	5.6	8.9	10.2	6.9	4.7	4.2
t _{PZL}			MAX	4.5	5.4	8.6	9.9	6.9	4.7	4.2
t _{PZH}	DIR	A or B	MAX	5.4	4.4	10.9	15.2	7.2	5.1	4.3
t _{PZL}			MAX	5.6	4.4	12.2	13.1	7.2	5.1	4.3
t _{PHZ}	DIR	A or B	MAX	6.7	5.7	9.4	10.8	7	5.3	4.3
t _{PZL}			MAX	5.9	5.2	8.8	10.4	7	5.3	4.3

UNIT fmax : MHz other : ns

Logic Diagram



To Seven Other Channels



To Seven Other Channels

FUNCTION TABLE

INPUTS						DATA I/O †		OPERATION OR FUNCTION	
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8		
L	H	L	L	X	X	Input	Input	Isolation	
L	H	↑	↑	X	X	Input	Input	Store A and B data	
X	H	↑	↑	L	X	Input	Unspecified‡	Store A, hold B	
H	H	↑	↑	X‡	X	Input	Output	Store A in both registers	
L	X	L	↑	X	X	Unspecified‡	Input	Hold A, store B	
L	L	↑	↑	X	X‡	Output	Input	Store B in both registers	
L	L	X	X	X	L	Output	Input	Real-time B data to A bus	
L	L	X	L	X	H	Output	Input	Store B data to A bus	
H	H	X	X	L	X	Input	Output	Real-time A data to B bus	
H	H	L	X	H	X	Input	Output	Store A data to B bus	
H	L	L	L	H	H	Output	Output	Store A data to B bus and Store B data to A bus	

† The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ACT	UNIT
Icc	MAX	0.08	mA
IoH	MAX	-24	mA
IoL	MAX	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ACT
fmax			MIN	90
t _W Pulse duration	CLKAB or CLKBA high or low		MIN	5.5
t _{SU} Setup time	A before CLKAB * or B before CLKBA *		MIN	5.3
t _H Hold time	A after CLKAB * or B after CLKBA *		MIN	1
t _{PH}	A or B	B or A	MAX	11.3
t _{PHL}				11.9
t _{PH}	CLKAB or CLKBA	A or B	MAX	13.7
t _{PHL}				13.6
t _{PH}	SAB or SBA	A or B	MAX	17.3
t _{PHL}				17.8
t _{PZH}	OEBA	A	MAX	12.3
t _{PZL}				13.9
t _{PZH}	OEBA	A	MAX	10.6
t _{PZL}				10.8
t _{PZH}	OEAB	B	MAX	11.9
t _{PZL}				13.5
t _{PZH}	OEAB	B	MAX	11.4
t _{PZL}				11.6

UNIT fmax : MHz other : ns

Logic Diagram



FUNCTION TABLE

INPUTS						DATA VOL		OPERATION OR FUNCTION		
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8			
L	H	H or L	H or L	X	X	Input	Input	Isolation		
L	H	+	+	X	X	Input	Input	Store A and B data		
X	H	+	+	H or L	X	Input	Unspecified ‡	Store A, hold B		
H	H	+	+	X‡	X	Input	Output	Store A in both registers		
L	X	H or L	+	X	X	Unspecified ‡	Input	Hold A, store B		
L	L	+	+	X	X‡	Output	Input	Store B in both registers		
L	L	X	X	X	L	Output	Input	Real-time B data to A bus		
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus		
H	H	X	X	L	X	Input	Output	Real-time A data to B bus		
H	H	H or L	X	H	X	Input	Output	Store A data to B bus		
H	L	H or L	H or L	H	H	Output	Output	Stored A data to B bus and stored B data A bus		

† The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data at input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition of the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABT	LVTH 3V	AC	ACT	LVCH 3V	UNIT
Icc	MAX	32	5	0.08	0.08	0.02	mA
Ion	MAX	-32	-32	-24	-24	-24	mA
Iol	MAX	64	64	24	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVTH 3V	AC	ACT	LVCH 3V
fmax			MIN	125	150	95	90	150
t _{tr} Pulse duration	CLKAB or CLKBA high or low		MIN	4.3	3.3	5	5.5	3.3
t _{su} Setup time	A before CLKAB * or B before CLKBA *, high		MIN	3	1.2	4.5	4.5	3
	A before CLKAB * or B before CLKBA *, low		MIN	3	2	4.5	4.5	3
t _{th} Hold time	A after CLKAB * or B after CLKBA *, high		MIN	0	0.5	0	1	0.2
	A after CLKAB * or B after CLKBA *, low		MIN	0	0.5	0	1	0.2
t _{PLH}	CLKAB or CLKBA	A or B	MAX	4.9	4.2	12.2	12.3	6.4
t _{PLH}				4.7	4.2	12.3	12.3	6.4
t _{PLH}	A or B	B or A	MAX	3.9	3.4	9.9	10.5	6.3
t _{PLH}				4.6	3.4	10.2	11.6	6.3
t _{PLH}	SAB or SBA	A or B	MAX	5	4.5	13.8	16	7.4
t _{PLH}				5	4.5	13.8	16.9	7.4
t _{PZH}	OEBA	A	MAX	5	4.3	10.7	11.7	6.3
t _{PZL}				5.3	4.3	13.2	13.4	6.3
t _{PHZ}	OEBA	A	MAX	4.9	5.6	8.8	9.5	6.2
t _{PZL}				4	5.4	8.7	9.2	6.2
t _{PZH}	OEAB	B	MAX	4.2	4.2	10.5	10.8	6.3
t _{PZL}				4.6	4.2	13	12.4	6.3
t _{PHZ}	OEAB	B	MAX	5.9	5.5	8	10.5	6.2
t _{PZL}				5.2	5.5	7.8	9.9	6.2

UNIT fmax : MHz other : ns

Logic Diagram



FUNCTION TABLE
(each 8-bit section)

NUMBER OF A OR B INPUTS THAT ARE HIGH	INPUTS			INPUT/OUTPUT PARITY	OUTPUTS	
	\overline{OE}	T/R	ODD/EVEN		ERR	OUTPUT MODE
0, 2, 4, 6, 8	L	H	H	H	Z	Transmit
	L	H	L		Z	Transmit
	L	L	H		H	Receive
	L	L	H		L	Receive
	L	L	L		L	Receive
	L	L	H		H	Receive
	L	L	L		L	Receive
	Don't care	H	X		Z	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ACT	UNIT
I_{CC}	MAX	36	0.08	mA
I_{OH}	MAX	-32	-24	mA
I_{OL}	MAX	64	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ACT
t_{PLH}	A or B	B or A	MAX	4.1	10.7
t_{PHL}				4.3	10.6
t_{PLH}	A or B	PARITY	MAX	6.7	14.3
t_{PHL}				6.1	14.3
t_{PLH}	ODD / EVEN	PARITY, \overline{ERR}	MAX	6.7	13.7
t_{PHL}				6.1	14.1
t_{PLH}	B	\overline{ERR}	MAX	6.7	14.6
t_{PHL}				6.1	14.7
t_{PLH}	PARITY	\overline{ERR}	MAX	6.7	13.8
t_{PHL}				6.1	14.2
t_{PZH}	\overline{OE}	A or B	MAX	5.6	11.3
t_{PZL}				6	13
t_{PZH}	\overline{OE}	A or B	MAX	5.4	11.2
t_{PZL}				4.3	10.5
t_{PZH}	\overline{OE}	PARITY, \overline{ERR}	MAX	5.6	11.3
t_{PZL}				6	13
t_{PZH}	\overline{OE}	PARITY, \overline{ERR}	MAX	5.4	11.2
t_{PZL}				4.3	10.5

UNIT: ns

20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS

Logic Diagram

FUNCTION TABLE
(each flip-flop)

INPUTS				OUTPUT Q
\overline{OE}	CLKEN	CLK	D	
L	H	X	H	Q_O
L	L	↑	H	H
L	L	↑	L	L
L	L	L	X	Q_O
H	X	X	X	Z

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I_{CC}	MAX	0.04	mA
I_{OH}	MAX	-24	mA
I_{OL}	MAX	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
f_{max}			MIN	150
t_{w} Pulse duration	CLK high or low		MIN	3.3
t_{su} Setup time	Data before CLK *		MIN	3.1
	CLKEN before CLK *		MIN	2.7
t_h Hold time	Data after CLK *		MIN	0
	CLKEN after CLK *		MIN	0
t_{PLH}	CLK	Q	MAX	4.3
t_{PHL}				4.3
t_{PZH}	\overline{OE}	Q	MAX	4.8
t_{PZL}				4.8
t_{PHZ}	\overline{OE}	Q	MAX	4.4
t_{PLZ}				4.4

UNIT f_{max} : MHz other : ns

22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS



FUNCTION TABLE
(each flip-flop)

INPUTS				OUTPUT
\overline{OE}	\overline{CLKEN}	CLK	D	Q
L	H	X	X	Q_O
L	L	↑	H	H
L	L	↑	L	L
L	L	L or H	X	Q_O
H	X	X	X	Z


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AVC 3V	UNIT
I_{CC}	MAX	0.04	mA
I_{OH}	MAX	-12	mA
I_{OL}	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AVC 3V
t_{max}			MIN	150
t_w	Pulse duration CLK high or low		MIN	2.8
t_{su}	Setup time Data before CLK		MIN	2.5
	CLKEN before CLK		MIN	1.4
t_h	Hold time Data after CLK		MIN	0
	CLKEN after CLK		MIN	1.2
t_{PLH}	CLK	Q	MAX	2.6
t_{PHL}				2.6
t_{PZH}	\overline{OE}	Q	MAX	4.3
t_{PZL}				4.3
t_{PHZ}	\overline{OE}	Q	MAX	3.4
t_{PZL}				3.4

UNIT fmax : MHz other : ns

**10-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH DUAL OUTPUTS**
Logic Diagram
FUNCTION TABLE
 (each flip-flop)

INPUTS			OUTPUT
$\overline{OE}_n \dagger$	CLK	D	$Q_n \dagger$
L	H		H
L	L	L	L
L	L	X	Q_0
H	X	X	Z

 $\dagger n = 1, 2$
RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I_{CC}	MAX	0.04	mA
I_{OH}	MAX	-24	mA
I_{OL}	MAX	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
t_{max}			MIN	150
t_{w} Pulse duration	CLK high or low		MIN	3.3
t_{su}	Setup time Data before CLK *		MIN	1.4
t_h	Hold time Data after CLK *		MIN	1
t_{PLH}	CLK	Q	MAX	4.8
t_{PHL}				4.8
t_{PZH}	\overline{OE}	Q	MAX	5
t_{PZL}				5
t_{PHZ}	\overline{OE}	Q	MAX	4.5
t_{PLZ}				4.5


UNIT fmax : MHz other : ns

20-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

Logic Diagram


FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT
\bar{OE}	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q_0
H	X	X	Z





RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ALVTH 3V	ACT	ALVCH 3V	UNIT
I_{CC}	MAX	89	5	0.08	0.04	mA
I_{OH}	MAX	-32	-32	-24	-24	mA
I_{OL}	MAX	64	64	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ALVTH 3V	ACT	ALVCH 3V
t_{max}			MIN	150	150	70	150
t_{tr} Pulse duration	CLK high or low		MIN	3.3	1.5	7	3.3
t_{tr} Setup time	Data before CLK *, low		MIN	1.8	1.5	7.5	3.4
	Data before CLK *, high		MIN	1.8	1.5	7.5	3.4
t_{th} Hold time	Data after CLK *, high		MIN	1.3	1	0.5	0
	Data after CLK *, low		MIN	1.3	1	0.5	0
t_{PLH}	CLK	Q	MAX	6.1	3.5	13.4	4.5
t_{PHL}				5.4	3.5	14	4.5
t_{PZH}	\bar{OE}	Q	MAX	5.7	4.1	11.9	5.1
t_{PZL}				5.6	3.6	14.7	5.1
t_{PHZ}	\bar{OE}	Q	MAX	6.5	4.8	10.7	4.6
t_{PLZ}				7.1	4.8	10	4.6

UNIT fmax : MHz other : ns

**18-BIT EDGE-TRIGGERED
D-TYPE FLIP-FLOPS
WITH DUAL OUTPUTS**
Logic Diagram**FUNCTION TABLE**
(each 9-bit flip-flop)

INPUTS				OUTPUT	
OE	CLR	CLKEN	CLK	D	Q
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↑	L	L
L	H	L	L	X	Q ₀
L	H	H	X	X	Q ₀
H	X	X	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ABTH	AC	ACT	ALVCH 3V	UNIT
I _{CC}	MAX	80	80	0.08	0.08	0.04	mA
I _{OH}	MAX	-32	-32	-24	-24	-24	mA
I _{OL}	MAX	64	64	24	24	24	mA

SWITCHING CHARACTERISTICS



PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ABTH	AC	ACT	ALVCH 3V
f _{max}			MIN	150	150	115	90	150
t _w Pulse duration	CLR low		MIN	3.3	3.3	3.3	3.3	3.3
	CLK high or low		MIN	3.3	3.3	4.4	5.5	3.3
t _{su} Setup time	CLR inactive		MIN	1.6	1.6	0.6	0.5	0.8
	Data high before CLK *		MIN	1.7	1.7	5	7	1
	Data low before CLK *		MIN	1.7	1.7	5	7	1.3
	CLKEN low before CLK *		MIN	2.8	2.8	4.2	3.5	1.5
t _h Hold time	Data high after CLK *		MIN	1.2	1.2	1.3	0.5	0.8
	Data low after CLK *		MIN	1.2	1.2	1.3	0.5	0.5
	CLKEN low after CLK *		MIN	0.6	0.6	1.4	2.5	0.4
TPLH	CLK	Q	MAX	6.8	6.8	12	12.1	4.5
TPLH	CLK	Q	MAX	6	6	12.7	12.9	4.5
TPLH	CLR	Q	MAX	-	-	-	-	4.6
TPLH	CLR	Q	MAX	6.1	6.7	11	12.5	4.6
TPLZ	OE	Q	MAX	4.9	4.9	9.7	10.7	4.8
TPLZ	OE	Q	MAX	5.5	5.5	11.8	12.8	4.8
TPLZ	OE	Q	MAX	6.1	6.1	9.3	10.3	4.5
TPLZ	OE	Q	MAX	8.7	8.7	8.6	9.4	4.5

UNIT fmax : MHz other : ns

■ : OBSOLETE or NOT RECOMMENDED NEW DESIGNS

18-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

Logic Diagram



FUNCTION TABLE
(each 9-bit section)

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ACT	ALVCH 3V	UNIT
<i>I_{OC}</i>	MAX	32	0.08	0.04	mA
<i>I_{OH}</i>	MAX	-32	-24	-24	mA
<i>I_{OL}</i>	MAX	64	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ACT	ALVCH 3V
<i>t_{PLH}</i>	A	Y	MAX	3.9	10.5	3.4
<i>t_{PHL}</i>				4.4	10.3	3.4
<i>t_{PZH}</i>	\overline{OE}	Y	MAX	6.1	11	4.7
<i>t_{PZL}</i>				6	13.2	4.7
<i>t_{PHZ}</i>	\overline{OE}	Y	MAX	6.9	11.5	4.5
<i>t_{PZL}</i>				6.6	10.6	4.5

UNIT: ns

**20-BIT BUS BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS**
Logic Diagram
FUNCTION TABLE
(each 10-bit section)

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ALVTH 3V	ACT	ALVCH 3V	AVC	UNIT
ICC	MAX	32	6	0.08	0.04	0.04	mA
IOH	MAX	-32	-32	-24	-24	-12	mA
IOL	MAX	64	64	24	24	12	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ALVTH 3V	ACT	ALVCH 3V	AVC
tpLH	A	Y	MAX	3.4	3	11	3.4	1.7
tpHL				4.2	2.8	10.8	3.4	1.7
tpZH	\overline{OE}	Y	MAX	5.6	3.9	11.7	4.7	5.1
tpZL				5.5	3.4	14	4.7	5.1
tpHZ	\overline{OE}	Y	MAX	6.6	5.8	12.4	4.5	4.7
tpZL				6.1	4.6	11.5	4.5	4.7

UNIT: ns

1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT
OE	SEL	CLK	A	Y
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	↑	L	L
L	L	↑	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I _{CC}	MAX	0.04	mA
I _{OH}	MAX	-24	mA
I _{OL}	MAX	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
t _{max}			MIN	150
t _w Pulse duration	CLK high or low		MIN	3.3
t _{su} Setup time	A data before CLK		MIN	1.6
t _{th} Hold time	A data after CLK		MIN	1.1
t _{PLH}	A	Y	MAX	3.6
t _{PHL}			MAX	3.6
t _{PLH}	CLK	Y	MAX	3.9
t _{PHL}			MAX	3.9
t _{PLH}	SEL	Y	MAX	4.4
t _{PHL}			MAX	4.4
t _{YZH}	OE	Y	MAX	4.3
t _{PZL}			MAX	4.3
t _{YZH}	OE	Y	MAX	4.5
t _{PZL}			MAX	4.5

UNIT f_{max} : MHz other : ns

1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT
OE	SEL	CLK	A	Y
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	↑	L	L
L	L	↑	H	H

RECOMMENDED OPERATING CONDITIONS



PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I _{CC}	MAX	0.04	mA
I _{OH}	MAX	-24	mA
I _{OL}	MAX	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
t _{max}			MIN	150
t _w Pulse duration	CLK high or low		MIN	3.3
t _{au} Setup time	A data before CLK *		MIN	1.6
t _h Hold time	A data after CLK *		MIN	1.1
t _{PLH}	A	Y	MAX	3.6
t _{PLL}				3.6
t _{PLH}	CLK	Y	MAX	3.9
t _{PLL}				3.9
t _{PLH}	SEL	Y	MAX	4.4
t _{PLL}				4.4
t _{PZH}	OE	Y	MAX	4.3
t _{PZL}				4.3
t _{PHZ}	OE	Y	MAX	4.5
t _{PZL}				4.5

UNIT f_{max} : MHz other : ns

Logic Diagram



FUNCTION TABLE

INPUTS						OUTPUT AND I/O				FUNCTION
OEB	OE _A	CLR	CLK	AI Σ OF H	BIT Σ OF H	A	B	PARITY	ERR†	
L	H	X	X	Odd	NA	NA	A	L	NA	A data to B bus and generate parity
				Even	NA					
H	L	H	↑	NA	Odd	B	NA	NA	H	B data to A bus and check parity
					Even				L	
X	X	L	X	X	X	X	NA	NA	H	Check error flag register
H	No ↑	X								NC
H	L	No ↑	X			Z	Z	Z	H	
									L	Isolation§
H	↑			Odd	X					
				Even						
L	L	X	X	Odd	NA	NA	A	H	NA	A data to B bus and generate inverted parity
				Even	NA					

NA = not applicable. NC = no change. X = don't care

† Output states shown assume ERR was previously high.

‡ Summation of high-level inputs includes PARITY along with Bi inputs.

§ In this mode, ERR (when clocked) shows inverted parity of the A bus.

ERROR-FLAG FUNCTION TABLE

INPUTS		INTERNAL TO DEVICE POINT P		OUTPUT PRE-STATE ERR _{n-1} †	OUTPUT ERR	FUNCTION
CLR	CLK					
H	↑	H	H	H	H	
H	↑	X	L	L	L	Sample
H	↑	L	X	L	L	
L	X	X	X	H		Clear

† State of ERR before any changes at CLR, CLK, or point P


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ACT	UNIT
I _{CC}	MAX	36	0.08	mA
I _{OH}	MAX	-32	-24	mA
I _{OL}	MAX	64	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ACT
t _w Pulse duration	CLK high or low CLR low		MIN	3	4
t _{su} Setup time	A data before CLK *, A port A data before CLK *, CLR A data before CLK *, OEA		MIN	4..5	-
t _{th} Hold time	A data after CLK *, A port or OEA		MIN	1	1.5
t _{pLH}	A or B	B or A	MAX	5	-
t _{pHL}			MAX	0	0
t _{pLH}	A	PARITY	MAX	4.1	10.4
t _{pHL}			MAX	4.3	10.7
t _{pZH}	OEB or OEA	A or B	MAX	6.7	13.5
t _{pZL}			MAX	6.1	13.8
t _{pZH}	OEB or OEA	A or B	MAX	5.6	11.2
t _{pZL}			MAX	6	13
t _{pLH}	OEB or OEA	A or B	MAX	5.4	10.8
t _{pLZ}			MAX	4.3	10.1
t _{pLH}	CLK, CLR	ERR	MAX	4.6	15.8
t _{pHL}	CLK		MAX	3.9	11.6
t _{pLH}	OEB	PARITY	MAX	6.7	-
t _{pHL}			MAX	6.1	-
t _{pLH}	OEA	PARITY	MAX	6.7	13.2
t _{pHL}			MAX	6.1	13.6
t _{pZH}	OEB	PARITY	MAX	5.7	9.5
t _{pZL}			MAX	6.5	10.7
t _{pZH}	OEB	PARITY	MAX	4.7	10.2
t _{pZL}			MAX	4.1	9.7
t _{pZH}	OEA	PARITY	MAX	5.7	-
t _{pZL}			MAX	6.5	-
t _{pZH}	OEA	PARITY	MAX	4.7	-
t _{pZL}			MAX	4.1	-

UNIT: ns

**16-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS**
Logic Diagram

FUNCTION TABLE

INPUTS				OUTPUT
OE	LE	CLK	A	Y
H	X	X	X	Z
L	L	X	L	L
L	L	X	H	H
L	H	↑	L	L
L	H	↑	H	H
L	H	H	X	Y _{0t}
L	H	H	X	Y _{0t}

† Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes high.

‡ Output level before the indicated steady-state input conditions were established.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVC 3V	AVC 3V	UNIT
I _{CC}	MAX	0.04	0.04	mA
I _{OH}	MAX	-24	-12	mA
I _{OL}	MAX	24	12	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVC 3V	AVC 3V
f _{max}			MIN	150	150
t _w Pulse duration	LE low		MIN	3.3	3.3
	CLK high or low		MIN	3.3	3.3
t _{su} Setup time	Data before CLK ↑		MIN	1.7	0.7
	Data before LE ↑, CLK high		MIN	1.9	1
	Data before LE ↑, CLK low		MIN	1.5	1
t _h Hold time	A data after CLK ↑		MIN	0.7	0.9
	Data after LE ↑, CLK high		MIN	0.9	1.4
	Data after LE ↑, CLK low		MIN	0.9	1.3
t _{PLH}	A	Y	MAX	3.6	2.5
t _{PHL}				3.6	2.5
t _{PLH}	LE	Y	MAX	4.9	4
t _{PHL}				4.9	4
t _{PLH}	CLK	Y	MAX	4.6	3.1
t _{PHL}				4.6	3.1
t _{PZH}	OE	Y	MAX	5	6.2
t _{PZL}				5	6.2
t _{PHZ}	OE	Y	MAX	4.5	5.3
t _{PZL}				4.5	5.3

UNIT f_{max} : MHz other : ns

3.3-V ABT 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT
OE	LE	CLK	A	Y
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	↑	L	L
L	L	↑	H	H
L	L	H	X	Y _{0†}
L	L	X	X	Y _{0†}

† Output level before the indicated steady-state input conditions were established, provided that CLK was high before LE went low.

‡ Output level before the indicated steady-state input conditions were established.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVTH 3V	ALVC 3V	ALVCH 3V	AVC 3V	UNIT
I _{CC}	MAX	5	0.04	0.04	0.04	mA
I _{OH}	MAX	-32	-24	-24	-12	mA
I _{OL}	MAX	64	24	24	12	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V	ALVC 3V	ALVCH 3V	AVC 3V
f _{max}			MIN	150	150	150	150
t _w Pulse duration	LE low		MIN	3.3	3.3	3.3	3.3
	CLK high or low		MIN	3.3	3.3	3.3	3.3
t _{su} Setup time	Data before CLK †		MIN	2.1	1.7	1.7	0.7
	Data before LE ‡, CLK high		MIN	2.3	1.5	1.5	0.8
	Data before LE ‡, CLK low		MIN	1.5	1	1	0.5
t _{hl} Hold time	A data after CLK †		MIN	1	0.7	0.7	1.3
	Data after LE ‡, CLK high		MIN	0.8	1.4	1.4	1.6
	Data after LE ‡, CLK low		MIN	0.8	1.4	1.4	1.4
t _{PHL}	A	Y	MAX	3.7	3.6	3.6	2.5
t _{PHL}				3.7	3.6	3.6	2.5
t _{PHL}	LE	Y	MAX	5.1	4.2	4.2	3.8
t _{PHL}				5.1	4.2	4.2	3.8
t _{PHL}	CLK	Y	MAX	5.1	4.5	4.5	3.1
t _{PHL}				5.1	4.5	4.5	3.1
t _{PZH}	OE	Y	MAX	4.6	4.6	4.6	6.2
t _{PZL}				4.6	4.6	4.6	6.2
t _{PZH}	OE	Y	MAX	5.8	3.9	3.9	5.3
t _{PZL}				5.8	3.9	3.9	5.3

UNIT f_{max} : MHz other : ns

20-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

Logic Diagram

FUNCTION TABLE
(each 10-bit latch)

INPUTS			OUTPUT Q
OE	LE	D	
L	H	H	H
L	H	L	L
L	L	X	Q ₀
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ACT	ALVCH 3V	UNIT
I _{CC}	MAX	89	0.08	0.04	mA
I _{OH}	MAX	-32	-24	-24	mA
I _{OL}	MAX	64	24	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ACT	ALVCH 3V
t _w Pulse duration	LE high or low		MIN	4	4	3.3
t _{su} Setup time	Data before LE ,		MIN	1	1.5	1.1
t _h Hold time	Data after LE , high		MIN	2	3	1.1
	Data after LE , low		MIN	2	4.5	1.1
t _{PLH}	D	Q	MAX	5	11.8	3.9
t _{PHL}				5.1	12.2	3.9
t _{PLH}	LE	Q	MAX	5	12.7	4.3
t _{PHL}				5	12.7	4.3
t _{PZH}	OE	Q	MAX	5.7	11.3	4.9
t _{PZL}				5.6	13.7	4.9
t _{PHZ}	OE	Q	MAX	6.5	10.2	4.1
t _{PZL}				7.1	9.6	4.1

UNIT: ns

18-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

Logic Diagram

FUNCTION TABLE
(each 9-bit latch)

INPUTS					OUTPUT
PRE	CLR	OE	LE	D	Q
L	X	L	X	X	H
H	L	L	X	X	L
H	H	L	H	L	L
H	H	H	H	H	H
H	H	L	L	X	Q_0
X	X	H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	UNIT
I_{CC}	MAX	85	mA
I_{OH}	MAX	-32	mA
I_{OL}	MAX	64	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
t_{pw} Pulse duration	CLR low		MIN	3.3
	PRE low			3.3
	LE high			3.3
t_{su} Setup time	Data before LE , high		MIN	0.9
	Data before LE , low			0.6
t_h Hold time	Data after LE , high		MIN	1.7
	Data after LE , low			1.8
t_{PLH}	D	Q	MAX	4.8
t_{PHL}				4.8
t_{PLH}	LE	Q	MAX	5.9
t_{PHL}				5.3
t_{PLH}	PRE	Q	MAX	6.1
t_{PHL}				5
t_{PLH}	CLR	Q	MAX	5.4
t_{PHL}				6
t_{PZH}	OE	Q	MAX	5.4
t_{PZL}				5.8
t_{PZH}	OE	Q	MAX	6.3
t_{PZL}				5.2

UNIT: ns

DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT AND I/Os				FUNCTION
OEB	OEA	CLR	LE	Ai Σ OF H	Bit Σ OF H	A	B	A data to B bus and generate parity
L	H	X	X	Odd Even	NA	NA	NA	
H	L	H	L	NA	Odd Even	B	NA	B data to A bus and check parity
H	L	H	H	NA	X	X	NA	Store error flag
X	X	L	H	X	X	X	NA	Clear error flag register
H	H	H	X					NC
H	H	L	H	X	X	Z	Z	Isolation [§] (parity check)
L	L	X	X	Odd Even	NA	NA	A	A data to B bus and generate inverted parity

NA = not applicable, NC = no change, X = don't care

† Summation of high-level inputs includes PARITY along with Bi inputs.

‡ Output states shown assume ERR was previously high.

§ In this mode, Lth (when clocked) shows inverted parity of the A bus.

ERROR-FLAG FUNCTION TABLE

INPUTS		INTERNAL TO DEVICE POINT P	OUTPUT ERRn-1†	OUTPUT ERR	FUNCTION
CLR	LE	L	X	L	Pass
L	L	L	X	L	Pass
H	L	X	L	L	Sample
L	H	X	X	H	Clear
H	H	X	H	L	Store

† State of ERR before changes at CLR, LE, or point P

RECOMMENDED OPERATING CONDITIONS



PARAMETER	MAX or MIN	ABT	UNIT
I _{CC}	MAX	40	mA
I _{OH}	MAX	-32	mA
I _{OL}	MAX	64	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
t _w Pulse duration	LE high or low		MIN	8.5
	CLR low			4
t _{su} Setup time	A, B and PARITY before LE ,		MIN	10
	CLR before LE ,			0
t _h Hold time	A, B and PARITY after LE ,		MIN	0
	CLR after LE ,			0
t _{PLH}				4.1
t _{PHL}				4.3
t _{PLH}	A or OE	PARITY	MAX	7.1
t _{PHL}				7.2
t _{PLH}	CLR	ERR	MAX	5.7
t _{PZH}				5.6
t _{PZL}				6
t _{PHZ}	OE	A or B	MAX	5.4
t _{PZL}				4.3
t _{PZH}	OE	PARITY	MAX	5.7
t _{PZL}				6.5
t _{PHZ}	OE	PARITY	MAX	4.7
t _{PZL}				4.1
t _{PLH}	LE	ERR	MAX	4.8
t _{PHL}				4.9
t _{PLH}	A, B or PARITY	ERR	MAX	7.2
t _{PHL}				7.4

UNIT: ns

Logic Diagram

FUNCTION TABLE
(each 10-bit section)

INPUTS		OPERATION
OEAB	OEBA	
L	L	Latch A and B (A = B)
L	H	A to B
H	L	B to A
H	H	Isolation

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ACT	UNIT
I_{CC}	MAX	0.08	mA
I_{OH}	MAX	-24	mA
I_{OL}	MAX	24	mA



SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ACT
t_{PLH}	A or B	B or A	MAX	10.4
t_{PHL}				11.1
t_{PZH}	\overline{OEBA} or \overline{OEAB}	A or B	MAX	10
t_{PZL}				12.7
t_{PHZ}	\overline{OEBA} or \overline{OEAB}	A or B	MAX	10.7
t_{PLZ}				10

UNIT: ns

18-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

Logic Diagram

FUNCTION TABLE
(each 9-bit section)

INPUTS		OPERATION
OEAB	OEBA	
H	L	B data to A bus
L	H	A data to B bus
H	H	Isolation

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ACT	ALVCH 3V	UNIT
I _{CC}	MAX	32	0.08	0.04	mA
I _{OH}	MAX	-32	-24	-24	mA
I _{OL}	MAX	64	24	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ACT	ALVCH 3V
I _{PLH}				3.5	11.1	3.4
I _{PHL}	A or B	B or A	MAX	3.9	11.8	3.4
I _{PZH}				5.4	10.6	4.7
I _{PZL}	OEBA or OEAB	A or B	MAX	4.8	13.6	4.7
I _{PHZ}				6	11.6	4.2
I _{PZL}	OEBA or OEAB	A or B	MAX	5	11	4.2

UNIT: ns

18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS

Block Diagram



FUNCTION TABLE

INPUTS			OUTPUT		
CLKENAB	OEAB	LEAB	CLKAB	A	B
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B0‡
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	L	L	X	B0‡
L	L	L	H	X	B0§

† Output level before the indicated steady-state input conditions were established

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low

PARITY-ENABLE FUNCTION TABLE

INPUTS			OPERATION OR FUNCTION		
SEL	OEBA	OEAB	L	L	L
L	H	L	Parity is checked on port A and is generated on port B.		
L	L	H	Parity is checked on port B and is generated on port A.		
L	H	H	Parity is checked on port B and port A.		
L	L	L	Parity is generated on port A and B if device is in FF mode.		
H	L	L	Parity functions are disabled; device acts as a standard 18-bit registered transceiver.	QA data to B, QB data to A	QA data to A, QB data to B
H	L	H			Isolation
H	H	L			
H	H	H			

PARITY FUNCTION TABLE

SEL	OEBA	OEAB	ODD/EVEN	INPUTS		OUTPUTS					
				Σ OF INPUTS A1-A8 = H	Σ OF INPUTS B1-B8 = H	APAR	BPAR	APAR	ERRA	BPAR	ERRB
L	H	L	L	0,2,4,6,8	N/A	L	N/A	N/A	H	L	Z
L	H	L	L	1,3,5,7	N/A	L	N/A	N/A	L	H	Z
L	H	L	L	0,2,4,6,8	N/A	H	N/A	N/A	L	L	Z
L	H	L	L	1,3,5,7	N/A	H	N/A	N/A	H	H	Z
L	L	H	L	N/A	0,2,4,6,8	N/A	L	L	Z	N/A	H
L	L	H	L	N/A	1,3,5,7	N/A	L	H	Z	N/A	L
L	L	H	L	N/A	0,2,4,6,8	N/A	H	L	Z	N/A	L
L	L	H	L	N/A	1,3,5,7	N/A	H	H	Z	N/A	H
L	H	L	H	0,2,4,6,8	N/A	L	N/A	N/A	L	H	Z
L	H	L	H	1,3,5,7	N/A	L	N/A	N/A	H	L	Z
L	H	L	H	0,2,4,6,8	N/A	H	N/A	N/A	H	H	Z
L	H	L	H	1,3,5,7	N/A	H	N/A	N/A	L	L	Z
L	L	H	H	N/A	0,2,4,6,8	N/A	L	H	Z	N/A	L
L	L	H	H	N/A	1,3,5,7	N/A	L	H	Z	N/A	H
L	L	H	H	N/A	0,2,4,6,8	N/A	H	H	Z	N/A	H
L	L	H	H	N/A	1,3,5,7	N/A	H	H	Z	N/A	L
L	H	H	L	0,2,4,6,8	0,2,4,6,8	L	L	Z	H	Z	H
L	H	H	L	1,3,5,7	1,3,5,7	L	L	Z	L	Z	L
L	H	H	L	0,2,4,6,8	0,2,4,6,8	H	H	Z	L	Z	L
L	H	H	L	1,3,5,7	1,3,5,7	H	H	Z	H	Z	L
L	H	H	H	0,2,4,6,8	0,2,4,6,8	L	L	Z	L	Z	L
L	H	H	H	1,3,5,7	1,3,5,7	H	H	Z	H	Z	H
L	H	H	H	0,2,4,6,8	0,2,4,6,8	H	H	Z	H	Z	H
L	H	H	H	1,3,5,7	1,3,5,7	H	H	Z	L	Z	L
L	L	L	L	N/A	N/A	N/A	N/A	PET	Z	PET	Z
L	L	L	H	N/A	N/A	N/A	N/A	POT	Z	POT	Z

† Parity output is set to the level so that the specific bus side is set to even parity.

‡ Parity output is set to the level so that the specific bus side is set to odd parity.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVCH 3V	ALVCH 3V	UNIT
I _{CC}	MAX	0.02	0.04	mA
I _{OH}	MAX	-24	-24	mA
I _{OL}	MAX	24	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVCH 3V	ALVCH 3V
t _{max}			MIN	125	125
t _w Pulse duration	CLK *		MIN	3	3
	LE high		MIN	3	3
t _{su} Setup time	A, APAR or B, BPAR before CLK *		MIN	2.5	1.7
	CLKEN before CLK *		MIN	2.5	1.7
	A, APAR or B, BPAR before LE *		MIN	2	1.2
t _h Hold time	A, APAR or B, BPAR after CLK *		MIN	1.3	0.5
	CLKEN after CLK *		MIN	1.5	0.7
	A, APAR or B, BPAR after LE *		MIN	1.7	0.9
I _{PLH}	A or B	B or A	MAX	5.4	4.4
I _{PHL}				5.4	4.4
I _{PLH}	A or B	BPAR or APAR	MAX	7.7	6.7
I _{PHL}				7.7	6.7
I _{PLH}	APAR or BPAR	BPAR or APAR	MAX	5.7	4.7
I _{PHL}				5.7	4.7
I _{PLH}	APAR or BPAR	ERRA or ERRB	MAX	8.5	7.5
I _{PHL}				8.5	7.5
I _{PLH}	ODD / EVEN	ERRA or ERRB	MAX	7.8	6.8
I _{PHL}				7.8	6.8
I _{PLH}	ODD / EVEN	BPAR or APAR	MAX	7.5	6.5
I _{PHL}				7.5	6.5
I _{PLH}	SEL	BPAR or APAR	MAX	6.1	5.1
I _{PHL}				6.1	5.1
I _{PLH}	CLKAB or CLKBA	A or B	MAX	6.1	5.1
I _{PHL}				6.1	5.1
I _{PLH}	CLKAB or CLKBA	BPAR or APAR parity feedthrough	MAX	6.6	5.6
I _{PHL}				6.6	5.6
I _{PLH}	CLKAB or CLKBA	BPAR or APAR parity generated	MAX	8.7	7.7
I _{PHL}				8.7	7.7
I _{PLH}	CLKAB or CLKBA	ERRA or ERRB	MAX	8.9	7.9
I _{PHL}				8.9	7.9
I _{PLH}	LEAB or LEBA	A or B	MAX	5.8	4.8
I _{PHL}				5.8	4.8
I _{PLH}	LEAB or LEBA	BPAR or APAR parity feedthrough	MAX	6.3	5.3
I _{PHL}				6.3	5.3
I _{PLH}	LEAB or LEBA	BPAR or APAR parity generated	MAX	8.4	7.4
I _{PHL}				8.4	7.4
I _{PLH}	LEAB or LEBA	ERRA or ERRB	MAX	8.5	7.5
I _{PHL}				8.5	7.5
I _{PZH}	OEAB or Oeba	B, BPAR or A, APAR	MAX	6.3	5.3
I _{PZL}				6.3	5.3
I _{PZH}	OEAB or Oeba	B, BPAR or A, APAR	MAX	5.9	4.9
I _{PZL}				5.9	4.9
I _{PZH}	OEAB or Oeba	ERRA or ERRB	MAX	5.9	4.9
I _{PZL}				5.9	4.9
I _{PZH}	SEL	ERRA or ERRB	MAX	6.7	5.7
I _{PZL}				6.5	5.5
I _{PZH}	SEL	ERRA or ERRB	MAX	5.9	4.9
I _{PZL}				5.9	4.9

UNIT fmax : MHz other : ns

3.3-V 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUTS	
OE	MODE	CLKEN	CLK	A	1Y _n ↑ - 8Y _n ↑ 9Y _n ↑ - 12Y _n ↑
L	L	L	↑	H	H
L	L	L	↑	L	L
L	L	H	↑	H	H
L	L	H	↑	L	Y ₀
L	H	X	X	H	H
L	H	X	X	L	L
H	X	X	X	X	Z

 $t_{\text{IN}} = 1, 2$

PARI/O FUNCTION†

INPUTS		OUTPUT PARI/O
PAROE	Σ OF INPUTS 1A - 10A = H	
L	0, 2, 4, 6, 8, 10	L
L	1, 3, 5, 7, 9	H
L	0, 2, 4, 6, 8, 10	H
L	1, 3, 5, 7, 9	L
H	X	Z

† This table applies to the first device of a cascaded pair of ALVCH16903 devices.

PARITY FUNCTION

INPUTS		Σ OF INPUTS 1A - 10A = H	APAR	OUTPUT YERR
OE	PAROE‡			
L	H	L	L	0, 2, 4, 6, 8, 10
L	H	L	L	1, 3, 5, 7, 9
L	H	L	L	0, 2, 4, 6, 8, 10
L	H	L	L	1, 3, 5, 7, 9
L	H	L	H	0, 2, 4, 6, 8, 10
L	H	L	H	1, 3, 5, 7, 9
L	H	H	L	H
L	H	H	L	H
L	H	H	H	H
H	X	X	X	X
L	X	H	X	X

‡ When used as a single device, PAROE must be tied high.

§ Valid after appropriate number of clock pulses have set internal register.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I _{CC}	MAX	0.04	mA
I _{OH}	MAX	-24	mA
I _{OL}	MAX	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
t _{max}			MIN	125
t _W Pulse duration	CLK *		MIN	3
t _{su} Setup time	JA-12A before CLK *, register mode		MIN	1.45
	JA-10A before CLK *, buffer mode		MIN	4.4
	APAR before CLK *, register mode		MIN	1.3
	APAR before CLK *, buffer mode		MIN	3.1
	PARI/O before CLK *, both mode		MIN	1.7
	J1A/YERREN before CLK *, buffer mode		MIN	1.6
	CLKEN before CLK *, register mode		MIN	2.2
	JA-12A after CLK *, register mode		MIN	0.55
t _h Hold time	JA-10A after CLK *, buffer mode		MIN	0.25
	APAR after CLK *, register mode		MIN	0.7
	APAR after CLK *, buffer mode		MIN	0.25
	PARI/O before CLK *, register mode		MIN	0.4
	PARI/O before CLK *, buffer mode		MIN	0.5
	J1A/YERREN after CLK *, buffer mode		MIN	0.4
	CLKEN after CLK *, register mode		MIN	0.4
I _{PLH}	Buffer mode	A	Y	MAX
I _{PLH}				3.8
I _{PLH}	Both mode	CLK	<u>YERR</u>	MAX
I _{PLH}				4.4
I _{PLH}	Both mode	CLK	PARI / O	MAX
I _{PLH}				6.6
I _{PLH}	Both mode	MODE	Y	MAX
I _{PLH}				4.9
I _{PLH}	Resister mode	CLK	Y	MAX
I _{PLH}				4.8
I _{PLH}	Both mode	<u>OE</u>	Y	MAX
I _{PLH}				5.4
I _{PLH}	Both mode	<u>PAROE</u>	PARI / O	MAX
I _{PLH}				4.8
I _{PLZ}	Both mode	<u>OE</u>	Y	MAX
I _{PLZ}				5
I _{PLZ}	Both mode	<u>PAROE</u>	PARI / O	MAX
I _{PLZ}				3.8
I _{PLH}	Both mode	<u>OE</u>	<u>YERR</u>	MAX
I _{PLH}				4
I _{PLH}				4.2

UNIT fmax : MHz other : ns

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT B
CLKENAB	CLKAB	OEAB	A
H	X	L	X
X	L	L	X
L	↑	L	L
L	↑	L	H
H	X	H	X
			Z

† A-to-B data flow is shown; B-to-A data flow is similar but uses CLKENBA, CLKBA, and OEBA.

‡ Level of B before the indicated steady-state input conditions were established.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	AC	LVTH 3V	LVCH 3V	ALVCH 3V	UNIT
I _{CC}	MAX	35	0.08	5	0.02	0.04	mA
I _{OH}	MAX	-32	-24	-32	-24	-24	mA
I _{OL}	MAX	64	24	64	24	24	mA

SWITCHING CHARACTERISTICS



PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	AC	LVTH 3V	LVCH 3V	ALVCH 3V
t _{max}			MIN	150	75	150	150	150
t _w Pulse duration	CLKEN high		MIN	-	-	-	-	3.3
	CLK high or low			3.3	6.7	3.3	3.3	3.3
t _{au} Setup time	Data before CLK		MIN	3.5	5	1.7	2.8	1.5
	CLKEN before CLK			3	6.5	2	1.4	1
t _h Hold time	Data after CLK		MIN	1	1	0.8	0.5	0.8
	CLKEN after CLK			1	0	0.4	1.9	1.1
t _{PLH}	CLK	A or B	MAX	4.3	11.8	4.4	6.6	3.9
t _{PHL}				4.5	11.7	4.4	6.6	3.9
t _{PZH}	OEBA or OEAB	A or B	MAX	4.6	11.2	4.9	6.6	4.4
t _{PZL}				6	13	4.9	6.6	4.4
t _{PLZ}	OEBA or OEAB	A or B	MAX	5.5	9.4	6.2	6.7	4
t _{PHZ}				4.2	8.7	5.3	6.7	4

UNIT f_{max} : MHz other : ns

25- Ω OCTAL BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

- High Output Drive Current
- Distributed V_{CC} and GND Pins Minimize Noise Generated by the Simultaneous Switching of Outputs

Logic Diagram



FUNCTION TABLE
(each buffer/driver)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 BCT	SN64 BCT	UNIT
I_{CC}	MAX	119	119	mA
I_{OH}	MAX	-80	-80	mA
I_{OL}	MAX	188	188	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT	SN64 BCT
t_{PLH}	A	Y	MAX	5.5	5.5
t_{PHL}				6	6.3
t_{PZH}	\overline{OE}	Y	MAX	9.3	9.7
t_{PZL}				10.2	10.4
t_{PHZ}	\overline{OE}	Y	MAX	6.3	6.5
t_{PLZ}				8.4	9.5

UNIT: ns

25245

25- Ω OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

- High Output Drive Current
- Distributed V_{CC} and GND Pins Minimize Noise Generated by the Simultaneous Switching of Outputs

**FUNCTION TABLE**

INPUTS	OPERATION	
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 BCT	ABTH	UNIT
I_{OC}	MAX	125	20	mA
I_{OH} (A port)	MAX	-80	-80	mA
I_{OH} (B port)	MAX	-3	-32	mA
I_{OL} (A port)	MAX	188	188	mA
I_{OL} (B port)	MAX	24	64	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT	ABTH
t_{PLH}	A	B	MAX	5.7	3.9
t_{PHL}				7.2	4.3
t_{PLH}	B	A	MAX	5.5	3.9
t_{PHL}				6.2	4.3
t_{PZH}	\overline{OE}	A	MAX	9.6	6.5
t_{PZL}				10.3	6.8
t_{PZL}	\overline{OE}	A	MAX	6.2	7.2
t_{PZL}				8.3	6.4
t_{PZH}	\overline{OE}	B	MAX	8.9	6.5
t_{PZL}				9.7	6.8
t_{PZH}	\overline{OE}	B	MAX	6.9	7.2
t_{PZL}				7.5	6.4

UNIT: ns

25642

25-Ω OCTAL BUS TRANSCEIVER

- High Output Drive Current
- Distributed V_{CC} and GND Pins Minimize Noise Generated by the Simultaneous Switching of Outputs

Logic Diagram**FUNCTION TABLE**

INPUTS	OPERATION
\overline{OE} L	\bar{B} data to A bus
L	A data to B bus
H X	Isolation

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 BCT	UNIT
I_{CC}	MAX	125	mA
I_{OH} (B port)	MAX	-3	mA
I_{OL} (A port)	MAX	188	mA
I_{OL} (B port)	MAX	24	mA
V_{OH} (A port)	MAX	5.5	V

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT
t_{PLH}	A	B	MAX	6.2
				4
t_{PHL}	B	A	MAX	6.3
				5.9
t_{PLH}	\overline{OE}	A	MAX	11.6
				11.3
t_{PHL}	\overline{OE}	B	MAX	9.1
				9.8
t_{PZH}	\overline{OE}	B	MAX	7.3
				7.3

UNIT: ns

29821

10-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

- 3-State Outputs
- Data Flow-Through Pinout



FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT
OE	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	H or L	X	Q_0
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	SN74 BCT	UNIT
I_{OC}	MAX	115	35	mA
I_{OH}	MAX	-24	-24	mA
I_{OL}	MAX	48	48	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	SN74 BCT
f_{max}				-	125
t_{W} Pulse duration	CLK high or low		MIN	7	7
t_{SU} Setup time	Data before CLK *		MIN	4	7
t_{H} Hold time	Data after CLK *		MIN	2	1
t_{PHL}	CLK	Q	MAX	10	12
t_{PHL}				10	10
t_{PZH}	\overline{OE}	Q	MAX	14	12
t_{PZL}				14	13
t_{PHZ}	\overline{OE}	Q	MAX	14	8
t_{PZL}				12	8

UNIT f_{max} : MHz other : ns

8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

- 3-State Outputs
- Data Flow-Through Pinout

Logic Diagram



FUNCTION TABLE

INPUTS					OUTPUT
\overline{OE}_1	CLR	\overline{CLKEN}	CLK	D	Q
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↑	L	L
L	H	H	H or L	X	Q_0
H	X	X	X	X	Z

† $\overline{OE}_1 = H$ if any of the output-enable inputs is high.
 $\overline{OE}_1 = L$ if all of the output-enable inputs are low.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 BCT	UNIT
I_{CC}	MAX	40	mA
I_{OH}	MAX	-24	mA
I_{OL}	MAX	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT
t_{max}			MIN	125
t_{pw} Pulse duration	CLK low		MIN	4
	CLK high or low		MIN	4
t_{au} Setup time	Before CLK *, data high		MIN	6
	Before CLK *, data low		MIN	3.5
t_h Hold time	CLR		MIN	1
	CLKEN before CLK *		MIN	8
	After CLK *, data high		MIN	1.5
	After CLK *, data low		MIN	0
	CLKEN after CLK *		MIN	0.5
t_{PLH}			MAX	9
t_{PHL}	CLK	Q		8.4
t_{PHL}	CLR	Q	MAX	9.5
t_{PZH}			MAX	10.3
t_{PZL}				10.2
t_{PHZ}			MAX	9
t_{PZL}				8.2


UNIT fmax : MHz other : ns

■ OBSOLETE or NOT RECOMMENDED NEW DESIGNS

10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS

- pnp Inputs Reduce dc Loading
- 3-State Outputs
- Data Flow-Through Pinout

Logic Diagram



To Nine Other Channels

FUNCTION TABLE

INPUT	OUTPUT		
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
L	X	X	Z
H	H	X	Z

$t_{\text{tr}} = 1.2$

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	SN74 BCT	UNIT
I_{OC}	MAX	40	40	mA
I_{OH}	MAX	-24	-24	mA
I_{OL}	MAX	48	48	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	SN74 BCT
t_{PLH}	A	Y	MAX	7	5.5
t_{PHL}				7.5	7.5
t_{PZH}	\overline{OE}	Y	MAX	15	9.1
t_{PZL}				15	12.8
t_{PHZ}	\overline{OE}	Y	MAX	17	8.8
t_{PZL}				12	8.4

UNIT: ns

10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS

- pnp Inputs Reduce dc Loading
- 3-State Outputs
- Data Flow-Through Pinout

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	UNIT
I_{CC}	MAX	40	mA
I_{OH}	MAX	-24	mA
I_{OL}	MAX	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t_{PLH}	A	Y	MAX	7
t_{PHL}				7.5
t_{PZH}	\overline{OE}	Y	MAX	15
t_{PZL}				15
t_{PHZ}	\overline{OE}	Y	MAX	17
t_{PLZ}				12


UNIT: ns

NOTICE : ALS IS NOT RECOMMENDED FOR NEW DESIGNS

10-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

- 3-State Outputs
- Data Flow-Through Pinout

Logic Diagram



FUNCTION TABLE

INPUTS	OUTPUT		
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	SN74 BCT	UNIT
I_{OC}	MAX	85	35	mA
I_{OH}	MAX	-24	-24	mA
I_{OL}	MAX	48	48	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	SN74 BCT
$t_{P}\text{ Pulse duration}$	LE high or low		MIN	6	4
$t_{SU}\text{ Setup time}$	Data before LE ,		MIN	2.5	2
$t_h\text{ Hold time}$	Data after LE , high		MIN	4.5	1.5
	Data after LE , low		MIN	4.5	3.5
t_{PLH}	D	Q	MAX	9.5	7.5
t_{PHL}				9.5	8.6
t_{PLH}	LE	Q	MAX	12	8.6
t_{PHL}				12	8.1
t_{PZH}	\overline{OE}	Q	MAX	14	9.2
t_{PZL}				14	12.8
t_{PHZ}	\overline{OE}	Q	MAX	15	6.9
t_{PZL}				12	6.9

UNIT: ns

9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

- 3-State Outputs
- Data Flow-Through Pinout

Logic Diagram



FUNCTION TABLE

INPUTS					OUTPUT Q
PRE	CLR	OE	LE	D	
L	X	L	X	X	H
H	L	L	X	X	L
H	H	L	H	L	L
H	H	L	H	H	H
H	H	L	L	X	Q ₀
X	X	H	X	X	Z

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	SN74 BCT	UNIT
I _{CC}	MAX	35	mA
I _{OH}	MAX	-24	mA
I _{OL}	MAX	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT
t _w Pulse duration	PRE low		MIN	7
	CLR low			5
	LE high			4
t _{su} Setup time	Data before LE ,,, high or low		MIN	1.5
	PRE or CLR inactive			2
t _h Hold time	Data after LE ,,, high or low		MIN	3.5
I _{PLH}	D	Q	MAX	8
I _{PLL}				9
I _{PHL}	LE	Q	MAX	10
I _{PLL}				10
I _{PLH}	PRE	Q	MAX	12
I _{PLL}				12
I _{PLH}	CLR	Q	MAX	12
I _{PLL}				12
I _{PZH}	OE	Q	MAX	15
I _{PZL}				15
I _{PZH}	OE	Q	MAX	8
I _{PZL}				8

UNIT: ns

8-BIT TO 9-BIT PARITY BUS TRANSCEIVER



FUNCTION TABLE

INPUTS								OUTPUT AND I/O				OPERATION
OEB	OE _A	CLR	LE	AI	Bit Σ of Hs Σ of Ls	A	B	PARITY	ERR†			OPERATION
L	H	X	X	Odd Even	NA	NA	\bar{A}	H L	NA	NA	NA	\bar{A} data to B bus and generate parity
H	L	X	L	NA	Odd Even	\bar{B}	NA	NA	H L	NA	NA	\bar{B} data to A bus and check parity
H	L	H	H	NA	X	X	NA	NA	N-1	NA	NA	Store error flag
X	X	L	H	X	X	X	NA	NA	H	NA	NA	Clear error-flag register
H	H	H	X	NC	NC	Z	Z	Z	H L H	NA	NA	Isolation§
H	H	X	L	L Odd X L H Even	X	Z	Z	Z	H L H	NA	NA	Isolation§
L	L	X	X	Odd Even	NA	NA	\bar{A}	L H	NA	NA	NA	\bar{A} data to B bus and generate inverted parity

NA = not applicable, NC = no change, X = don't care

† Summation of high-level inputs includes PARITY along with Bi inputs.

‡ Output states shown assume ERR was previously high.

§ In this mode, ERR, when enabled, shows inverted parity of the A bus.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	SN74 BCT	UNIT
I _{CC}	MAX	100	80	mA
I _{OH}	MAX	-24	-24	mA
I _{OL}	MAX	48	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	SN74 BCT
t _w Pulse duration	LE high		MIN	10	-
	LE low		MIN	10	10
	CLR low		MIN	10	10
t _{su} Setup time	Before LE , , Bi and PARITY		MIN	10	18
	Before LE , , CLR high		MIN	15	-
t _{hi} Hold time	Bi and PARITY after LE ,		MIN	3	8
	I _{PLH} I _{PHL}	A or B	B or A	8	8
				8	8
I _{PLH} I _{PHL}	A	PARITY	MAX	15	15
			MAX	18	15
I _{PZH} I _{PZL}	OE _A or OEB	A or B	MAX	17	17
I _{PZH} I _{PZL}			MAX	17	19
I _{PHZ} I _{PLZ}	OE _A or OEB	A or B	MAX	15	15
I _{PHZ} I _{PLZ}			MAX	8	17
I _{PLH} I _{PHL}	LE	ERR	MAX	12	9
I _{PLH} I _{PHL}	CLR	ERR	MAX	12	15
I _{PLH} I _{PHL}	OE _A	PARITY	MAX	17	15
I _{PLH} I _{PHL}			MAX	19	16
I _{PLH} I _{PHL}	Bi / PARITY	ERR	MAX	20	20
I _{PLH} I _{PHL}			MAX	20	15

UNIT: ns


29863

9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

- True Outputs

FUNCTION TABLE

INPUTS				OPERATION
<u>OEAB1</u>	<u>OEAB2</u>	<u>OEBA1</u>	<u>OEBA2</u>	
L	L	H	X	Latch A and B
L	L	X	H	A to B
L	L	L	L	B to A
H	X	L	L	
X	H	L	L	
H	X	H	X	
H	X	X	H	
X	H	X	H	Isolation
X	H	H	X	

Logic Diagram

To Eight Other Channels

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	SN74 BCT	UNIT
I_{CC}	MAX	65	45	mA
I_{OH}	MAX	-24	-24	mA
I_{OL}	MAX	48	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	SN74 BCT
t_{PLH}	A or B	B or A	MAX	8	5
t_{PHL}				8	7.5
t_{PZH}	<u>OEAB</u> or <u>DEBA</u>	A or B	MAX	15	8.4
t_{PZL}				15	12.6
t_{PHZ}	<u>OEAB</u> or <u>DEBA</u>	A or B	MAX	17	8.8
t_{PLZ}				12	8.1

UNIT: ns

29864


9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

- Inverted Outputs

FUNCTION TABLE

INPUTS				OPERATION
OEAB1	OEAB2	OEBA1	OEBA2	
L	L	H	L	Latch A and B
L	L	X	H	A to B
H	X	L	L	B to A
X	H	L	L	
H	X	H	X	
H	X	X	H	
X	H	X	H	Isolation
X	H	H	X	

Logic Diagram



To Eight Other Channels

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	SN74 BCT	UNIT
I _{CC}	MAX	45	mA
I _{OH}	MAX	-24	mA
I _{OL}	MAX	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 BCT
t _{PLH}	A or B	B or A	MAX	6.1
t _{PHL}				4.8
t _{PZH}	OEAB or OEBA	A or B	MAX	8.4
t _{PZL}				12.5
t _{PHZ}	OEAB or OEBA	A or B	MAX	8.4
t _{PZL}				8.2

UNIT: ns

Logic Diagram



FUNCTION TABLE

(each 4bit buffer/driver)

INPUTS	A	OUTPUT	Y
OE			
L	H	L	
L	L	H	
H	X	Z	

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVT	UNIT
I _{CC}	MAX	10	mA
I _{OH}	MAX	-32	mA
I _{OL}	MAX	64	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVT
I _{PLH}	A	Y	MAX	3.5
I _{PHL}			MAX	3.5
I _{PZH}	OE	Y	MAX	4
I _{PZL}			MAX	4.4
I _{PHZ}	OE	Y	MAX	4.5
I _{PZL}			MAX	4.2

UNIT:ns

36-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVT 3V	LVTH 3V	ALVTH 3V	LVC 3V	LVCH 3V	ALVCH 3V	UNIT
I_{OC}	MAX	10	10	5	0.02	0.02	0.04	mA
I_{OH}	MAX	-32	-32	-32	-24	-24	-24	mA
I_{OL}	MAX	64	64	64	24	24	24	mA

SWITCHING CHARACTERISTICS





PARAMETER	INPUT	OUTPUT	MAX or MIN	LVT 3V	LVTH 3V	ALVTH 3V	LVC 3V	LVCH 3V	ALVCH 3V
t_{PLH}	A	Y	MAX	3.2	3.2	2.4	4.1	4.1	3
t_{PHL}				3.2	3.2	2.5	4.1	4.1	3
t_{PZH}	\overline{OE}	Y	MAX	4	4	3.8	4.6	4.6	4.4
t_{PZL}				4	4	2.9	4.6	4.6	4.4
t_{PHZ}	\overline{OE}	Y	MAX	4.5	4.5	4.2	5.8	5.8	4.1
t_{PZL}				4.2	4.2	3.6	5.8	5.8	4.1

UNIT: ns

32245

36-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

Logic Diagram



FUNCTION TABLE
(each 9-bit section)

INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABTH	LVTH 3V	LVC 3V	LVCH 3V	ALVCH 3V	UNIT
I _{CC}	MAX	20	10	0.04	0.02	0.04	mA
I _{OH}	MAX	-32	-32	-24	-24	-24	mA
I _{OL}	MAX	64	64	24	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABTH	LVTH 3V	LVC 3V	LVCH 3V	ALVCH 3V
t _{PLH}	A or B	B or A	MAX	5	3.3	4	4	3
t _{PHL}				5.2	3.3	4	4	3
t _{PZH}	OE	B or A	MAX	7.3	4.5	5.5	5.5	4.4
t _{PZL}				8.1	4.6	5.5	5.5	4.4
t _{PHZ}	OE	B or A	MAX	6.5	5.1	6.6	6.6	4.1
t _{PZL}				6.9	5.1	6.6	6.6	4.1

UNIT: ns

Logic Diagram



FUNCTION TABLE
STORAGE†

INPUTS				OUTPUT
CLKENA	CLKA	LEA	A	
H	X	L	X	Q0‡
L	+	L	L	L
L	+	L	H	H
X	H	L	X	Q0‡
X	L	L	X	Q0‡
X	X	H	L	L
X	X	H	H	H

† A-port register shown. B and C ports are similar but use CLKENB, CLKENC, CLKB, CLKC, LEB, and LEC.

‡ Output level before the indicated steady-state input conditions were established.

A-PORT OUTPUT

INPUTS		OUTPUT A
OEA	SELA	
H	X	Z
L	H	Output of C register
L	L	Output of B register

B-PORT OUTPUT

INPUTS		OUTPUT B
OEB	SELB	
H	X	Z
L	H	Output of A register
L	L	Output of C register

C-PORT OUTPUT

INPUTS		OUTPUT C
OEC	SELc	
H	X	Z
L	H	Output of B register
L	L	Output of A register

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABTH	UNIT
I _{CC}	MAX	40	mA
I _{OH}	MAX	-32	mA
I _{OL}	MAX	64	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABTH
f _{max}			MIN	150
t _W	Pulse duration	LE high CLK high or low	MIN	3.3
t _{SU}	Setup time	A, B, or C before CLK A or B before LE CLKEN before CLK	MIN	2.4
t _{HL}	Hold time	A, B, or C after CLK A or B after LE CLKEN after CLK	MIN	2.1
t _{PLH}			MIN	1.1
t _{PHL}	A, B, or C	C, B, or A	MAX	6.1
t _{PLH}			MAX	6.6
t _{PHL}	SEL	A, B, or C	MAX	6.5
t _{PLH}			MAX	6.5
t _{PLH}	LE	A, B, or C	MAX	7.5
t _{PLH}			MAX	6.9
t _{PLH}	CLK	A, B, or C	MAX	7.5
t _{PLH}			MAX	6.7
t _{PZH}			MAX	6.4
t _{PZL}	OE	A, B, or C	MAX	6.8
t _{PZH}			MAX	6
t _{PZL}	OE	A, B, or C	MAX	6.1

UNIT f_{max} : MHz other : ns

Logic Diagram



1 of 18 Channels

**FUNCTION TABLE
STORAGE†**

INPUTS			OUTPUT
CLKA	LEA	A	
†	L	L	L
†	L	H	H
H	L	X	Q ₀ ‡
L	L	X	Q ₀ ‡
X	H	L	L
X	H	H	H

† A-port register shown. B and C ports are similar but use CLK_B, CLK_C, LEB, and LEC.
 ‡ Output level before the indicated steady-state input conditions were established.

A-PORT OUTPUT

INPUTS		OUTPUT A
OEA	SEL _A	
H	X	Z
L	H	Output of C register
L	L	Output of B register

B-PORT OUTPUT

INPUTS		OUTPUT B
OEB	SEL _B	
H	X	Z
L	H	Output of A register
L	L	Output of C register

C-PORT OUTPUT

INPUTS		OUTPUT C
OEC	SEL _C	
H	X	Z
L	H	Output of B register
L	L	Output of A register

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABTH	UNIT
I _{CC}	MAX	45	mA
I _{OH}	MAX	-32	mA
I _{OL}	MAX	64	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABTH
f _{max}			MIN	150
t _w	Pulse duration	LE high CLK high or low	MIN	3.3
t _{su}	Setup time	A, B, or C before CLK *	MIN	2.4
		A, B, or C before LE *	MIN	2.1
t _{th}	Hold time	A, B, or C after CLK *	MIN	1.4
		A, B, or C after LE *	MIN	2.1
t _{PLH}		A, B, or C	MAX	6.1
t _{PHL}				6.6
t _{PLH}		SEL	MAX	6.5
t _{PHL}				6.5
t _{PLH}		LE	MAX	7.5
t _{PHL}				6.9
t _{PLH}		CLK	MAX	7.4
t _{PHL}				6.7
t _{PZH}		OE	MAX	6.8
t _{PZL}				7.1
t _{PHZ}		OE	MAX	6.2
t _{PZL}				6


UNIT f_{max} : MHz other : ns

32-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS


Logic Diagram




To Seven Other Channels



To Seven Other Channels



To Seven Other Channels



To Seven Other Channels

FUNCTION TABLE

INPUTS			OUTPUT Q
OE	LE	D	
L	H	H	H
L	H	L	L
L	L	X	Q ₀
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVTH 3V	ALVTH 3V	LVCH 3V	UNIT
I _{CC}	MAX	10	5	0.02	mA
I _{OH}	MAX	-32	-32	-24	mA
I _{OL}	MAX	64	64	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V	ALVTH 3V	LVCH 3V
t _W Pulse duration, LE high or low			MIN	3	1.5	3.3
t _{WS} Setup time	Data before LE ,, data high		MIN	1	1.4	1.7
	Data before LE ,, data low		MIN	1	0.9	1.7
t _H Hold time	Data after LE ,, data high		MIN	1	0.9	1.2
	Data after LE ,, data low		MIN	1	1.4	1.2
t _{PLH}	D	Q	MAX	3.8	3.1	4.2
t _{PLL}				3.6	3.3	4.2
t _{PHL}	LE	Q	MAX	4.3	3.3	4.6
t _{PHL}				4	3.5	4.6
t _{PZH}	OE	Q	MAX	4.3	4	4.7
t _{PZL}				4.3	3.4	4.7
t _{PHZ}	OE	Q	MAX	5	4.9	5.9
t _{PZL}				4.7	4.5	5.9

UNIT: ns

32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

Logic Diagram



FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT Q
OE	CLK	D	
L	↑	H	H
L	↑	L	L
L	H or L	X	Q ₀
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LVTH 3V	ALVTH 3V	LVCH 3V	ALVCH 3V	UNIT
I _{CC}	MAX	10	5	0.02	0.04	mA
I _{OH}	MAX	-32	-32	-24	-24	mA
I _{OL}	MAX	64	64	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V	ALVTH 3V	LVCH 3V	ALVCH 3V
f _{max}				160	250	150	150
t _W Pulse duration, CLK high or low			MIN	3	1.5	3.3	3.3
t _{WS} Setup time	Data before CLK *, data high		MIN	1.8	1	1.9	1.9
	Data before CLK *, data low		MIN	1.8	1.5	1.9	1.9
t _{WH} Hold time	Data after CLK *, data high		MIN	0.8	0.5	1.1	0.5
	Data after CLK *, data low		MIN	0.8	1	1.1	0.5
t _{PHL}	CLK	Q	MAX	4.5	3.2	4.5	4.2
t _{PHL}				4	3.2	4.5	4.2
t _{PZH}	OE	Q	MAX	4.5	3.8	4.6	4.8
t _{PZL}	OE	Q	MAX	4.4	3.3	4.6	4.8
t _{PHZ}	OE	Q	MAX	5	4.6	5.5	4.3
t _{PZL}	OE	Q	MAX	4.6	4.2	5.5	4.3

UNIT f_{max} : MHz other : ns

Logic Diagram



FUNCTION TABLE†

INPUTS			OUTPUT	
OEAB	LEAB	CLKAB	A	B
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↑	L	L
H	L	↑	H	H
H	L	H	X	B0‡
H	L	L	X	B0§

† A-to-B data flow is shown. B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

RECOMMENDED OPERATING CONDITIONS



PARAMETER	MAX or MIN	ABTH	ALVCH 3V	UNIT
I _{CC}	MAX	90	0.02	mA
I _{OH}	MAX	-32	-24	mA
I _{OL}	MAX	64	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABTH	ALVCH 3V
f _{max}			MIN	150	150
t _w Pulse duration	LEAB or LEBA high		MIN	3.3	3.3
	CLKAB or CLKBA high or low		MIN	3.3	3.3
t _{su} Setup time	A before CLKAB †		MIN	3.5	1.7
	B before CLKBA †		MIN	3.5	1.7
	A before LEAB ‡, or LEBA , CLK high		MIN	1.6	1.5
	A before LEAB ‡, or LEBA , CLK low		MIN	1.6	1
t _h Hold time	A after CLKAB † or B after CLKBA †		MIN	0	0.7
	A after LEAB ‡, or B after LEBA ,		MIN	1.6	1.4
t _{PLH}	A or B	B or A	MAX	4.8	3.9
t _{PLL}				5.4	3.9
t _{PZH}	LEAB or LEBA	B or A	MAX	5.3	4.6
t _{PZL}				5.5	4.6
t _{PHZ}	CLKAB or CLKBA	B or A	MAX	5.3	4.9
t _{PLZ}				5.4	4.9
t _{PZH}	OEAB	B	MAX	5.6	4.6
t _{PZL}				6	4.6
t _{PHZ}	OEAB	B	MAX	5.9	5
t _{PLZ}				5.6	5
t _{PZH}	OEBA	A	MAX	5.6	5
t _{PZL}				6	5
t _{PHZ}	OEBA	A	MAX	5.9	4.2
t _{PLZ}				5.6	4.2

UNIT f_{max} : MHz other : ns

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT
CEAB	LEAB	OEAB	A	Y
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B ₀ †
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown. B-to-A flow conditions
is the same that it uses CEBA, LEBA, and OEBA.

‡ Output level before the indicated steady-state
input conditions were established

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	ABTH	UNIT
I _{CC}	MAX	20	mA
I _{OH}	MAX	-32	mA
I _{OL}	MAX	64	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABTH
t _w	Pulse duration, LEAB or LEBA low		MIN	3.3
t _{su}	Data before LEAB * or LEBA *		MIN	2.1
	Data before CEAB * or CEBA *		MIN	1.7
t _h	Data after LEAB * or LEBA *		MIN	0.6
	Data after CEAB * or CEBA *		MIN	0.9
t _{PLH}	A or B	B or A	MAX	5.9
t _{PHL}				5.7
t _{PLH}	LE	A or B	MAX	7.5
t _{PHL}				6.6
t _{PZH}	CE	A or B	MAX	8
t _{PZL}				8.8
t _{PHZ}	CE	A or B	MAX	7.1
t _{PZL}				7.5
t _{PZH}	OE	A or B	MAX	7.3
t _{PZL}				8.1
t _{PHZ}	OE	A or B	MAX	6.5
t _{PZL}				6.9

UNIT: ns

8-STAGE SYNCHRONOUS DOWN COUNTERS



FUNCTION TABLE

CONTROL INPUTS				PRESET MODE	ACTION
MR	PL	PE	TE		
L	X	X	L	Synchronous	Inhibit Counter
X	H	X	L		Count Down
X	X	L	L		Preset On Next Positive Clock Transition
H	L	L	L	Asynchronously	Preset Asynchronously
H	L	H	L		Clear to Maximum Count

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	0.16	0.16	mA
I _{OH}	MAX	-4	-4	mA
I _{OL}	MAX	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT	
t _w	CP		MIN	50	53	
	PL			38	63	
	MR			38	53	
t _{su}	P to CP		MIN	30	36	
	PE to CP			22	30	
	TE to CP			45	60	
t _h	P to CP		MIN	5	5	
	TE to CP			0	0	
	PE to CP			2	2	
t _{PLH}	CP	\overline{TC} (Async Preset)		90	90	
t _{PHL}		\overline{TC} (Sync Preset)		90	90	
t _{PLH}	CP	\overline{TC} (Sync Preset)		90	95	
t _{PHL}		\overline{TC} (Sync Preset)		90	95	
t _{PLH}	\overline{TE}	\overline{TC}		60	75	
t _{PHL}		\overline{TC}		60	75	
t _{PLH}	PL	\overline{TC}		83	102	
t _{PHL}		\overline{TC}		83	102	
t _{PLH}	MR	\overline{TC}		83	83	
t _{PHL}		\overline{TC}		83	83	

UNIT: ns


: OBSOLETE or NOT RECOMMENDED NEW DESIGNS

162240

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

- SN74LVT162240, SN74LVTH162240: Output Ports Have Equivalent 22- Ω Series Resistors

Logic Diagram



FUNCTION TABLE

INPUTS	OUTPUT	
\overline{OE}	A	Y
L	H	L
L	L	H
H	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVT 3V	LVTH 3V	UNIT
I_{CC}	MAX	5	5	mA
I_{OH}	MAX	-12	-12	mA
I_{OL}	MAX	12	12	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVT 3V	LVTH 3V
t_{PLH}	A	Y	MAX	4	4
t_{PHL}				4	4
t_{PZH}	\overline{OE}	Y	MAX	4.8	4.8
t_{PZL}				4.7	4.7
t_{PHZ}	\overline{OE}	Y	MAX	4.7	4.7
t_{PLZ}				4.5	4.5

UNIT: ns

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

Logic Diagram



FUNCTION TABLE

INPUTS	OUTPUT
1OE, 4OE 1A, 4A	1Y, 4Y
L H	H
L L	L
H X	Z

INPUTS	OUTPUT
2OE, 3OE 2A, 3A	2Y, 3Y
H H	H
H L	L
L X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVTH 3V	UNIT
ICC	MAX	5	mA
IOH	MAX	-12	mA
IOL	MAX	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V
t _{PLH}	A	Y	MAX	4.1
t _{PHL}				4.1
t _{PZH}	OE or OE	Y	MAX	4.9
t _{PZL}				4.8
t _{PHZ}	OE or OE	Y	MAX	5.3
t _{PZL}				4.9

UNIT: ns

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

- SN74ABT162244: Output Ports Have Equivalent 25- Ω Series Resistors
- SN74LVT162244A, LVTH162244: Output Ports Have Equivalent 22- Ω Series Resistors
- SN74ALVTH162244: Output Ports Have Equivalent 30- Ω Series Resistors
- SN74LVC162244A: Output Ports Have Equivalent 26- Ω Series Resistors
- SN74LVCH162244A: Output Ports Have Equivalent 26- Ω Series Resistors
- SN74ALVCH162244: Output Ports Have Equivalent 26- Ω Series Resistors

Logic Diagram

FUNCTION TABLE
(each 4-bit buffer)

INPUTS OE A	OUTPUT Y
L H	H
L L	L
H X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	LVT 3V	LVTH 3V	ALVTH 3V	LVC 3V	LVCH 3V	ALVCH 3V	UNIT
ICC	MAX	30	5	5	5	0.02	0.02	0.04	mA
IOH	MAX	-12	-12	-12	-12	-12	-12	-12	mA
IOL	MAX	12	12	12	12	12	12	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	LVT 3V	LVTH 3V	ALVTH 3V	LVC 3V	LVCH 3V	ALVCH 3V
IPLH	A	Y	MAX	3.9	4	4	3.3	4.4	4.4	4.2
IPLH				4.8	3.6	3.6	3.3	4.4	4.4	4.2
IPZH	OE	Y	MAX	5.4	5.1	5.1	4.9	5.5	5.5	5.6
IPZL				5.1	4.5	4.5	3.3	5.5	5.5	5.6
IPHZ	OE	Y	MAX	4.6	5	5	4.9	6.3	6.3	5.5
IPZL				4.5	5	5	4.3	6.3	6.3	5.5


UNIT: ns

162245

16-BIT TRANSCEIVER WITH 3-STATE OUTPUTS

- SN74ABT162245, SN74ABTH162245: A-Port Outputs Have Equivalent 25- Ω Series Resistors
- SN74LVT162245A, SN74LVTH162245: A-Port Outputs Have Equivalent 22- Ω Series Resistors
- SN74ALVTH162245: A-Port Outputs Have Equivalent 30- Ω Series Resistors
- SN74LVCR162245: All Outputs Have Equivalent 26- Ω Series Resistors

Logic Diagram



FUNCTION TABLE
(each 8-bit section)

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ABTH	LVT 3V	LVTH 3V	ALVTH 3V	LVCR 3V	UNIT
I_{CC}	MAX	32	32	5	5	5	0.02	mA
I_{OL} (A port)	MAX	-12	-12	-12	-12	-12	-12	mA
I_{OL} (B port)	MAX	-32	-32	-32	-32	-32	-12	mA
I_{OL} (A port)	MAX	12	12	12	12	12	12	mA
I_{OL} (B port)	MAX	64	64	64	64	64	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ABTH	LVT 3V	LVTH 3V	ALVTH 3V	LVC 3V
t_{PLH}	A	B	MAX	3.9	3.9	3.3	3.3	3.1	7.5
				4.2	4.2	3.3	3.3	3	7.5
t_{PLH}	B	A	MAX	4.6	4.6	4	4	3.7	7.5
				5.1	5.1	3.4	3.4	3.4	7.5
t_{PZH}	\overline{OE}	B	MAX	6.3	6.3	4.6	4.6	3.8	9
				6.4	6.4	4.6	4.6	3.4	9
t_{PLZ}	\overline{OE}	B	MAX	6.3	6.3	5.2	5.2	4.7	7.5
				5.2	5.2	5.1	5.1	4.8	7.5
t_{PZH}	\overline{OE}	A	MAX	7.1	7.1	5.3	5.3	4.7	9
				7	7	5.1	5.1	3.9	9
t_{PLZ}	\overline{OE}	A	MAX	6.6	6.6	5.6	5.6	5	7.5
				5.7	5.7	5.5	5.5	4.9	7.5


UNIT: ns

162260

12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS

- SN74ABT162260: B-Port Outputs Have Equivalent 25- Ω Series Resistors
- SN74ALVCH162260: B-Port Outputs Have Equivalent 26- Ω Series Resistors

Logic Diagram



FUNCTION TABLE

B TO A ($\overline{OEB} = H$)

INPUTS						OUTPUT
1B	2B	SEL	LE1B	LE2B	\overline{OEA}	A
H	X	H	H	X	L	H
L	X	H	H	X	L	L
X	X	H	L	X	L	A_0
X	H	L	X	H	L	H
X	L	L	X	H	L	L
X	X	L	X	L	L	A_0
X	X	X	X	X	H	Z

A TO B ($\overline{OEA} = H$)

INPUTS					OUTPUTS	
A	LEA1B	LEA2B	OE1B	OE2B	1B	2B
H	H	H	L	L	H	H
L	H	H	L	L	L	L
H	H	L	L	L	H	$2B_0$
L	H	L	L	L	L	$2B_0$
H	L	H	L	L	$1B_0$	H
L	L	H	L	L	$1B_0$	L
X	L	L	L	L	$1B_0$	$2B_0$
X	X	X	H	H	Z	Z
X	X	X	L	H	Active	Z
X	X	X	H	L	Z	Active
X	X	X	L	L	Active	Active

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABTH	ALVCH 3V	UNIT
I_{CC}	MAX	63	0.04	mA
I_{OH} (A port)	MAX	-32	-24	mA
I_{OL} (B port)	MAX	-32	-12	mA
I_{OH} (A port)	MAX	64	24	mA
I_{OL} (B port)	MAX	12	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABTH	ALVCH 3V
t_{max}				-	150
t_{tr}	Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high		MIN	3.3	3.3
t_{ts}	Setup time, data before LE1B, LE2B, LEA1B, or LEA2B ,		MIN	1.5	1.1
t_{th}	Hold time, data after LE1B, LE2B, LEA1B, or LEA2B ,		MIN	1	1.5
t_{PLH}	A	B	MAX	6.1	4.9
t_{PLH}	B	A	MAX	7.1	4.9
t_{PLH}				6	4.3
t_{PLH}	LE	A	MAX	6.2	4.3
t_{PLH}				6.3	4.4
t_{PLH}	LE	B	MAX	5.8	4.4
t_{PLH}				6.1	5
t_{PLH}	SEL (1B)	A	MAX	7.1	5
t_{PLH}				5.6	5.6
t_{PLH}				6.3	5.6
t_{PLH}				5	5.6
t_{PLH}	SEL (2B)	A	MAX	6.2	5.6
t_{PLH}				5.6	5.6
t_{PLH}				6.3	6
t_{PLH}				8.2	6
t_{PLZ}	\overline{OE}	A	MAX	6.7	4.6
t_{PLZ}	\overline{OE}	B	MAX	5.2	4.6
t_{PLZ}	\overline{OE}	A	MAX	7.5	5.1
t_{PLZ}	\overline{OE}	B	MAX	6.2	5.1


UNIT fmax : MHz other : ns

162268

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

- SN74ALVCH162268: B-Port Outputs Have Equivalent $26\text{-}\Omega$ Series Resistors

Logic Diagram



FUNCTION TABLE
OUTPUT ENABLE

INPUTS			OUTPUTS	
CLK	OEA	OEB	A	1B, 2B
↑	H	H	Z	Z
↑	H	L	Z	Active
↑	L	H	Active	Z
↑	L	L	Active	Active

A-TO-B STORAGE (OEB = L)

INPUTS			OUTPUTS	
CLKENA1	CLKENA2	CLK	A	1B 2B
H	H	X	X	1B ₀ ‡ 2B ₀ ‡
L	X	↑	L	L _↑ X
L	X	↑	H	H _↑ X
X	L	↑	L	X L
X	L	↑	H	X H

† Two CLK edges are needed to propagate data.

‡ Output level before the indicated steady-state input conditions were established

B-TO-A STORAGE (OEA = L)

INPUTS					OUTPUT	A
CLKEN1B	CLKEN2B	CLK	SEL	1B	2B	A
H	X	X	H	X	X	A ₀ ‡
X	H	X	L	X	X	A ₀ ‡
L	X	↑	H	H	X	L
L	X	↑	H	L	X	H
X	L	↑	L	X	L	L
X	L	↑	L	X	H	H

‡ Output level before the indicated steady-state input conditions were established

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	UNIT
Icc	MAX	0.04	mA
IoH (A port)	MAX	-24	mA
IoL (B port)	MAX	-12	mA
IoH (A port)	MAX	24	mA
IoL (B port)	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
fmax			MIN	150
t _{lw}	Pulse duration, CLK high or low		MIN	3.3
t _{su}	A data before CLK *		MIN	3.4
	B data before CLK *		MIN	1
	SEL before CLK *		MIN	1.3
	CLKENA1 or CLKENA2 before CLK *		MIN	2.8
	CLKENB1 or CLKENB2 before CLK *		MIN	2.5
	OE before CLK *		MIN	3.2
t _{th}	A data after CLK *		MIN	0.2
	B data after CLK *		MIN	1.3
	SEL after CLK *		MIN	1
	CLKENA1 or CLKENA2 after CLK *		MIN	0.4
	CLKENB1 or CLKENB2 after CLK *		MIN	0.5
	OE after CLK *		MIN	0.2
t _{tpd}	CLK	B		5.4
		A (1B)		4.8
		A (2B)		4.8
		A (SEL)		5.8
t _{ten}	CLK	B	MAX	6.1
		A	MAX	5.1
t _{dis}	CLK	B	MAX	5.9
		A	MAX	5


UNIT fmax : MHz other : ns

162280

16-BIT TO 32-BIT REGISTERED BUS EXCHANGER WITH BYTE MASKS AND 3-STATE OUTPUTS

- SN74ALVCHG162280: A-Port Outputs Have Equivalent 50- Ω Series Resistors
- B-Port Outputs Have Equivalent 20- Ω Series Resistors

Logic Diagram



FUNCTION TABLE

A-TO-B STORAGE ($\overline{OE} = L$, $DIR = H$)

INPUTS			OUTPUTS	
CLK	SEL	1B	2B	
H	X	X	1B _{0t}	2B _{0t}
L	L	L	L _t	X
L	H	H	H _t	X

† Output level before indicated steady-state input conditions were established.

‡ Two CLK edges are needed to propagate the data.

B-TO-A STORAGE ($\overline{OE} = L$, $DIR = L$)

INPUTS			OUTPUT	
CLK	SEL	1B	2B	A
↑	H	X	L	L _S
↑	H	X	H	H _S
↑	L	L	X	L
↑	L	H	X	H

§ Two CLK edges are needed to propagate the data. The data is loaded in the first register when SEL is low and propagates to the second register when SEL is high.

C-TO-D STORAGE ($\overline{OE} = L$)

INPUTS			OUTPUT	
SEL	CLK	C	1D	2D
H	X	X	1B _{0t}	2B _{0t}
L	↑	L	L _t	L
L	↑	H	H _t	H

† Output level before indicated steady-state input conditions were established.

‡ Two CLK edges are needed to propagate the data.

OUTPUT ENABLE

INPUTS			OUTPUT		
CLK	OE	DIR	A	1B, 2B	1D, 2D
↑	H	X	Z	Z	Z
↑	L	H	Z	Active	Active
↑	L	L	Active	Z	Active

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCHG 3V	UNIT
I _{CC}	MAX	0.04	mA
I _{OH} (A to B)	MAX	8	mA
I _{OL} (B to A)	MAX	6	mA
I _{OL} (A to B)	MAX	8	mA
I _{OL} (B to A)	MAX	6	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCHG 3V
f _{max}			MIN	180
t _w Pulse duration, CLK high or low			MIN	2.3
t _{su} Setup time	A data before CLK	, high or low	MIN	1.4
	B data before CLK	, high or low	MIN	2
	C data before CLK	, high or low	MIN	1.3
	DIR before CLK	, high or low	MIN	2
	SEL before CLK	, high or low	MIN	2
t _h Hold time	A data after CLK	, high or low	MIN	0.3
	B data after CLK	, high or low	MIN	0.3
	C data after CLK	, high or low	MIN	0.3
	DIR after CLK	, high or low	MIN	0.3
	SEL after CLK	, high or low	MIN	0.3
t _{pd}	CLK	A		5
		B	MAX	7.4
		D		7.2
t _{en}	CLK	A	MAX	6.2
		B		9.4
	OE	A		6
t _{dis}	CLK	B	MAX	9.5
		D		7.9
	OE	A		6.4
		B	MAX	7.8
	OE	A		5
		B	MAX	7.6
		D		6.7


UNIT f_{max} : MHz other : ns

162282

18-BIT TO 36-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

- SN74ALVCHG162282: A-Port Outputs Have Equivalent $50\text{-}\Omega$ Series Resistors
- B-Port Outputs Have Equivalent $20\text{-}\Omega$ Series Resistors

Logic Diagram



FUNCTION TABLE
**A-TO-B STORAGE
($\overline{OE} = L$, $DIR = H$)**

INPUTS		OUTPUTS	
SEL	CLK	A	1B 2B
H	X	X	$1B_0^T$ $2B_0^T$
L	↑	L	L^T L
L	↑	H	H^T H

† Output level before indicated steady-state input conditions were established.
‡ Two CLK edges are needed to propagate the data.

**B-TO-A STORAGE
($\overline{OE} = L$, $DIR = L$)**

INPUTS		OUTPUT
CLK	SEL	1B 2B
↑	H	X
↑	H	X
↑	L	L
↑	L	H X
		H

§ Two CLK edges are needed to propagate the data.
The data is loaded in the first register when SEL is low and prepares to the second register when SEL is high.

OUTPUT ENABLE

INPUTS		OUTPUTS	
CLK	\overline{OE}	DIR	A 1B, 2B
↑	H	X	Z Z
↑	L	H	Z Active
↑	L	L	Active Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCHG 3V	UNIT
I_{CC}	MAX	0.04	mA
$I_{OH}(A \text{ to } B)$	MAX	8	mA
$I_{OL}(B \text{ to } A)$	MAX	6	mA
$I_{OL}(A \text{ to } B)$	MAX	8	mA
$I_{OL}(B \text{ to } A)$	MAX	6	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCHG 3V
t_{max}			MIN	160
t_{w} Pulse duration, CLK high or low			MIN	2.3
t_{SU} Setup time	A data before CLK		MIN	1.5
	B data before CLK		MIN	2
	DIR before CLK		MIN	2
	SEL before CLK		MIN	2
t_h Hold time	A data after CLK		MIN	0.3
	B data after CLK		MIN	0.3
	DIR after CLK		MIN	0.3
	SEL after CLK		MIN	0.3
t_{pd}	CLK	A		5
		B	MAX	7.4
t_{en}	CLK	A		6.3
		B	MAX	9.4
	\overline{OE}	A		6
		B	MAX	9.5
t_{es}	CLK	A		6.4
		B	MAX	7.8
	\overline{OE}	A		5
		B	MAX	7.6


UNIT fmax : MHz other : ns

162334

16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

- SN74ALVC162334: Output Ports Have Equivalent 26- Ω Series Resistors
- SN74ALVCH162334: Output Port Has Equivalent 26- Ω Series Resistors

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT
OE	LE	CLK	A	Y
H	X	X	X	Z
L	L	X	L	L
L	L	X	H	H
L	H	↑	L	L
L	H	↑	H	H
L	H	L or H	X	Y _{0†}

† Output level before the indicated steady-state input conditions were established

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVC 3V	ALVCH 3V	UNIT
I _{CC}	MAX	0.04	0.04	mA
I _{OH}	MAX	-12	-12	mA
IOI	MAX	12	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVC 3V	ALVCH 3V
f _{max}			MIN	150	150
t _w Pulse duration	LE low			3.3	3.3
	CLK high or low		MIN	3.3	3.3
t _{su} Setup time	Data before CLK *		MIN	1.5	1.5
	Data before LE * CLK high		MIN	1.3	1.3
	Data before LE * CLK low		MIN	1.2	1.2
t _h Hold time	Data after CLK *		MIN	0.9	0.9
	Data after LE * CLK high		MIN	1.1	1.1
	Data after LE * CLK low		MIN	1.1	1.1
t _{pd}	A		MAX	3.9	3.9
	LE	Y		5	5
	CLK		MAX	4.9	4.9
t _{en}	OE	Y		5.4	5.4
t _{dis}	OE	Y	MAX	5	5

UNIT f_{max} : MHz other : ns

1-BIT TO 4-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS

- SN74ALVCH162344: Output Ports Have Equivalent 26- Ω Series Resistors

Logic Diagram



FUNCTION TABLE

INPUTS OE	A	OUTPUT Bn
L	H	H
L	L	L
H	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I _{CC}	MAX	0.04	mA
I _{OH}	MAX	-12	mA
I _{OL}	MAX	12	mA

SWITCHING CHARACTERISTICS



PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
I _{PLH}	A	B	MAX	4.4
I _{PHL}				4.4
I _{PZH}	OE	B	MAX	5.7
I _{PZL}				5.7
I _{PLZ}	OE	B	MAX	4.5
I _{PZL}				4.5

UNIT: ns

**3.3-V ABT 16-BIT TRANSPARENT
D-TYPE LATCHES
WITH 3-STATE OUTPUTS**

- SN74LVTH162373: Output Ports Have Equivalent 22- Ω Series Resistors

Logic Diagram



FUNCTION TABLE
(each 8-bit section)

INPUTS			OUTPUT
OE	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q ₀
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVTH 3V	UNIT
I _{CC}	MAX	5	mA
I _{OH}	MAX	-12	mA
I _{OL}	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V
t _w Pulse duration, LE high or low			MIN	3
t _{su} Setup time	Data before LE , data high		MIN	1
	Data before LE , data low		MIN	1
t _h Hold time	Data after LE , data high		MIN	1
	Data after LE , data low		MIN	1
t _{PLH}	D	Q	MAX	4.6
t _{PHL}				4
t _{PLH}	LE	Q	MAX	5.1
t _{PHL}				4.6
t _{PZH}	OE	Q	MAX	5.4
t _{PZL}				4.9
t _{PHZ}	OE	Q	MAX	5.4
t _{PZL}				5.1



UNIT: ns

162374

3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

- SN74LVTH162374: Output Ports Have Equivalent 22- Ω Series Resistors
- SN74ALVCH162374: Output Ports Have Equivalent 26- Ω Series Resistors

Logic Diagram



FUNCTION TABLE
(each flip-flop)

INPUTS	OUTPUT		
OE	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q ₀
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVTH 3V	ALVCH 3V	UNIT
I _{CC}	MAX	5	0.04	mA
I _{OH}	MAX	-12	-12	mA
I _{OL}	MAX	12	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V	ALVCH 3V
t _{max}				160	150
t _w Pulse duration, CLK high or low			MIN	3	3.3
t _{su} : Setup time	Data before CLK *, data high		MIN	1.8	1.9
	Data before CLK *, data low		MIN	1.8	1.9
t _h : Hold time	Data after CLK *, data high		MIN	0.8	0.5
	Data after CLK *, data low		MIN	0.8	0.5
t _{PLH}	CLK	Q	MAX	5.3	4.6
t _{PHL}				4.9	4.6
t _{PZH}	OE	Q	MAX	5.6	5.2
t _{PZL}				4.9	5.2
t _{PHZ}	OE	Q	MAX	5.4	4.5
t _{PZL}				5	4.5

UNIT f_{max} : MHz other : ns

**4-TO-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS**

- SN74ABTH162460: B-Port Outputs Have Equivalent 25- Ω Series Resistors

Logic Diagram



FUNCTION TABLE
A-TO-B OUTPUT ENABLE

INPUTS	OUTPUT
OEB	OEBn
H	Z
H	L
L	H
L	L

Active

 $\dagger n = 1, 2, 3, 4$

A-TO-B STORAGE (assuming OEB = L, OEBn = L)											
INPUTS										OUTPUTS	
CLKENAB	CE_SEL1	CE_SEL0	CLKAB	LEAB1	LEAB2	LEAB3	LEAB4	B1	B2	B3	B4
X	X	X	H	Or L	H	L	L	A	A ₀	A ₀	A ₀
X	X	X	X	Or L	H	H	H	A	A	A	A ₀
L	X	X	X	L	L	L	L	A ₀	A ₀	A ₀	A ₀
L	L	X	X	L	L	L	L	A	A ₀	A ₀	A ₀
L	L	H	H	↑	L	L	L	L	A ₀	A ₀	A ₀
L	H	H	H	↑	L	L	L	A ₀	A ₀	A ₀	A ₀
H	X	X	X	↑	L	L	L	A ₀	A ₀	A ₀	A ₀

**B-TO-A STORAGE
(after point P)**

INPUTS										P	
CLKENB	CLKBA	LEB1	LEB2	LEB3	LEB4	SEL1	SEL0				
X	X	H	L	L	L	L	L	B1			
X	X	L	H	L	L	L	H	B2			
X	X	L	L	H	L	H	L	B3			
X	X	L	L	L	H	H	H	B4			
						L	L	B1 ₀			
L	↑	L	L	L	L	L	H	B2 ₀			
						H	L	B3 ₀			
						H	H	B4 ₀			

 \dagger Output level before the indicated steady-state input conditions were established

**B-TO-A STORAGE
(after point P)**

INPUTS					OUTPUT
CLKENBA	CLKBA	LEBA	OEA	B	A
X	X	X	H	X	X
X	X	H	L	L	L
X	X	H	L	H	H
H	X	L	L	X	A _{0†}
L	↑	L	L	L	L
L	↑	L	L	H	H
L	L	L	L	X	A _{0†}

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABTH	UNIT
I _{CC}	MAX	32	mA
I _{OH} (A port)	MAX	-32	mA
I _{OL} (B port)	MAX	-12	mA
I _{OL} (A port)	MAX	64	mA
I _{OL} (B port)	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER		MAX or MIN	ABTH
t _{max}		MIN	160
	CLKAB high or low	MIN	3.8
	CLKBA high or low	MIN	4.5
t _w Pulse duration	LEAB1, 2, 3 or 4 high	MIN	2.8
	LEBA high	MIN	2.8
t _{su} Setup time	LEB1, 2, 3 or 4 high	MIN	3
	A bus	MIN	2.5
	Before CLKAB • CE_SEL0/1	MIN	3.2
	CLKENAB	MIN	3.2
	Before LEAB1, 2, 3, or 4 , A bus	MIN	3.6
	B bus	MIN	3.8
	Before CLKBA • CLKENB	MIN	2.3
	CLKENBA	MIN	2.5
	LEB1, 2, 3 or 4	MIN	4.3
	SEL0/1	MIN	4.5
t _{th} Hold time	Before LEB1, 2, 3, or 4 , B bus	MIN	3.2
	B bus	MIN	4
	Before CLKBA • LEB1, 2, 3 or 4	MIN	4.4
	SEL0/1	MIN	4.3
	A bus	MIN	0.5
	after CLKAB • CE_SEL0/1	MIN	1.1
	CLKENAB	MIN	0.5
	after LEAB1, 2, 3, or 4 , A bus	MIN	1.2
	B bus	MIN	1.3
	after CLKBA • CLKENB	MIN	1
t _{PL}	CLKENBA	MIN	1
	SEL0/1	MIN	0
	A bus	MIN	1.5
	B bus	MIN	0.4
	SEL0/1	MIN	0.1


PARAMETER	INPUT	OUTPUT	MAX or MIN	ABTH
t _{PLH}	B	A	MAX	6.5
t _{PHL}				6.5
t _{PZH}	OEA	A	MAX	5.6
t _{PZL}				5.5
t _{PHZ}	OEA	A	MAX	5.9
t _{PLZ}				6.5
t _{PLH}	A	B	MAX	6.2
t _{PHL}				6.5
t _{PZH}	OEB	B	MAX	6.8
t _{PZL}				6.3
t _{PHZ}	OEB	B	MAX	6.2
t _{PLZ}				5.8
t _{PLH}	OEB1, 2, 3, 4	B	MAX	6.6
t _{PHL}				6.2
t _{PZH}	OEB1, 2, 3, 4	B	MAX	5.3
t _{PLZ}				4.9
t _{PLH}	CLKBA	A	MAX	7.4
t _{PHL}				7.7
t _{PZH}	CLKAB	B	MAX	6.5
t _{PLZ}				6.5
t _{PLH}	LEBA	A	MAX	5.8
t _{PHL}				5.8
t _{PZH}	LEAB1, 2, 3, 4	B	MAX	6.2
t _{PLZ}				6.2
t _{PLH}	LEBA1, 2, 3, 4	A	MAX	7.2
t _{PHL}				6.8
t _{PZH}	SEL	A	MAX	7.5
t _{PLZ}				6.9
UNIT: ns				

162500

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

- SN74ABT162500: B-Port Outputs Have Equivalent 25- Ω Series Resistors

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT
OEAB	LEAB	CLKAB	A	B
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↓	L	L
H	L	↓	H	H
H	L	H	X	B ₀ ‡
H	L	L	X	B ₀ §

‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	UNIT
I _{cc}	MAX	36	mA
I _{on} (A port)	MAX	-32	mA
I _{on} (B port)	MAX	-12	mA
I _{off} (A port)	MAX	64	mA
I _{off} (B port)	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
f _{max}			MIN	150
t _w Pulse duration	LEAB or LEBA high CLKAB or CLKBA high or low		MIN	2.5
	CLKAB or CLKBA high or low		MIN	3
t _{su} Setup time	A before CLKAB ,		MIN	3.3
	B before CLKBA ,		MIN	3.3
	A before LEAB , or LEBA , CLK high		MIN	1
	A before LEAB , or LEBA , CLK low		MIN	2.5
t _h Hold time	A after CLKAB , or B after CLKBA ,		MIN	0
	A after LEAB , or B after LEBA ,		MIN	2
I _{PLH}			MAX	4.8
I _{PHL}	A or B	B or A	MAX	5.7
I _{PZH}			MAX	5.6
I _{PZL}	LEAB or LEBA	B or A	MAX	5.9
I _{PZH}	CLKAB or CLKBA	B or A	MAX	5.9
I _{PZL}			MIN	6
I _{PZH}			MAX	5.3
I _{PZL}	OEAB	B	MAX	5.4
I _{PZH}	OEAB	B	MAX	6.5
I _{PZL}			MAX	5.8
I _{PZH}	OEBA	A	MAX	5.3
I _{PZL}			MAX	5.4
I _{PZH}	OEBA	A	MAX	6.5
I _{PZL}			MAX	5.8


UNIT f_{max} : MHz other : ns

162501

18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

- SN74ABT162501: B-Port Outputs Have Equivalent 25- Ω Series Resistors

Logic Diagram



FUNCTION TABLE†

INPUTS				OUTPUT
OEAB	LEAB	CLKAB	A	Y
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↑	L	L
H	L	↑	H	H
H	L	H	X	B0‡
H	L	L	X	B0§

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

‡ Output level before LEAB went high.

§ Output level before the indicated steady-state input conditions were established.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	UNIT
Icc	MAX	36	mA
IoH(A port)	MAX	-32	mA
IoH(B port)	MAX	-12	mA
IoL(A port)	MAX	64	mA
IoL(B port)	MAX	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
fmax			MIN	150
t _w Pulse duration	LEAB or LEBA high CLKAB or CLKBA high or low		MIN	3
			MIN	3.3
t _{su} Setup time	A before CLKAB *		MIN	4.3
	B before CLKBA *		MIN	4.3
	A before LEAB , or LEBA , CLK high		MIN	2.5
	A before LEAB , or LEBA , CLK low		MIN	1
t _h Hold time	A after CLKAB * or B after CLKBA *		MIN	0
	A after LEAB , or B after LEBA ,		MIN	2
I _{P1H}	A or B	B or A	MAX	4.8
I _{P1L}				5.7
I _{P2H}	LEAB or LEBA	B or A	MAX	5.6
I _{P2L}				5.9
I _{P3H}	CLKAB or CLKBA	B or A	MAX	5.5
I _{P3L}				5.3
I _{P4H}	OEAB	B	MAX	5.3
I _{P4L}				5.4
I _{P5H}	OEAB	B	MAX	6.5
I _{P5L}				5.8
I _{P6H}	OEBA	A	MAX	5.3
I _{P6L}				5.4
I _{P7H}	OEBA	A	MAX	6.5
I _{P7L}				5.8

UNIT fmax : MHz other : ns

18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

- SN74ALVCH162525: B-Port Outputs Have Equivalent 26- Ω Series Resistors

Logic Diagram



FUNCTION TABLE

A-TO-B STORAGE (OEAB=L)

INPUTS		OUTPUT
CLKNAB	OLKAB	A B
H	X	X
L	↑	L
L	↑	H

† Output level before the indicated steady-state input conditions were established.

B-TO-A STORAGE (OEBA = L)

INPUTS						OUTPUT
CLKENBA	CLK2BA	CLK1BA	SEL	B	A	
H	X	X	X	X	A ₀ †	
L	↑	X	H	L	L	
L	↑	X	H	H	H	
L	↑	↑	L	L	L _f †	
L	↑	↑	L	H	H _f †	

† Output level before the indicated steady-state input conditions were established.

‡ Three CLK1BA edges and one CLK2BA edge are needed to propagate data from B to A when SEL is low.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	UNIT
Icc	MAX	0.04	mA
Io(A port)	MAX	-24	mA
Io(B port)	MAX	-12	mA
Io(A port)	MAX	24	mA
Io(B port)	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
fmax			MIN	150
t _w Pulse duration, CLK high or low			MIN	3
t _{su} Setup time	A data before CLKAB *		MIN	1.3
	B data before CLK2BA *		MIN	1.7
	B data before CLK1BA *		MIN	1.1
	SEL before CLK2BA *		MIN	3.3
	CLKENAB before CLKAB *		MIN	1.6
	CLKENBA before CLK1BA *		MIN	2.1
	CLKENBA before CLK2BA *		MIN	2.2
t _h Hold time	A data after CLKAB *		MIN	0.9
	B data after CLK2BA *		MIN	0.6
	B data after CLK1BA *		MIN	1
	SEL after CLK2BA *		MIN	0.1
	CLKENAB after CLKAB *		MIN	0.3
	CLKENBA after CLK1BA *		MIN	0.1
	CLKENBA after CLK2BA *		MIN	0
t _{pd}	CLKAB	B	MAX	4.7
	CLK2BA	A		4.2
t _{en}	OEBA	A	MAX	5.1
	OEAB	B		5.7
t _{dis}	OEBA	A	MAX	4.9
	OEAB	B		4.9


UNIT fmax : MHz other : ns

162541


3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

- SN74LVTH162541: Output Ports Have Equivalent 22- Ω Series Resistors

Logic Diagram



To Seven Other Channels



To Seven Other Channels

FUNCTION TABLE
(each 8-bit section)

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVTH 3V	UNIT
I _{CC}	MAX	5	mA
I _{OH}	MAX	-12	mA
I _{OL}	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V
t _{PLH}	A	Y	MAX	4.1
t _{PHL}				4.1
t _{PZH}	OE	Y	MAX	5
t _{PZL}				4.8
t _{PHZ}	OE	Y	MAX	5.9
t _{PZL}				5.4


UNIT: ns

162601

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

- SN74ABT162601: B-Port Outputs Have Equivalent $25\text{-}\Omega$ Series Resistors
- SN74ALVCH162601: B-Port Outputs Have Equivalent $26\text{-}\Omega$ Series Resistors

Logic Diagram



FUNCTION TABLE

INPUTS					OUTPUT B
CLKENAB	OEAB	LEAB	CLKAB	A	
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B _{0‡}
H	L	L	X	X	B _{0‡}
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	L	L	X	B _{0‡}
L	L	L	H	X	B _{0§}

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ALVCH 3V	UNIT
Icc	MAX	36	0.04	mA
IoH (A port)	MAX	-32	-24	mA
IoH (B port)	MAX	-12	-12	mA
IoL (A port)	MAX	64	24	mA
IoL (B port)	MAX	12	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ALVCH 3V
fmax			MIN	150	150
t _W Pulse duration	LEAB or LEBA high		MIN	2.5	3.3
	CLKAB or CLKBA high or low		MIN	3	3.3
t _{SU} Setup time	Data before CLK *		MIN	4.3	2.1
	A before LEAB , or B before LEBA , , CLK high		MIN	2.5	1.6
	A before LEAB , or B before LEBA , , CLK low		MIN	1	1.1
	CLKEN before *		MIN	2.7	1.7
	Data after CLK *		MIN	0	0.8
t _H Hold time	Data after LEAB , or B after LEBA , , CLK high		MIN	0.5	1.4
	A after LEAB , or B after LEBA , , CLK low		MIN	0.5	1.7
	CLKEN after *		MIN	0	0.6
t _{PLH}	A	B	MAX	4.8	4.5
t _{PLH}				5.7	4.5
t _{PLH}	B	A	MAX	4	4.1
t _{PLH}				4.9	4.1
t _{PLH}	LEBA	A	MAX	5	4.7
t _{PLH}				5	4.7
t _{PLH}	LEAB	B	MAX	5.6	5.1
t _{PLH}				5.9	5.1
t _{PLH}	CLKBA	A	MAX	5.3	5
t _{PLH}				5	5
t _{PLH}	CLKAB	B	MAX	5.5	5.5
t _{PLH}				5.3	5.5
t _{PZH}	OEBA	A	MAX	5.1	5.2
t _{PZH}				5.4	5.2
t _{PZL}	OEAB	B	MAX	6.1	5.7
t _{PZL}				5.7	5.7
t _{PZH}	OEBA	A	MAX	6.2	4.4
t _{PZH}				5.4	4.4
t _{PZL}	OEAB	B	MAX	5.4	4.8
t _{PZL}				5.2	4.8

UNIT fmax : MHz other : ns

162721

3.3-V 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS

- SN74ALVCH162721: Output Ports Have Equivalent 26- Ω Series Resistors

Logic Diagram**FUNCTION TABLE**
(each flip-flop)

INPUTS				OUTPUT
OE	CLKEN	CLK	D	Q
L	H	X	X	Q ₀
L	L	↑	H	L
L	L	↑	L	H
L	L	L or H	X	Q ₀
H	X	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I _{CC}	MAX	0.04	mA
I _{OH}	MAX	-12	mA
I _{OL}	MAX	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
f _{max}			MIN	150
t _w Pulse duration	CLK high or low		MIN	3.3
t _{su} Setup time	Data before CLK * CLKEN before CLK *		MIN	3.1
t _h Hold time	Data after CLK * CLKEN after CLK *		MIN	2.7
t _{PLH}	CLK	Q	MAX	5.3
t _{PHL}				5.3
t _{PZH}	OE	Q	MAX	5.8
t _{PZL}				5.8
t _{PHZ}	OE	Q	MAX	5
t _{PZ}				5

UNIT f_{max} : MHz other : ns

162820

3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS AND 3-STATE OUTPUTS

- SN74ALVCH162820: Output Ports Have Equivalent 26- Ω Series Resistors



FUNCTION TABLE
(each flip flop)

INPUT	OUTPUT		
\overline{OE}_n	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q_0
H	X	X	Z

$n = 1, 2$

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I_{CC}	MAX	0.04	mA
I_{OH}	MAX	-12	mA
I_{OL}	MAX	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
t_{max}			MIN	150
t_w Pulse duration	CLK high or low		MIN	3.3
t_{hs} Setup time	Data before CLK *		MIN	1.4
t_h Hold time	Data after CLK *		MIN	1
t_{PLH}			MAX	5.4
t_{PHL}	CLK	Q	MAX	5.4
t_{PZH}			MAX	5.6
t_{PZL}	\overline{OE}	Q	MAX	5.6
t_{PHZ}			MAX	5
t_{PLZ}	\overline{OE}	Q	MAX	5

UNIT f_{max} : MHz other : ns

18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

- SN74ABT162823A: Output Ports Have Equivalent 25Ω Series Resistors

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT
OE	CLR	CLENK	CLK	Q
L	L	X	X	L
L	H	L	↑	H
L	H	L	L	L
L	H	L	X	Q_0
L	H	H	X	Q_0
H	X	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	UNIT
I_{CC}	MAX	80	mA
I_{OH}	MAX	-12	mA
I_{OL}	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
t_{max}			MIN	150
t_w Pulse duration	CLR low		MIN	3.3
	CLK high or low		MIN	3.3
	CLR inactive		MIN	1.6
t_{su} Setup time	Data before CLK *		MIN	2
	CLKEN low before CLK *		MIN	2.8
t_h Hold time	Data after CLK *		MIN	1.2
	CLKEN low after CLK *		MIN	0.6
t_{PLH}	CLK	Q	MAX	7.5
t_{PHL}			MAX	6.7
t_{PIL}	CLR	Q	MAX	7
t_{PZH}	OE	Q	MAX	5.9
t_{PZL}			MAX	7
t_{PLZ}	OE	Q	MAX	6.6
			MAX	9



UNIT fmax : MHz other : ns

162825

18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

- SN74ABT162825: Output Ports Have Equivalent 25- Ω Series Resistors

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	UNIT
I _{CC}	MAX	32	mA
I _{OH}	MAX	-12	mA
I _{OL}	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT
I _{PLH}	A	Y	MAX	3.9
I _{PHL}				4.7
I _{PZH}	OE	Y	MAX	6.9
I _{PZL}				6.3
I _{PHZ}	OE	Y	MAX	6.6
I _{PZL}				6.3



UNIT: ns

162827

20-BIT BUS BUFERS/DRIVERS WITH 3-STATE OUTPUTS

- SN74ABT162827A: Output Ports Have Equivalent 25- Ω Series Resistors
- SN74ALVTH162827: Output Ports Have Equivalent 30- Ω Series Resistors
- SN74ALVCH162827: Output Ports Have Equivalent 26- Ω Series Resistors

Logic Diagram



FUNCTION TABLE

(each flip flop)

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

[†]n = 1,2

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ALVTH 3V	ALVCH 3V	UNIT
I _{CC}	MAX	32	5.5	0.04	mA
I _{OH}	MAX	-12	-12	-12	mA
I _{OL}	MAX	12	12	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ALVTH 3V	ALVCH 3V
t _{PLH}	A	Y	MAX	3.9	3.9	3.8
t _{PHL}				4.7	3.7	3.8
t _{PZH}	OE	Y	MAX	6.9	5.6	5.1
t _{PZL}				6.3	4.1	5.1
t _{PHZ}	OE	Y	MAX	6.6	6.3	4.7
t _{PZL}				6.3	5.1	4.7


UNIT: ns

162830

1-BIT TO 2-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS

- SN74ALVCH162830, SN74ALVCHS162830: Output Ports Have Equivalent 26- Ω Series Resistors

Logic Diagram

**FUNCTION TABLE**

INPUTS			OUTPUTS	
OE1	OE2	A	1Yn	2Yn
L	H	H	H	Z
L	H	L	L	Z
H	L	H	Z	H
H	L	L	Z	L
L	L	H	H	H
L	L	L	L	L
H	H	X	Z	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	ALVCHS 3V	UNIT
I _{CC}	MAX	0.04	0.04	mA
I _{OH}	MAX	-12	-12	mA
I _{OL}	MAX	12	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V	ALVCHS 3V
t _{PLH}	A	Y	MAX	3.5	3.5
t _{PHL}				3.5	3.5
t _{PZH}	OE	Y	MAX	4.8	4.8
t _{PZL}				4.8	4.8
t _{PHZ}	OE	Y	MAX	5.2	5.2
t _{PZL}				5.2	5.2


UNIT: ns

162831

1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS

- SN74ALVC162831, SN74ALVCH162831: Output Ports Have Equivalent 26- Ω Series Resistors

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT
OE	SEL	CLK	A	Y
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	↑	L	L
L	L	↑	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVC 3V	ALVCH 3V	UNIT
I _{CC}	MAX	0.04	0.04	mA
I _{OH}	MAX	-12	-12	mA
I _{OL}	MAX	12	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVC 3V	ALVCH 3V
f _{max}			MIN	150	150
t _w Pulse duration	CLK high or low		MIN	3.3	3.3
t _{su} Setup time	A data before CLK *		MIN	1.6	1.6
t _h Hold time	A data after CLK *		MIN	1.1	1.1
t _{PLH}	A	Y	MAX	4.3	4.3
t _{PHL}				4.3	4.3
t _{PLH}	CLK	Y	MAX	4.7	4.7
t _{PHL}				4.7	4.7
t _{PLH}	SEL	Y	MAX	4.8	4.8
t _{PHL}				4.8	4.8
t _{PHZ}	OE	Y	MAX	5.1	5.1
t _{PZL}				5.1	5.1
t _{PHZ}	OE	Y	MAX	5.1	5.1
t _{PZL}				5.1	5.1

UNIT f_{max} : MHz other : ns

1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS

- SN74ALVCH162832: Output Ports Have Equivalent 26- Ω Series Resistors

Logic Diagram



To Six Other Channels

FUNCTION TABLE

INPUTS				OUTPUT Y
OE	SEL	CLK	A	Z
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	↑	L	L
L	L	↑	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVCH 3V	UNIT
I_{CC}	MAX	0.04	mA
I_{OH}	MAX	-12	mA
I_{OL}	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVCH 3V
t_{max}			MIN	150
t_w Pulse duration	CLK high or low		MIN	3.3
t_{su} Setup time	A data before CLK *		MIN	1.6
t_h Hold time	A data after CLK *		MIN	1.1
t_{PHL}	A	Y	MAX	4.3
t_{PHL}				4.3
t_{PHL}	CLK	Y	MAX	4.7
t_{PHL}				4.7
t_{PHL}	\overline{SEL}	Y	MAX	4.8
t_{PHL}				4.8
t_{PZH}		Y	MAX	5.1
t_{PZH}				5.1
t_{PHZ}	\overline{OE}	Y	MAX	5.1
t_{PHZ}				5.1


UNIT: f_{max} : MHz other: ns

162834

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

- SN74ALVC162834: Outputs Have Equivalent 26- Ω Series Resistors

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT
OE	LE	CLK	A	Y
H	X	X	X	Z
L	L	X	L	L
L	L	X	H	H
L	H	↑	L	L
L	H	↑	H	H
L	H	H	X	Y _{0†}
L	H	L	X	Y _{0‡}

† Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes high.

‡ Output level before the indicated steady-state input conditions were established.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVC 3V	UNIT
I _{CC}	MAX	0.04	mA
I _{OH}	MAX	-12	mA
I _{OL}	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVC 3V
f _{max}			MIN	150
t _w Pulse duration	LE low		MIN	3.3
	CLK high or low		MIN	3.3
t _{su} Setup time	Data before CLK *		MIN	1.7
	Data before LE *, CLK high		MIN	1.9
	Data before LE *, CLK low		MIN	1.5
t _h Hold time	A data after CLK *		MIN	0.7
	Data after LE *, CLK high		MIN	0.9
	Data after LE *, CLK low		MIN	0.9
t _{PLH}	A	Y	MAX	4.2
t _{PHL}				4.2
t _{PLH}	LE	Y	MAX	5.8
t _{PHL}				5.8
t _{PLH}	CLK	Y	MAX	5.4
t _{PHL}				5.4
t _{PZH}	OE	Y	MAX	5.9
t _{PZL}				5.9
t _{PHZ}	OE	Y	MAX	5
t _{PZL}				5


UNIT f_{max}: MHz other: ns

162835

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

- SN74ALVC162835, SN74ALVCH162835: Output Port Has Equivalent 26- Ω Series Resistors

Logic Diagram



FUNCTION TABLE

INPUTS				OUTPUT
OE	LE	CLK	A	
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	↑	L	L
L	L	↑	H	H
L	L	L or H	X	Y _{0†}

† Output level before the indicated steady-state input conditions were established

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVC 3V	ALVCH 3V	UNIT
I _{CC}	MAX	0.04	0.04	mA
I _{OH}	MAX	-12	-12	mA
I _{OL}	MAX	12	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVC 3V	ALVCH 3V
t _{max}			MIN	150	150
t _w	Pulse duration	LE low CLK high or low	MIN	3.3	3.3
t _{au}	Setup time	Data before CLK ↑	MIN	1.7	1.7
		Data before LE ↑, CLK high	MIN	1.5	1.5
		Data before LE ↑, CLK low	MIN	1	1
t _h	Hold time	A data after CLK ↑	MIN	0.7	0.7
		Data after LE ↑, CLK high	MIN	1.4	1.4
		Data after LE ↑, CLK low	MIN	1.4	1.4
t _{PLH}	A	Y	MAX	4.2	4.2
t _{PHL}				4.2	4.2
t _{PLH}	LE	Y	MAX	5.1	5.1
t _{PHL}				5.1	5.1
t _{PLH}	CLK	Y	MAX	5.4	5.4
t _{PHL}				5.4	5.4
t _{PZH}	OE	Y	MAX	5.5	5.5
t _{PZL}				5.5	5.5
t _{PHZ}	OE	Y	MAX	4.5	4.5
t _{PZL}				4.5	4.5


UNIT f_{max} : MHz other : ns

162836

20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

- SN74ALVC162836, SN74ALVCH162836: Output Port Has Equivalent 26- Ω Series Resistors

Logic Diagram



FUNCTION TABLE

INPUTS	OUTPUT			
OE	LE	CLK	A	Y
H	X	X	X	Z
L	L	X	L	L
L	L	X	H	H
L	H	+	L	L
L	H	+	H	H
L	H	L or H	X	Y _{0†}

† Output level before the indicated steady-state input conditions were established

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALVC 3V	ALVCH 3V	UNIT
I _{CC}	MAX	0.04	0.04	mA
I _{OH}	MAX	-12	-12	mA
I _{OL}	MAX	12	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALVC 3V	ALVCH 3V
f _{max}			MIN	150	150
t _w Pulse duration	LE low		MIN	3.3	3.3
	CLK high or low		MIN	3.3	3.3
t _{su} Setup time	Data before CLK •		MIN	1.5	1.5
	Data before LE •, CLK high		MIN	1.3	1.3
	Data before LE •, CLK low		MIN	1.2	1.2
t _h Hold time	A data after CLK •		MIN	0.9	0.9
	Data after LE •, CLK high		MIN	1.1	1.1
	Data after LE •, CLK low		MIN	1.1	1.1
t _{PLH}	A	Y	MAX	4	4
t _{PHL}				4	4
t _{PLH}	LE	Y	MAX	5.1	5.1
t _{PHL}				5.1	5.1
t _{PLH}	CLK	Y	MAX	5	5
t _{PHL}				5	5
t _{PZH}	OE	Y	MAX	5.5	5.5
t _{PZL}				5.5	5.5
t _{PHZ}	OE	Y	MAX	5.1	5.1
t _{PZL}				5.1	5.1

UNIT f_{max} : MHz other : ns

162841



20-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

- SN74ABT162841: Output Ports Have Equivalent 25- Ω Series Resistors
- SN74ALVCH162841: Output Ports Have Equivalent 26- Ω Series Resistors

FUNCTION TABLE
(each 10-bit latch)

INPUTS	OUTPUT Q		
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ABT	ALVCH 3V	UNIT
I_{CC}	MAX	89	0.04	mA
I_{OH}	MAX	-12	-12	mA
I_{OL}	MAX	12	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ABT	ALVCH 3V
t_{tr} Pulse duration	LE high or low		MIN	4	3.3
t_{SU} Setup time	Data before LE ,		MIN	0.8	1.1
t_h Hold time	Data after LE ,		MIN	1.8	1.1
t_{PLH}	D	Q	MAX	5.2	4.3
t_{PHL}				6	4.3
t_{PLH}	LE	Q	MAX	5.4	4.7
t_{PHL}				5.8	4.7
t_{PZH}	\overline{OE}	Q	MAX	5.7	5.3
t_{PZL}				6.5	5.3
t_{PHZ}	\overline{OE}	Q	MAX	6.5	4.4
t_{PLZ}				7.1	4.4

UNIT: ns

164245

16-BIT TRANSCEIVER AND 3.3-V TO 5-V SHIFTER WITH 3-STATE OUTPUTS

- SN74ALVC164245:


A port has V_{CCA} , which is set to operate at 2.5 V and 3.3 V

B port has V_{CCB} , which is set to operate at 3.3 V and 5 V

- SN74AVCB164245, SN74AVCBH164245:

The A-port is designed to track V_{CCA} . V_{CCA} accepts any supply voltage from 1.4 V to 3.6 V

The B-port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 1.4 V to 3.6 V



FUNCTION TABLE
(each 8-bit section)

INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX OR MIN	ALVC		AVCB		UNIT
		ALVC	AVCB	AVCB	AVCB	
I _{CC} (5V)	MAX	0.04	-	-	-	mA
I _{CC} (3V)	MAX	0.02	0.04	0.04	0.04	mA
I _{OH} (5V)	MAX	-24	-	-	-	mA
I _{OL} (5V)	MAX	24	-	-	-	mA
I _{OH} (2.3V)	MAX	-12	-8	-8	-8	mA
I _{OL} (2.3V)	MAX	12	8	8	8	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX OR MIN	ALVC		AVCB		AVCBH	
				V _{CCB} : 3V V _{CCA} : 2.3V	V _{CCB} : 5V V _{CCA} : 3V	V _{CCB} : 3V V _{CCA} : 2.3V			
I _{PLH}	A	B	MAX	7.6	5.8	3.4	3.4	3.4	
				7.6	5.8	3.4	3.4		
I _{PHL}	B	A	MAX	7.6	5.8	3.7	3.7	3.7	
				7.6	5.8	3.7	3.7		
I _{PZL}	\overline{OE}	B	MAX	11.5	8.9	5.1	5.1	5.1	
				11.5	8.9	5.1	5.1		
I _{PZH}	\overline{OE}	A	MAX	12.3	9.1	4.2	4.2	4.2	
				12.3	9.1	4.2	4.2		
I _{PZL}	\overline{OE}	B	MAX	10.5	9.5	3.3	3.3	3.3	
				10.5	9.5	3.3	3.3		
I _{PZH}	\overline{OE}	A	MAX	9.3	8.6	3	3	3	
				9.3	8.6	3	3		


UNIT: ns

OBSOLETE or NOT RECOMMENDED NEW DESIGNS

3.3-V ABT 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP

- Output Ports Have Equivalent 22Ω Series Resistors

Logic Diagram

FUNCTION TABLE
(each 8bit flip-flop)

INPUTS			OUTPUT
\overline{OE}	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	H or L	X	Q_0
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LVTH 3V	UNIT
I_{CC}	MAX	10	mA
I_{OH}	MAX	-12	mA
I_{OL}	MAX	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V
f_{max}				160
t_{w}	Pulse duration, CLK high or low		MIN	3
t_{su}	Setup time Data before CLK , data high		MIN	1.8
	Data before CLK , data low		MIN	1.8
t_h	Hold time Data after CLK , data high		MIN	0.8
	Data after CLK , data low		MIN	0.8
t_{PLH}	CLK	Q	MAX	5.3
t_{PHL}				4.9
t_{PZH}	\overline{OE}	Q	MAX	5.6
t_{PZL}				4.9
t_{PHZ}	\overline{OE}	Q	MAX	5.4
t_{PLZ}				5

UNIT fmax : MHz other : ns

TI Worldwide Technical Support

Internet

TI Semiconductor Product Information Center

Home Page

support.ti.com

TI Semiconductor KnowledgeBase Home Page

support.ti.com/sc/knowledgebase

Product Information Centers

Americas

Phone	+1(972) 644-5580
Fax	+1(972) 927-6377
Internet/Email	support.ti.com/sc/pic/americas.htm

Europe, Middle East, and Africa

Phone	
Belgium (English)	+32 (0) 27 45 55 32
Finland (English)	+358 (0) 9 25173948
France	+33 (0) 1 30 70 11 64
Germany	+49 (0) 8161 80 33 11
Israel (English)	1800 949 0107
Italy	800 79 11 37
Netherlands (English)	+31 (0) 546 87 95 45
Spain	+34 902 35 40 28
Sweden (English)	+46 (0) 8587 555 22
United Kingdom	+44 (0) 1604 66 33 99
Fax	+49 (0) 8161 80 2045
Email	epic@ti.com
Internet	support.ti.com/sc/pic/euro.htm

Japan

Fax	
International	+81-3-3344-5317
Domestic	0120-81-0036
Internet/Email	
International	support.ti.com/sc/pic/japan.htm
Domestic	www.tij.co.jp/pic

Asia

Phone	
International	+886-2-23786800
Domestic	<u>Toll-Free Number</u>
Australia	1-800-999-084
China	108-00-886-0015
Hong Kong	800-96-5941
Indonesia	001-803-8861-1006
Korea	080-551-2804
Malaysia	1-800-80-3973
New Zealand	0800-446-934
Philippines	1-800-765-7404
Singapore	800-886-1028
Taiwan	0800-006800
Thailand	001-800-886-0010
Fax	886-2-2378-6808
Email	tiasia@ti.com
Internet	support.ti.com/sc/pic/asia.htm

A070802



