

# Tarek Eldeeb

R&D MANAGER · FPGA EXPERT

6 October City, Giza, Egypt

☎ (+20) 100-147-2345 | ✉ tarekeldeeb@msn.com | 📱 tarekeldeeb | 🌐 tarekeldeeb



Scan to Update

“Servant leader, lecturer, creative geek with roots in electronics engineering, and an entrepreneurial mindset.”

## Education

### Executive Masters of Business Administration

Nile University

GRADUATED WITH GPA 3.78 (48 CREDIT HOURS)

2018 - 2020

- The EMBA program is designed in collaboration with IESE Business School, University of Navarra, Spain.

### B.Sc. in Electronics and Communications Engineering

Cairo University

GRADUATED WITH GRADE GOOD

2001 - 2006

- Graduation project was graded Excellent. On the IEEE's annual EED event, the project was awarded as 'Best Project'.
- Passed several post-graduate classes including: Advanced Computer Networks, Computer Architecture, Computer Arithmetic, and Advanced Mathematics.

## Skills

<b>Management</b>	Business development, Budgeting, Agile Project Management, Visionary Leadership
<b>Electronics</b>	VHDL/Verilog, AXI-based SoC, Xilinx flows, Microblaze, MGC Questa, PCB
<b>Programming</b>	ANSI C, RTOS, Linux drivers, Java, Matlab, Tensorflow, Bash, TCL, CI/CD, Git
<b>Languages</b>	Arabic, English

## Experience

### FPGA Expert

Valeo

A BUSINESS GROUP LEVEL SECONDARY TITLE

Apr. 2019 - Current

- Provides consultations and training to several product lines.
- Architect, Lead engineer and product owner of Valeo's internal SW validation Hardware In then Loop 'HIL' Test bench.

### Senior SW R&D Manager

Valeo

COMFORT & DRIVING ASSISTANCE BUSINESS GROUP

Oct. 2016 - Current

- Put the strategy for Valeo's SW validation test bench, securing funds, and aligning plans execution across different sites.
- Conduct a frequent analysis exercise to assess our rivals, enhance our quality and secure the supply chain.
- Lead and manage a test bench service-line serving 700 engineer worldwide.
- Parallel Agile Projects Management, do resource planning and enhance customer satisfaction.
- Successfully deliver HIL test benches to 50+ projects at 6 R&D sites and 3 production sites.

### Senior Team Lead

Valeo

COMFORT & DRIVING ASSISTANCE BUSINESS GROUP

July. 2013 - Sep. 2016

- Implement HD video streams, high-performance ultrasonic sensors simulation, Ethernet, Flexray and CAN bus communication using FPGA IPs in VHDL/Verilog
- Design test boards; PCB schematics design and layout
- Develop and maintain an RT kernel with firmware and drivers, in addition to a Java-based Test-Automation Environment
- Enable Automotive SW Validation for automatic self-parking cars, Laser Radars, Video surround views and many advanced driver assistance systems

### Cofounder and Digital Design Engineer

SilMinds

A 6-YEAR STARTUP JOURNEY

May 2007 - Jun. 2013

- Design and implement decimal floating-point arithmetic IP cores comforting the IEEE754-2008 standard [🔗](#).
- VHDL implementation, data path optimization, static timing analysis, FPGA tailoring, and writing automation scripts for EDA tools.
- Consultant at two VLSI companies (Si-Vision [🔗](#) and VarkonSemi [🔗](#)) to develop a configurable dynamic testing environment for their next generation chips using FPGAs.

## Testing Lab Engineer

WiFi DATA LINK LAYER CONTROLLER

SysDSoft

Aug 2006 - May 2007








- Executed test scripts to automate hardware-in-loop validation for our wireless 802.11 a/b/g/q chips.
- SysDSoft was acquired by Intel (2011) [↗](#), then sold to Apple (2019) [↗](#).

## Publications

2018	<b>Research Article</b> , “Dynamic Code Loading to a Bare-metal Embedded Target”	<a href="#">ICSIE, Cairo</a>
2014	<b>Patent</b> , “Decimal Floating-Point Fused-Multiply-Add Unit”	<a href="#">USPTO, US</a>
2014	<b>Patent</b> , “Decimal Floating-Point Square-Root Unit Using Newton-Raphson iterations”	<a href="#">USPTO, US</a>
2014	<b>Patent</b> , “Rounding Unit for Decimal Floating-Point Division”	<a href="#">USPTO, US</a>
2014	<b>Patent</b> , “Parallel Redundant Decimal Fused-Multiply-Add Circuit”	<a href="#">USPTO, US</a>
2014	<b>Patent</b> , “Decimal Elementary Functions Computation”	<a href="#">USPTO, US</a>
2012	<b>Patent</b> , “DPD/BCD To BID Converters”	<a href="#">USPTO, US</a>
2012	<b>Patent</b> , “Decimal Floating-Point Processor”	<a href="#">USPTO, US</a>
2011	<b>Book Chapter</b> , “Massively Parallelized DNA Motif Search on FPGA”	<a href="#">IntechOpen, UK</a>
2010	<b>Research Article</b> , “Decimal Floating Point for future processors”	<a href="#">ICM, Cairo</a>
2010	<b>Research Article</b> , “Algorithm and architecture for on-line decimal powering computation”	<a href="#">ASILOMAR, CA, US</a>
2010	<b>Research Article</b> , “A Decimal Floating-point Fused-Multiply-Add Unit”	<a href="#">MWSCAS, WA, US</a>
2009	<b>Research Article</b> , “Energy and Delay Improvement via Decimal Floating Point Units”	<a href="#">Comp. Arith., OR, US</a>
2008	<b>Research Article</b> , “A decimal fully parallel and pipelined floating point multiplier”	<a href="#">ASILOMAR, CA, US</a>

According to Google Scholar Profile [↗](#), there are 146 citation to my work.

## Training

2020	<b>Managing Remotely</b> , Impact Learning and Development	<a href="#">Certificate</a> 
2019	<b>Certified KPI Professional</b> , KPI Institute	<a href="#">Certificate</a> 
2018	<b>Deep Learning Specialization</b> , DeepLearning.ai (coursera)	<a href="#">Certificate</a> <a href="#">↗</a>
2018	<b>Develop Collaborative Management - Hofstede Model Approach</b> , Hostede Insights	<a href="#">Certificate</a> 
2017	<b>Leadership Program</b> , Redrock International	<a href="#">Certificate</a> 
2017	<b>Linux Kernel Driver Programming with Embedded Devices</b> , Udemy	<a href="#">Certificate</a> <a href="#">↗</a>
2014	<b>Advanced Time Management</b> , Brilliance Business School	<a href="#">Certificate</a> 
2013	<b>Train the Trainer</b> , Brilliance Business School	<a href="#">Certificate</a> 
2010	<b>Agile Project Management</b> , The International Consortium for Agile	<a href="#">Certificate</a> 
2009	<b>Project Management Program</b> , RS Management Consulting House	—