

# Tarek Eldeeb

R&D MANAGER · FPGA EXPERT

6 October City, Giza, Egypt

☎ (+20) 100-147-2345 | ✉ tarekeldeeb@msn.com | 📱 tarekeldeeb | 🌐 tarekeldeeb



Scan to Update

“Servant leader, lecturer, creative geek with roots in electronics engineering, and an entrepreneurial mindset.”

## Education

### Executive Masters of Business Administration

Nile University

GRADUATED WITH GPA 3.78 (48 CREDIT HOURS)

2018 - 2020

- The EMBA program is designed in collaboration with IESE Business School, University of Navarra, Spain.

### B.Sc. in Electronics and Communications Engineering

Cairo University

GRADUATED WITH GRADE GOOD

2001 - 2006

- Graduation project was graded Excellent. On the IEEE's annual EED event, the project was awarded as 'Best Project'.
- Passed several post-graduate classes including: Advanced Computer Networks, Computer Architecture, Computer Arithmetic, and Advanced Mathematics.

## Skills

**Management** Business development, Budgeting, Agile Project Management, Visionary Leadership

**Electronics** VHDL/Verilog, AXI-based SoC, Xilinx flows, Microblaze, MGC Questa, PCB

**Programming** ANSI C, RTOS, Linux drivers, Java, Matlab, Tensorflow, Bash, TCL, CI/CD, Git

**Languages** Arabic, English

## Experience

### Chief Technical Officer

Techno-Welle

CO-FOUNDER PARTNER

Jan. 2024 - Current

- Drive business growth wave.
- Team technical building.

### Technical Product Manager

Valeo

ENGINEERING EXCELLENCE

Sep. 2023 - Dec 2023

- SAFe® Product manager for Valeo's private HIL cloud product. This is a group-wide standard product directly monitored by the CTO.
- Realize business needs into practical technical solutions. This covers DevOps, Cloud Apps, IoT, and Cyber security technologies.
- Drive Product Increment Events and manage the project backlog.

### Senior SW R&D Manager

Valeo

COMFORT & DRIVING ASSISTANCE BUSINESS GROUP

Oct. 2016 - Aug. 2023

- Put the strategy for Valeo's SW validation test bench, securing funds, and aligning plans execution across different sites.
- Conduct a frequent analysis exercise to assess our rivals, enhance our quality and secure the supply chain.
- Lead and manage a test bench service-line serving 700 engineer worldwide.
- Parallel Agile Projects Management, do resource planning and enhance customer satisfaction.
- Successfully deliver HIL test benches to 50+ projects at 6 R&D sites and 3 production sites.

### FPGA Expert

Valeo

A BUSINESS GROUP LEVEL SECONDARY TITLE

Apr. 2019 - Dec. 2023

- Architect, Lead engineer and product owner of Valeo's internal SW validation Hardware In then Loop 'HIL' Test bench.
- Support Valeo's first ASIC design project.
- Valeo University relations: FPGA Class Lecturer and owner at ITI 📄, during 2019-2023.
- Provides consultations and training to several product lines and R&D sites.

## Senior SW Team Lead

Valeo

COMFORT & DRIVING ASSISTANCE BUSINESS GROUP

July. 2013 - Sep. 2016

- Implement HD video streams, high-performance ultrasonic sensors simulation, Ethernet, Flexray and CAN bus communication using FPGA IPs in VHDL/Verilog
- Design test boards; PCB schematics design and layout
- Develop and maintain an RT kernel with firmware and drivers, in addition to a Java-based Test-Automation Environment
- Enable Automotive SW Validation for automatic self-parking cars, Laser Radars, Video surround views and many advanced driver assistance systems

## Cofounder and Digital Design Engineer

SilMinds

A 6-YEAR STARTUP JOURNEY

May 2007 - Jun. 2013

- Design and implement decimal floating-point arithmetic IP cores comforting the IEEE754-2008 standard [🔗](#).
- VHDL implementation, data path optimization, static timing analysis, FPGA tailoring, and writing automation scripts for EDA tools.
- Consultant at two VLSI companies (Si-Vision [🔗](#) and VarkonSemi [🔗](#)) to develop a configurable dynamic testing environment for their next generation chips using FPGAs.

## Testing Lab Engineer

SysDSOft

WiFi DATA LINK LAYER CONTROLLER

Aug 2006 - May 2007

- Executed test scripts to automate hardware-in-loop validation for our wireless 802.11 a/b/g/q chips.
- SysDSOft was acquired by Intel (2011) [🔗](#), then sold to Apple (2019) [🔗](#).

## Publications

2022	<b>Research Paper</b> , “On-line Hybrid Perceptual and Cryptographic Image Hashing System”	ISEEIE, Thai
2018	<b>Research Paper</b> , “Dynamic Code Loading to a Bare-metal Embedded Target”	ICSIE, Cairo
2014	<b>Patent</b> , “Decimal Floating-Point Fused-Multiply-Add Unit”	USPTO, US
2014	<b>Patent</b> , “Decimal Floating-Point Square-Root Unit Using Newton-Raphson iterations”	USPTO, US
2014	<b>Patent</b> , “Rounding Unit for Decimal Floating-Point Division”	USPTO, US
2014	<b>Patent</b> , “Parallel Redundant Decimal Fused-Multiply-Add Circuit”	USPTO, US
2014	<b>Patent</b> , “Decimal Elementary Functions Computation”	USPTO, US
2012	<b>Patent</b> , “DPD/BCD To BID Converters”	USPTO, US
2012	<b>Patent</b> , “Decimal Floating-Point Processor”	USPTO, US
2011	<b>Book Chapter</b> , “Massively Parallelized DNA Motif Search on FPGA”	IntechOpen, UK
2010	<b>Research Paper</b> , “Decimal Floating Point for future processors ”	ICM, Cairo
2010	<b>Research Paper</b> , “Algorithm and architecture for on-line decimal powering computation”	ASILOMAR, CA, US
2010	<b>Research Paper</b> , “A Decimal Floating-point Fused-Multiply-Add Unit”	MWSCAS, WA, US
2009	<b>Research Paper</b> , “Energy and Delay Improvement via Decimal Floating Point Units”	Comp. Arith., OR, US
2008	<b>Research Paper</b> , “A decimal fully parallel and pipelined floating point multiplier”	ASILOMAR, CA, US

According to Google Scholar Profile [🔗](#), there are 150 citation to my work.

## Training

2022	<b>Change Management</b> , Logic Training	Certificate <a href="#">📄</a>
2021	<b>Embedded Linux</b> , Linux Hotel	Certificate <a href="#">📄</a>
2020	<b>Managing Remotely</b> , Impact Learning and Development	Certificate <a href="#">📄</a>
2019	<b>Certified KPI Professional</b> , KPI Institute	Certificate <a href="#">📄</a>
2018	<b>Deep Learning Specialization</b> , DeepLearning.ai (coursera)	Certificate <a href="#">🔗</a>
2018	<b>Develop Collaborative Management - Hofstede Model Approach</b> , Hostede Insights	Certificate <a href="#">📄</a>
2017	<b>Leadership Program</b> , Redrock International	Certificate <a href="#">📄</a>
2017	<b>Linux Kernel Driver Programming with Embedded Devices</b> , Udemy	Certificate <a href="#">🔗</a>
2014	<b>Advanced Time Management</b> , Brilliance Business School	Certificate <a href="#">📄</a>
2013	<b>Train the Trainer</b> , Brilliance Business School	Certificate <a href="#">📄</a>
2010	<b>Agile Project Management</b> , The International Consortium for Agile	Certificate <a href="#">📄</a>
2009	<b>Project Management Program</b> , RS Management Consulting House	—

All references are embedded in this PDF file, please click [📄](#) or [🔗](#) above.