
# LAB 2 HOME ASSIGNMENT




- FPGA-based Image processing:
- 1. Send/receive images via UART
- 2. Color-to-Gray (C2G) conversion
- 3. Save Gray image in BRAM
- 4. Check correct image dimension
- 5. Edge detection via image convolution







# Communication loopback (I)



# Communication loopback (II)



## Communication loopback (III)



#### Color-to-Gray (I)

#### AXIS (VTDL)

C2G

AXIS (VTDL)

px 3	px 2	px 1	px 0
R	R	R	R
В	В	В	В

TDATA: BGR BGR BGR TLAST: 100 000 000 000

$$g = (R + G + B)/3$$

#### E.g.:


- 5 + 5 + 5 => 5
- 127 + 127 + 127 => 127
- 1 + 2 + 1 => 1 or 2 (\*)

	px 3	px z	bx 1	. px (
	g	g	g	g
TDATA: TLAST:	g 1	g 0	g 0	g O


(\*): implement the "/3" as a submodule of C2G and work with integer/unsigned and approximation; explain your decisions.

NB: use the smallest possible buffering!


## Color-to-Gray (II)



# BRAM Writer (I)




#### BRAM Writer (II)






Optionally write yourself a VHDL tesbench to simulate the BRAM writer and/or use an ILA.








## Convolution (II)



#### Convolution (III)




Use zero if the convolution matrix has cells without pixels


Cells of convolution matrix are signed(7 downto 0) Pixels of grey image are unsigned(7 downto 0)

#### Attention:

- The 9 Cell-to-cell products are signed
- The sum of the 9 cell-to-cell product is signed
- Resize the result of the convolution as unsigned(7 downto 0) as follow:
  - If conv < 0 => is 0
  - If conv > 128 => is 127



# LED Blinking



#### Delivery

- Communication loopback (UART + Pack + Depack)
- Replace the encypted modules with yours in the final project
- 3. If you write TestBench please provide it to us.
- 4. Default parameters are specified in the project/VHDL templates
- 5. Compile the final project with default parameters
- 6. Archive the full projects (from Vivado) for delivery

#### File List

- 1. DESD-LAB2-ENCRYPTED.xpr.zip, encrypted project
- 2. design\_1\_wrapper.bit/ltx bitstream and waveform ILA
- 3. DESD-LAB2-Template.srcs.zip, VHDL templates
- 4. test.py, send image via UART using python
- 5. LAB2-Test, test.py compiled for Linux OS
- 6. LAB2-Test.exe, test.py compiled for Windows OS
- 7. test1.png and test2.png images

WARNING: When execute the provided programs ensure that test1.png and test2.png images are in the same folder of the executable.



## Correction Rules

2 pt 2 pt

•	Led Blinking,	1 pt
•	Depack,	2 pt
	Pack,	2 pt
	Color-to-Gray,	2 pt

BRAM writer,

Convolution,