





LAB3 OVERVIEW



Topics

SPI module interfacing, audio source sampling, I2S "Implementation", Encoder/Decoder, Signal Manipulation






Home assignment


At the beginning of LAB3, we will give each one of you a Digilent Pmod Joystick SPI module and Digilent Pmod I2S2 module.

This can be connected to your Basys3 board through the Pmod connectors.




Home assignment Goal

The objective of LAB3 home assignment is to build a “Digital Audio Console” by using the Pmod_I2S2, Pmod_JSTK2 modules and IP-Cores







Digilent Pmod JSTK2 components





How to connect the Joystick

Connect the Joystick with the provided cable to “JA”, top row, paying attention to the VCC and GND position.





JSTK2 interfacing

The Digilent Pmod JSTK2 module protocol is fully described in its [reference manual](#).

In short, it uses the SPI protocol to receive “commands” and send back the “readings” of the Joystick position and the buttons state.


See slides/recording from March 26th



Home assignment Goal #1

You will have to build 1 module:


“digilent_jstk2”, to “talk” to the module and expose its “state” (jstk_x, jstk_y, jstk_btn, trigger_btn) and “controls” (led_r, led_g, led_b) as std_logic or std_logic_vector.





Check Goal #1


To test your diligent_jstk2 interface you can use this jstk_uart_bridge (provided), to send and receive those values to the UART IP-Core and see them via a serial terminal.





Check Goal #1

You need to send a 4-byte Packet from the serial terminal composed as follows:




You'll receive back (if everything works fine) packets like this:





Check Goal #1

At the end, your test project should have this structure:





The diagram illustrates the system architecture for the Digilent JSTK2, showing the interconnections between various hardware blocks:

- Reset and Clocking:**
 - reset** and **sys_clock** inputs are connected to the **clk_wiz_0** (Clocking Wizard) and **proc_sys_reset_0** (Processor System Reset) blocks.
 - clk_wiz_0** outputs **clk_out1** and **locked** signals.
 - proc_sys_reset_0** outputs **slowest_sync_clk**, **ext_reset_in**, **aux_reset_in**, **mb_debug_sys_rst**, **dcm_locked**, **mb_reset**, **bus_struct_reset[0:0]**, **peripheral_reset[0:0]**, **interconnect_aresetn[0:0]**, and **peripheral_aresetn[0:0]**.
- UART Bridges:**
 - jstk_uart_bridge_0** and **jstk_uart_bridge_v1_0** are connected to the **digilent_jstk2_0** and **digilent_jstk2_v1_0** blocks.
 - These bridges interface with the **AXI4Stream_UART_0** block.
- Digilent JSTK2 Blocks:**
 - digilent_jstk2_0** and **digilent_jstk2_v1_0** are the main JSTK2 modules, each containing an **RTL** block.
 - They receive **s_axis** (with **aclk**, **aresetn**, **jstk_x[9:0]**, **jstk_y[9:0]**, **led_r[7:0]**, **led_g[7:0]**, **led_b[7:0]**) and **m_axis** (with **led_r[7:0]**, **led_g[7:0]**, **led_b[7:0]**) signals.
 - They also have **btn_jstk** and **btn_trigger** inputs.
- AXI4-Stream UART:**
 - AXI4Stream_UART_0** is connected to the JSTK2 blocks and the **usb_uart** output.
 - It has **S00_AXIS_TX** and **M00_AXIS_RX** interfaces.
 - Inputs include **clk_uart**, **rst**, **m00_axis_rx_aclk**, **m00_axis_rx_aresetn**, **s00_axis_tx_aclk**, and **s00_axis_tx_aresetn**.
- AXI4-Stream SPI Master:**
 - axi4stream_spi_master_0** is connected to the JSTK2 blocks and the **SPI_M_0** output.
 - It has **S_AXIS** and **M_AXIS** interfaces.
 - Inputs include **aclk** and **aresetn**.

Testing: FPGA → PC

Open your serial terminal and see if you receive the expected data when you move the joystick and press the buttons:

	Received ASCII	Received HEX	Packet
	00004d90	1C 02 C0 0E 1C 02 C0 0E	1C 02 C0 0E 1C 02 C0 0E
	00004da0	1C 02 C0 0E 1C 02 C0 0E	1C 02 C0 0E 1C 02 C0 0E
	00004db0	1C 02 C0 0E 1C 02 C0 0E	1C 02 C0 0E 1C 02 C0 0E
	00004dc0	1C 02 C0 0E 1C 02 C0 0E	1C 02 C0 0E 1C 02 C0 0E
	00004dd0	1C 02 C0 0E 1C 02 C0 0E	1C 02 C0 0E 1C 02 C0 0E
	00004de0	1C 02 C0 0E 1C 02 C0 0E	1C 02 C0 0E 1C 02 C0 0E
	00004df0	1C 02 C0 0E 1C 02 C0 0E	1C 02 C0 0E 1C 02 C0 0E
	00004e00	1C 02 C0 0E 1C 02 C0 0E	1C 02 C0 0E 1C 02 C0 0E
	00004e10	1C 02 C0 0E 1C 02 C0 0E	1C 02 C0 0E 1C 02 C0 0E
	00004e20	1C 02 C0 0E 1C 02 C0 0E	1C 02 C0 0E 1C 02 C0 0E
	00004e30	1C 02 C0 0E 1C 02 C0 0E	1C 02 C0 0E 1C 02 C0 0E
	00004e40	1C 02 C0 0F 1C 02 C0 0E	1C 02 C0 0E 1C 02 C0 0E
Header		02 C0 0E	
		02 C0 0E	
		02 C0 0E	
	00004e80	10 00 C0 0F 10 00 C0 0F	10 00 C0 0F 10 00 C0 0F
	00004e90	10 00 C0 0F 10 00 C0 0F	10 00 C0 0F 10 00 C0 0F
	00004ea0	10 00 C0 0F 10 00 C0 0F	10 00 C0 0F 10 00 C0 0F
	00004eb0	10 00 C0 0F 10 00 C0 0F	10 00 C0 0F 10 00 C0 0F
	00004ec0	10 00 C0 0F 10 00 C0 0F	10 00 C0 0F 10 00 C0 0F

Buttons (both pressed)

Y-axis

X-axis



Testing: PC → FPGA

Send some data in the proper format and see if the LED changes color.


For example:

- C0 ff ff ff → white
- C0 00 00 00 → OFF
- C0 ff 00 00 → red
- C0 ff ff 00 → yellow
- C0 10 00 10 → light purple



Digilent Pmod I2S2 components

12-pin Pmod Port with
two I2S interfaces




Line OUT (24 bit D/A)

Line IN (24 bit A/D)



How to connect the I2S2 module

The provided constraints are for the JB connector (top right of the board). Also make sure that the jumper on the PmodI2S2 module is on the **SLV** position (right position).





Pmod I2S2 interfacing

The Digilent Pmod I2S2 module protocol is fully described in its [reference manual](#).

In short, it uses the I2S protocol for both receiving an input audio signal from a source (through an ADC) and sending back an audio signal by means of a DAC to any kind of “speaker”.



Audio Signal Format

- Typical sound frequency passband of the ears is between 20 and 20KHz.
(Shannon theorem \Rightarrow 44.1 Ksamples)
- For a good quality audio we choose a 24bits/channel depth.
(we consider stereo audio: L/R channels)




I2S protocol

The Inter-IC Sound (I2S) is a popular serial protocol for digital audio devices connections.

In its basic form it is composed by 4 signals:

- Master CLoCK (MCLK)
- Left/Right CLoCK (LRCLK, aka Word Select)
- Serial CLoCK (SCLK, aka Bit Clock)
- Din/Dout (for Line In/Line Out channels)






I2S IP-Core

While I2S is a simple protocol, describing it in VHDL is not immediate.

To ease your work, we will give you a “AXI4-Stream I2S2” IP-Core, similar to the SPI and UART ones.





I2S IP-Core

The provided Pmod-I2S2 IP-Core has:

- Two I2S interfaces, to be connected to the external pins of the FPGA.
- Two AXI4-Stream interfaces, to read the data from the ADC or to send the data to the DAC.
- Two clocks:
 - one for the I2S and (22.579 MHz)
 - one for the AXI4-Stream
- Two input active-low reset signals (one for each clock domain).



I2S IP-Core: 44.1 kHz Audio

The IP core needs a 22.579 MHz clock (to be connected to i2s_clk) and a 100 MHz clock (to be connected to every other clock input).

In details, for a 44.1 kHz audio sampling rate:

$MCLK = 22.579 \text{ MHz}$ (I2S Clk of the IP-Core)

$SCLK = MCLK/8$

$LRCLK = SCLK/64 = 44.1 \text{ kHz}$



Pmod-I2S2 AXI4-Stream format

The AXI4-Stream interface has an additional line called **TLAST**, which is used to determine the end of a packet.

Each packet is composed by two 24-bits words: the first one is the audio data of the left channel, the second one the audio data of the right one.


TLAST is asserted on the second word; in other words:

- TLAST = 0: left channel
- TLAST = 1: right channel





Pmod-I2S2 AXI4-Stream format

In this example, two «packets» have been transferred, first the left channel and then the right one for each one.






First step: loopback test





Back to Home assignment (1/4)



Requirements

The output audio should reproduce the input one with some “effects” applied:

- If no button is pressed, the vertical axis of the Joystick should control the volume of the output audio.
- If no button is pressed, the horizontal axis should control the audio balance.



Back to Home assignment (2/4)

- If btnU is pressed the joystick vertical axis controls the LFO period.
- If btnU is pressed, moving the joystick horizontal axis has no effect.
- Turning SW0 on enables the LFO effect.
- The 16 LEDS of the Basys3 should turn on in a number proportional to the mean of the left and right audio sample



Back to Home assignment (3/4)

- Pushing* the “trigger button” mutes or unmutes the output channel.
- Pushing* the “joystick button” enables or disables a moving average filter (depth=32).
- The LED on the PmodJSTK2 module should show the status:
muted (red), filter active (blue),
no effects (green).

* toggles the status, not just “active when pressed”



Back to Home assignment (4/4)

AXI4-
Stream SPI

AXI4-
Stream
Dual-I2S2

Pmod-
JSTK2

Edge
detector

Debouncer

LED
controller

Mute
controller

Moving
average
filter

Volume
controller


Balance
controller

LFO

LED Level
Controller



Block Design





Details: volume (1/2)


We perceive “loudness” in a logarithmic way, so the volume control should be exponential. The amplification factor should double every 2^N “joystick units” (with the center in the half of the joystick dynamic, with N as generic). $N=6$ returns good results.





Details: volume (2/2)

Be careful when multiplying: the signal must saturate at the maximum possible value (“clipping”), you must handle this manually to avoid unexpected results.





- Moving the joystick to the right decreases the left channel volume.
- Moving the joystick to the left decreases the right channel volume.





Details: mute

It is quite self explanatory



Details: moving average filter

The moving average module must be able to selectively apply a moving average filtering (of a fixed order of 32, set by generic) on the samples.

The module should filter the samples when “enable_filter” is high, and should simply pass the samples unmodified when “enable_filter” is low.



Details: LED controller


LED controller: sets the Pmod-JSTK2 LEDs to the correct colors, depending on its inputs (“mute_on” and “filter_on”)



Details: LFO

The LFO (Low Frequency Oscillator) is a triangle-shape modulation on the volume of the incoming data, with its peak at 1 (meaning we don't have a boost on the volume) and minimum at 0.

The frequency of the LFO can be speed up or slowed down by moving the **y-axis** of the Pmod-JSTK2, **if btnU** is pressed. The LFO effect is enabled with the switch **SW0** of the Basys3 board.





Details: LFO

The LFO triangular (up and down) counter, which number of bit depends on the generic TRIANGULAR_COUNTER_LENGTH, has a base step dependent on the input according to the following formula:

$$\text{LFO_Period} := \text{LFO_COUNTER_BASE_PERIOD} - \text{ADJUSTMENT_FACTOR} * \text{joystick_y}$$

Where LFO_COUNTER_BASE_PERIOD and ADJUSTMENT_FACTOR are two constants.



Details: LED level controller

LED level controller: it turns on the 16 LEDs on the board, depending on the level of the audio at the output (right and left channels are averaged).

