

Report

EE17BTECH11042

Made a minimum sized inverter which has $T_{plh} = T_{phl}$.

$l_p = l_n = 180\text{nm}$, $w_n = 240\text{nm}$ and $w_p = 560\text{nm}$ for the above.

Gate capacitance found using assignment 2, 0.5fF .

$B_1 = \frac{a+b+c+d}{a}$
 $B_2 = \frac{a+b+c+d}{b}$
 $B_3 = \frac{a+b+c+d}{c}$
 $B_4 = \frac{a+b+c+d}{d}$

$q_0 = \frac{h_1}{B_1}$
 $q_1 = \frac{h_2}{B_2}$
 $q_2 = \frac{h_3}{B_3}$
 $q_3 = \frac{h_4}{B_4}$

$h_1 = h_2 = h_3 = h_4$

$h_1 = \sqrt[4]{B_1 750} = \sqrt[4]{B_2 1500} = \sqrt[4]{B_3 500} = \sqrt[4]{B_4 1200}$

$\Rightarrow q_1 = \frac{b_1}{2}$, $q_1 = \frac{q_1}{1.5 \times 0.66}$, $q_1 = \frac{d}{1.5 \times 0.66}$

$\Rightarrow q_1 B_1 = q_1 + 2q_1 + 1.5q_1 + 0.66q_1$

$\Rightarrow B_1 = 5.125$


$\Rightarrow h = 7.87$

$\Rightarrow a = 1.53$
 $b = 2$
 $c = 1$
 $d = 2.2$


Tarun Tej Reddy A.
 EE17BTECH11042

With this, we get the values of sizing. H is equal as, $B_1a = B_2b = B_3c = B_4d$.

Performance targets: $T_{rise}=90\text{ps}$ and $t_{fall}=90\text{ps}$
Skew= $648\text{ps}-645\text{ps}=3\text{ps}$.



Magic implementation.



Extracted netlist.

* SPICE3 file created from clock.ext - technology: scmos

.option scale=0.01u

```
M1000 a_n3_n15# vin vdd w_n25_3# pmos w=81 l=27
+ ad=6561 pd=324 as=5.93519e+06 ps=37098
M1001 a_46_n29# a_n3_n15# vdd w_26_3# pmos w=234 l=27
+ ad=37908 pd=792 as=0 ps=0
M1002 vout a_46_n29# vdd w_90_4# pmos w=1836 l=27
+ ad=1.13658e+07 pd=35082 as=0 ps=0
M1003 vout a_314_n801# vdd w_263_5# pmos w=14571 l=27
+ ad=0 pd=0 as=0 ps=0
M1004 a_n3_n15# vin Gnd Gnd nmos w=36 l=27
+ ad=3564 pd=270 as=2.1397e+06 ps=17784
M1005 a_46_n29# a_n3_n15# Gnd Gnd nmos w=108 l=27
+ ad=18468 pd=558 as=0 ps=0
M1006 vout a_46_n29# Gnd Gnd nmos w=792 l=27
+ ad=5.06606e+06 pd=16452 as=0 ps=0
M1007 vout a_314_n801# Gnd Gnd nmos w=6192 l=27
+ ad=0 pd=0 as=0 ps=0
C0 Gnd Gnd 3.33fF
C1 vout Gnd 2.36fF
C2 vdd Gnd 3.77fF
C3 w_263_5# Gnd 121.15fF
C4 w_90_4# Gnd 13.57fF
vin N006 0 PULSE(2.5 0 0 0.1 0.1 0.5 1 10)
vdd N004 0 1.8
.model NMOS NMOS
.model PMOS PMOS
.print vin
.print vout
.tran 1
.end
```

There will be a deviation as in the magic layout, we have not included the branching effect at the first inverter.