

Memory Management

- Requirements for Memory Management Unit (MMU)


- ① Relocation
 - ② Protection
 - ③ Sharing
- (4) logical organization
(5) physical organization

- Programs are stored on disk & need to be loaded into the memory to run.

- Address binding of a program:-

- Compile time → Program is fixed to specific memory location
↓
static. It can't move.
- Load time → (Program loaded → memory location determined)
- Run time → Program moves to different memory location
↓
dynamic. During execution managed by MMU.

Example:-



-- Swapping

Swap out \rightarrow memory full \rightarrow process temporarily stored (dormant)
Swap in \rightarrow when needed again brought back to memory

-- Relocation

• Swapping (Program moves in/out of memory, location may change)

• Uncertainty (Program does not know where it will be at any time in memory)

• Addressing (Relative addresses are used which are adjusted during execution so program moves and changes position)

-- Protection

• Ensures one program does not interfere with another's memory

① Base register (marks starting address where smallest physical addr, a process can access memory)

② Limit register (how much memory process can use beyond the base)
(specifies size of range)

• Base register adds logical address to give physical address.

• Limit register checks if logical address is within allowed range. If out of range

NMU raises an interrupt to prevent access.

- ① No. of partitions same
- ② Size of partitions can be different

• Fixed Partitioning / Static Partition

Memory is divided into fixed-size blocks. Any program regardless of its size, occupies an entire block. This causes a problem known as internal fragmentation.

Internal Fragmentation (fixed size) → If program doesn't use full block, unused memory is wasted.

Requested memory can be smaller than allocated memory.

Small process have to wait, even though plenty of memory is free. If large partition is empty and queues for small partition is full, but everyone has its own queue and can not access other memory. We use single queue for all partition.

Whenever, partition becomes free, a process is selected.

- ① Closest to Front of queue
- ② Smaller than partition size.


Maybe space wasted as above mention

• Dynamic Partitioning

(we allocate process according to size of our process so no internal fragmentation)

External

Fragmentation → Occurs when Variable size memory space are allocated. (happens when sufficient memory but can not be fully filled as it is non-contiguous memory)



50	P1	40		Free
60	P2	60	P2	
10	P3	10		Free
20	P4	20	P4	

Now, P5 process of 50 size, but can not be allocated but we have some space

Separating allocating and deallocating but reduces CPU efficiency over time.

Compaction (defragmentation) → Processes are shifted to remove gaps. creating larger continuous free space.
Example of vacuum pump
Bottom to external.

Memory Management with Bitmap

- ① Memory divided into allocation units.


1 → occupied by process.

0 → free/hole.

Smaller allocation unit + larger bitmap


Larger allocation unit → smaller bitmap.

Example:-



② With LenKlist

Example:-



there are 2 holes or 3 or more.


but single linked list will see the holes from its eye not previous

we use double linked to

see both ways



Example




- Dynamic Partitioning : Placement Algo.

- ① First-fit (first block/hole is main free area)
 - ② Next-fit (start from last allocated block, use next block)
 - ③ Best-fit (scans free blocks first, time more, performance less)
Consider all holes, and take shortest possible hole.
 - ④ Worst-fit (Best fit reverse)
Fill up memory with tiny useless holes.
First fit generates larger holes on average.
- Search time of all four placement algo can be improved by
- ① keep separate lists for process & holes.
 - ② while allocating search only holes.
 - ③ hole list can be sorted by size

- Paging (non-contiguous) (Avoid external fragmentation)
 - Divide process into same size chunks (pages) $\frac{A}{size}$
 - Divide memory into equal-size chunks (frames) $\frac{A}{size}$
 - OS maintains a page table for each process.
 - Pages of a process forms a logical memory.

A ₁		A ₁	NOW	A ₁
A ₂		A ₂	D ₁ is added but has D ₂	A ₂
B ₁ // / / /			D ₃	D ₁
/ / B ₂ / / / /				D ₂
C ₁		C ₁		C ₁
C ₂		C ₂		C ₂
				O ₃




offset


Q: Do we avoid fragmentation completely in Paging?
 Ans. While paging eliminates external fragmentation, it introduces internal fragmentation.

first page of process
might not fully use a
frame.

- Page Table Entry.



- Address translation in Paging.



P ₁	F ₄
P ₂	F ₃
P ₃	F ₁
P ₄	F ₂

Page Table

(kn se page kn sey
frame px h)

- Every process has individual Page table
- Page table has frame no.
- If process has 6 entries then page table will also have 6 entries

Example

$$m=16, n=12.$$

- logical address = 16
- Page number = $16-12 = \boxed{4} = 2^n = 16$
- Page size = $\boxed{12} = 2^n = 4096$.

~~Examp~~

8196

$$\text{Binary} = 00100000000\textcircled{1}00$$

$$\text{Page no.} = (\text{leftmost 4 bits}) = 0 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 0 \times 2^0$$

$$\text{Offset} = (\text{leftmost 12 bits}) = 0 \times 2^9 + 1 \times 2^8 + 0 \times 2^7 + 0 \times 2^6 + 0 \times 2^5 + 0 \times 2^4 + 0 \times 2^3 + 0 \times 2^2 + 0 \times 2^1 + 0 \times 2^0 = \boxed{4}$$

$$m=16, n=10.$$

$$\text{logical address} = 16$$

$$\text{page size} = 10 = \cancel{2^{10}} =$$

$$\text{page number} = 16-10 = \boxed{6} = \cancel{2^6} =$$



(000.00) (011.10111.10)

→ page size.

page no.

IMPLEMENTATION OF PAGE TABLE

- Page table is kept in main memory
- Page table base register (PTBR) - points to page table.
- Page table length register (PTLR) - indicates size of page table.



(If CPU ka tag sa match, then move to key)

To be frequent brain, register process kay, Til main ac jatai

TLB

(if we found a page in TLB then it is TLB hit)

- (TLB) Translation Lookaside buffer (TLB)

- TLB miss (when miss then all Regiy procees)
- TLB hit (when hit, no need to access page table.)
- parallel search (code for page table)
- resides usually in MMU.
- Associative Lookup (E) \rightarrow time to check TLB Very small
Hit ratio (α) \rightarrow no. of times required page is found in TLB.

Effective Access Time (EAT)




$$EAT = (1+E) \cdot \alpha + (2+E) \cdot (1-\alpha)$$

- Single-level Page Table Limitations. (memory issues)

- Two-level Page Table. \rightarrow
 - Break large page table into smaller subtables (outer & inner)
 - outer page table points to smaller page tables that stores actual frame numbers
 - logical memory address 

scribble

- MultiLevel Paging
 - 12 Kb KA Page table by 4 bits key (that consists of 1 frame main key also say),
 - We divide page table in multiple levels.



- Inverted page table (contains all processes)
~~(global page table)~~

Inverted PT			Page Table 1		PT 2		PT 3	
fr	Page No	PID	0	f0	0	X	1	f3
	p0	p1	1	X	1	f1	2	f5
	p1	p2	2	f2	2	X	3	X
	p2	p1	3	X	3	f4		
	p1	p3						
	p3	p2	0	X				
	p2	p3	1	f3				
			2	X				
			3	f4				

Main Memory = cache of disk space.

- Decreased memory needed to store each page table
- Increase in time for search.

Virtual Memory

- OS brings few pieces of program into main memory
- resident set \rightarrow portion of process that is in main memory.
 $I \rightarrow$ in memory
 $O \rightarrow$ not in memory


Page Fault & Address Translation

Demand Paging & Page Fault.

$Jb + R \downarrow$ 1 Page

PC requirement
No eye. Do not load
it in main memory

If CPU say that
I need this page
but it is not
in entire MM.



Belady's Anomaly \rightarrow More frames, sometimes more page faults

Page Replacement Algo

1) • FIFO

4, 7, 6, 1, 7, 6, 1, 2, 7, 2

$F=3$

1	4	1
2	X	2
7	6	7

4 | 7 | 6 | 1 | 2 | 7

PF = 6

• 1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5
• 4 frames

	x	8	4	x x x 8 1 2 3 4 5
	x	X	5	
	x	2		
	4	3		

Total Page faults = 10.

2) Optimal Replacement Algo

↓ Future

$F=3$

4, 7, 6, 1, 7, 6, 1, 2, 7, 2

(See after the memory full, insert 8th then see in MM)

that the elements which immediately after that node, do not replace them)

4	1
7	
6	2

Page faults = 5.

(Used as a benchmark because it provides best performance)

~~last~~ 1
~~last~~ 2
OP
LRU
COOCKS
FIFO.

3) LRU

(See Previous)

(Use Stack)

4, 7, 6, 1, 7, 6, 1, 2, 7, 2

F=3

Problem:-

- OS Kernel involvement at every memory reference.

4	1
7	2
6	7

PF = 6.

• Uses reference bit

• initially 0

• 1, when page is referred

All bits set \rightarrow FIFO