


Phase 2 16-Chip TPU v4 Hardware Verification

2-Lipschitz Gradient Bound on 16 TPU v4 Chips



Synchronized 16-Chip TPU v4 Throughput Parity

