



Bangladesh University of Engineering and Technology

Department of Electrical and Electronics Engineering

Course Number: EEE 304

Course Title: Digital Electronics Laboratory

Experiment Number: 05

Name of the Experiment(s):

**Design, Simulation, and Test of Finite State Machines Using Verilog
and Implementation in FPGA**

Prepared by: Tasmin Khan

Student ID: 1906044

Level:3 Term:2

Lab Exercise 1

Question: Design a 3 bit counter using FSM according to the following specifications:


- The counting sequence is 0, 1, 2, . . . , 6, 7, 0, 1, . . .
- There exists an input signal w. The value of this signal is considered during each clock cycle. If w = 0, the present count remains the same; if w = 1, the count is incremented.

Write the Verilog program for this counter and verify your program using timing diagrams.

Verilog code:

```
1 module upcounter_fsm(input clk,
2                       input w,
3                       input reset,
4                       output reg [2:0] z);
5     reg[2:0] Y,y;
6
7     //next state_moore
8     always@(y,w)
9     = case(y)
10         3'b000: if(w) Y=3'b001;
11                else Y=y;
12         3'b001: if(w) Y=3'b010;
13                else Y=y;
14         3'b010: if(w) Y=3'b011;
15                else Y=y;
16         3'b011: if(w) Y=3'b100;
17                else Y=y;
18         3'b100: if(w) Y=3'b101;
19                else Y=y;
20         3'b101: if(w) Y=3'b110;
21                else Y=y;
22         3'b110: if(w) Y=3'b111;
23                else Y=y;
24         3'b111: if(w) Y=3'b000;
25                else Y=y;
26     endcase
27
28     //next state assignment + syn_reset
29     always@(posedge clk)
30         if(reset)
31             y=3'b000;
32         else
33             y=Y;
34
```

Waveform:



Here, we counted up to 7 with the input from w and repeated the cycle from zero once it reached the end.

Lab Exercise 2

Question: Design a FSM such that the output is asserted for one cycle when the input bit stream changes from 0 to 1. Write the Verilog program for this counter and verify the functionality by uploading your program to the CPLD board.

Verilog Code


```

1 module fsm_input_pedge_detection(input clk,output reg out,input w,input reset,output reg z);
2
3 reg [1:0] y,Y;
4 parameter [1:0] A=1, B=2, C=3;
5
6 always@(y,w)
7 case(y)
8 A: if(w) begin Y=C; z=0; end
9     else begin Y=B; z=0; end
10 B: if(w) begin Y=C; z=1; end
11     else begin Y=B; z=0; end
12 C: if(w) begin Y=C; z=0; end
13     else begin Y=B; z=0; end
14 endcase
15
16 always @(posedge clk)
17 if(reset)
18 y=A;
19 else
20 y=Y;
21
22 endmodule
23
24

```

:

Vector Waveform



Here, as soon as input w went from 0 to 1, the output follows the same rule of a mealy machine. But if input w holds its value the same, output Z goes down to zero at the next clock edge.


Lab exercise 3

Question: Design a FSM as an arbiter circuit. The purpose of the arbiter circuit is to control access by various devices to a shared resource in a given system. Only one device can use the resource at a time. Assume that all signals in the system can change values only following the positive edge of the clock signal. Each device provides one input to the FSM, called a request, and the FSM produces a separate output for each device, called a grant. A device indicates its need to use the resource by asserting its request signal. Whenever the shared resource is not already in use, the FSM considers all requests that are active. Based on a priority scheme, it selects one of the requesting devices and asserts its grant signal. When the device is finished using the resource, it deasserts its request signal. Sketch the state diagram for the arbiter circuit. Write the Verilog code and verify the functionality by timing diagram simulation and uploading to CPLD board.

Verilog Code

```
1  module arbiterr(input [1:3] r, input reset,clk,output [1:3]g);
2
3  reg [2:1] y,Y;
4  parameter [1:0] idle=0, g1=1,g2=2,g3=3;
5
6  always@(r,y)
7  case(y)
8  idle: casex(r)
9      3'b000: Y=idle;
10     3'b1xx: Y=g1;
11     3'b01x: Y=g2;
12     3'b001: Y=g3;
13     endcase
14     g1: if(r[1]) Y=g1;
15         else Y=idle;
16     g2: if(r[2]) Y=g2;
17         else Y=idle;
18     g3: if(r[3]) Y=g3;
19         else Y=idle;
20 endcase
21
22 always @(posedge clk)
23 if(reset) y<=idle;
24 else y<=Y;
25
26 assign g[1]=(y==g1);
27 assign g[2]=(y==g2);
28 assign g[3]=(y==g3);
29
30 endmodule
```

Vector Waveform



Here, the grant signal outputs follow the priority scheme as described. When 1 and 2 both request access, only g1 is high. Again, when 1 requests as 2 is using it, g2 remains high.

Report Task 1

Question: Your FSM should have the following module declaration:

```
module eee304_5_xx(input logic clk,  
                  input logic reset,  
                  input logic left, right,  
                  output logic la, lb, lc, ra, rb, rc);
```

where xx are your initials.

You may assume that clk runs at the desired speed (e.g. about 1 Hz).

On reset, the FSM should enter a state with all lights off. When you press left, you should see LA, then LA and LB, then LA, LB, and LC, then finally all lights off again. This pattern should occur even if you release left during the sequence. If left is still down when you return to the lights off state, the pattern should repeat. right is similar. It is up to you to decide what to do if the user makes left and right simultaneously true; make a choice to keep your design easy.

Sketch a state transition diagram. Define your state encodings. Hint: with a careful choice of encoding, your output and next state logic can be quite simple. Choose a set of state encodings. At this point, you could write state transition and output tables and then a set of next state and output equations. Instead, we will design it in an HDL and let the synthesis tool choose the gate-level implementation. Create a new project named lab5_xx, where xx are your initials. Choose appropriate CPLD model as before. Create your Verilog entry. Compile the project. Simulate your Verilog design by using appropriate vector waveform files. Attach the code and the results.

Problem 1: FSM Design

Design a finite state machine in Verilog to control the taillights of a 1965 Ford Thunderbird¹. There are three lights on each side that operate in sequence to indicate the direction of a turn. Figure 1 shows the tail lights and Figure 2 shows the flashing sequence for (a) left turns and (b) right turns.






Figure 1.1 Thunderbird Tail Lights



Verilog code

```
1 module eee_304_5_TK(input clk,reset,left,right,
2                     output LA,LB,LC,RA,RB,RC);
3
4 parameter[3:0] OFF=0,R1=1,R2=2,R3=3,L1=4,L2=5,L3=6,BOTH1=7,BOTH2=8,BOTH3=9;
5 reg[3:0] y,Y;
6
7 always @(y,left,right)
8 case(y)
9     OFF: if((right==1)&&(left==0))
10         Y=R1;
11         else if ((right==0)&&(left==1))
12             Y=L1;
13         else if (right&left)
14             Y=BOTH1;
15         else
16             Y=OFF;
17
18     R1: Y=R2;
19     R2: Y=R3;
20     R3: Y=OFF;
21
22     L1: Y=L2;
23     L2: Y=L3;
24     L3: Y=OFF;
25
26     BOTH1: Y=BOTH2;
27     BOTH2: Y=BOTH3;
28     BOTH3: Y=OFF;
29
30 endcase
31
32 always @(posedge clk)
33     if(reset) y=OFF;
34     else y=Y;
35
36 assign LA=(y==L1) | (y==L2) | (y==L3) | (y==BOTH1) | (y==BOTH2) | (y==BOTH3);
37 assign LB=(y==L2) | (y==L3) | (y==BOTH2) | (y==BOTH3);
38 assign LC=(y==L3) | (y==BOTH3);
39
40 assign RA=(y==R1) | (y==R2) | (y==R3) | (y==BOTH1) | (y==BOTH2) | (y==BOTH3);
41 assign RB=(y==R2) | (y==R3) | (y==BOTH2) | (y==BOTH3);
42 assign RC=(y==R2) | (y==R3) | (y==BOTH3);
43 endmodule
```

Vector Waveform



Here, we turned on one more light for left and/or right with each clock pulse.

When both lights are pressed at the same time, we enabled both the lights at the same time in a similar pattern.

Repot Task 2

Question: Design a finite state machine in Verilog to detect the sequence “Stomp Stomp Clap” analogous to “We will rock you”. Your circuit will have 2 inputs “Stomp” and “Clap” through two pulse switches PS3 and PS4. Each time, a “Stomp Stomp Clap” sequence is input through the toggle switches, LED L1 will light up. For all other sequences of “Stomp” and “Clap” input, L1 should be off. For repeated “Stomp Stomp Clap” sequence, L1 will remain on. Attach the code and the results from timing diagram simulation.

Verilog code

```

1  module task2(input clk,reset,stomp,clap,
2              output z);
3      reg [2:0]y,Y;
4      parameter [2:0] A=1,B=2,C=3,D=4,E=5,F=6;
5
6      always@(y,stomp,clap)
7      case(y)
8          A: if(stomp) Y=B;
9              else if(clap) Y=A;
10             else Y=A;
11          B: if(stomp) Y=C;
12              else if(clap) Y=A;
13             else Y=B;
14          C: if(stomp) Y=C;
15              else if(clap) Y=D;
16             else Y=C;
17          D: if(stomp) Y=E;
18              else if(clap) Y=A;
19             else Y=D;

```




```

20     E: if(stomp) Y=F;
21       else if(clap) Y=A;
22       else Y=E;
23     F: if(stomp) Y=C;
24       else if(clap) Y=D;
25       else Y=F;
26   endcase
27
28   always@(posedge clk)
29     if(reset) y=A;
30     else y=Y;
31
32   assign z=( (y==D) | (y==E) | (y==F) );
33
34   endmodule

```

Vector Waveform



Here, output goes high for stomp stomp clap. The output remains high for as long as the pattern repeats. Considering this is a mechanical switch, we accounted for delays during two consecutive presses too and maintained the same state for no input.