Labwork1

Here we will declare a class object and assigned some values to its variables

Class definition:

```
Cut the selection
          somecls.sv 💥
1 class somecls;
2
   //CLass Properties
3
   int
           some_int;
4
   bit [7:0] some_byte;
5
6
   //Class Methods
7
   function void print();
     8
9
10
                some_int = %0d", some_int
some_byte = %b" , some_byte
11
     $display("
12
     13
14
   endfunction
15
16
   extern function void some_int_inc();
17 endclass
18
19 function void somecls::some int inc();
20 some int++;
21 endfunction
```

Testbench Code:

```
ex1_tb.sv 💥
                 ex3 tb.sv 💥
 1 `include "somecls.sv"
3 module toptb;
    somecls somecls0, somecls1, somecls2;
5
    initial begin
 6
7
       somecls0
                           = new();
       somecls0.some_int = 5;
8
       somecls0.some_byte = 8'b10100110;
9
       $display("");
$display("Displaying data for somecls0");
$display("");
10
11
12
13
       somecls0.print();
14
      end
15 endmodule
```

Output:

```
[vlsi05@CadenceServer3 run]$ source run.sh
irun(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
Loading snapshot digital_lib.toptb:sv ...... Done
ncsim> source /home/eda/cadence/lnx/INCSIVE/icd/icdcm_t1b_016/flow/INCISIV/INCISIV151/15.10.015/lnx86/tools/inca/fil
es/ncsimrc
ncsim> run
Displaying data for somecls0
************
           SumCls Data
************
  some_int = 5
   some byte = 10100110
**************
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
[vlsi05@CadenceServer3 run]$
```

Labwork2

Here we will copy the values from one class object to another where the variables point at the same address in physical memory.

Testbench Code:

```
ex2 tb.sv 💥
 1 `include "somecls.sv"
 3 module toptb;
     somecls somecls0, somecls1;
 5
 6
     initial begin
 7
       somecls0
                           = new();
 8
       somecls0.some_int = 5;
 9
       somecls0.some_byte = 8'b10100110;
       $display("");
$display("Displaying data for somecls0 before copy");
10
11
       $display("");
12
13
       somecls0.print();
14
       somecls1 = new();
15
       somecls1 = somecls0;
16
       somecls1.some int = 7;
17
       somecls1.some byte = 8'b11110000;
18
       $display("");
$display("Displaying data for somecls0 after copy");
19
       $display("");
20
21
       somecls0.print();
       $display("");
$display("Displaying data for somecls1 after copy");
22
23
24
       $display("");
25
       somecls1.print();
26
27
      end
28 endmodule
```

output

<pre>[vlsi05@CadenceServer3 run]\$ source run.sh irun(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc. Loading snapshot digital_lib.toptb:sv Done ncsim> source /home/eda/cadence/lnx/INCSIVE/icd/icdcm_tlb_016/flow/INCISIV/INCISIV151/15.10.015/lnx86/tools/ inca/files/ncsimrc ncsim> run</pre>
Displaying data for somecls0 before copy

SumCls Data ***********************************
<pre>some_int = 5 some_byte = 10100110 ******************************</pre>
Displaying data for somecls0 after copy

SumCls Data ***********************************
<pre>some_int = 7 some byte = 11110000</pre>

Displaying data for somecls1 after copy

SumCls Data

some_int = 7 some byte = 11110000

ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit [vlsi05@CadenceServer3 run]\$
[4.co.to.o.@co.dc.i.o.i.o.i.dil.h

Labwork3

Here we will copy the values from one class object to another where the variables point at the different addresses in physical memory. A new address will be assigned for the variables of the somels1 by the command new somecls0.

Code

```
ex1_tb.sv
                   🖹 ex3_tb.sv 💥
1 include "somecls.sv"
3 module toptb;
     somecls somecls0, somecls1;
 6
     initial begin
7
       somecls0
                             = new();
8
       somecls0.some_int = 5;
9
       somecls0.some_byte = 8'b10100110;
       $display("");
$display("Displaying data for somecls0 before copy");
$display("");
10
11
12
13
       somecls0.print();
14
       somecls1 = new somecls0;
15
       somecls 1.some int = 7;
16
       somecls1.some_byte = 8'b11110000;
       $display("");
$display("Displaying data for somecls0 after copy");
$display("");
17
18
19
       somecls0.print();
$display("");
$display("Displaying data for somecls1 after copy");
20
21
22
       $display("");
23
24
       somecls1.print();
25
26
      end
27 endmodule
```

Output

```
[vlsi05@CadenceServer3 run]$ source run.sh
irun(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
Loading snapshot digital_lib.toptb:sv ...... Done
ncsim> source /home/eda/cadence/lnx/INCSIVE/icd/icdcm_t1b_016/flow/INCISIV/INCISIVI51/15.10.015/lnx86/tools/inca/fil
es/ncsimrc
ncsim> run
Displaying data for somecls0 before copy
************
         SumCls Data
************
  some int = 5
Displaying data for somecls0 after copy
************
         SumCls Data
************
  some int = 5
Displaying data for somecls1 after copy
************
         SumCls Data
************
  some int = 7
{\tt ncsim:} \ \ {\tt *W,RNQUIE:} \ \ {\tt Simulation} \ \ {\tt is} \ \ {\tt complete}.
[vlsi05@CadenceServer3 run]$
```

Labwork4

Here we will assign some values to the class objects by shallow and deep copying.

Code:

```
toptb.sv 🗶
              somecls.sv
                                                ex3_tb.sv
 1 `include "somecls.sv"
 3 module toptb;
     somecls somecls0, somecls1, somecls2;
 5
 6
    initial begin
 7
       somecls0
                          = new();
 8
       somecls0.some int = 5;
 9
       somecls0.some byte = 8'b10100110;
       $display("");
$display("Displaying data for somecls0");
$display("");
10
11
12
13
       somecls0.print();
14
15
       somecls1
                          = new();
16
       somecls1.some int = 52;
       somecls1.some_byte = 8'b11100111;
17
       $display("");
$display("Displaying data for somecls1");
18
19
       $display("");
20
21
       somecls1.print();
22
23
       somecls0 = somecls1;
24
       somecls0.some int = 87;
25
       somecls0.some_byte = 8'b00100010;
       $display("");
$display("Displaying data for somecls0");
26
27
       $display("");
28
29
       somecls0.print();
30
       $display("");
       $display("Displaying data for somecls1");
31
       $display("");
32
33
       somecls1.print();
34
35
       somecls2 = new somecls1;
36
37
       somecls2.some int = 34;
38
       somecls2.some byte = 8'b11110110;
39
40
       somecls1.some int = 67;
41
       somecls1.some byte = 8'b10100100;
```

```
43
      $display("");
14
      $display("Displaying data for somecls1");
45
      $display("");
16
      somecls1.print();
      $display("");
17
      $display("Displaying data for somecls2");
18
      $display("");
19
50
      somecls2.print();
51
    end
52 endmodule
```

Output:

```
[vlsi05@CadenceServer3 run]$ source run.sh
irun(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: ../src/toptb.sv
        module digital_lib.toptb:sv
                errors: 0, warnings: 0
                Caching library 'digital_lib' ...... Done
        Elaborating the design hierarchy:
        Top level design units:
                $unit_0x0af29007
                toptb
        Building instance overlay tables: ..... Done
        Generating native compiled code:
                digital_tib.\$unit_0x0af29007 :compilation_unit <0x2f8190cd>
streams: 0, words: 0
                digital_lib.\$unit_0x0af29007 :compilation_unit <0x3a6ffcc3>
    streams: 9, words: 6962
                digital_lib.toptb:sv <0x1bfe8b8d>
                        streams: 1, words: 13299
        Building instance specific data structures.
                                         ..... Done
        Loading native compiled code:
        Design hierarchy summary:
                                   Instances Unique
                Modules:
                                         1
                                                   1
                Registers:
                                                   9
                Initial blocks:
                Compilation units:
                                           1
                                                   1
                SV Class declarations:
                                          1
                                                  1
                SV Class specializations: 1
                                                  1
        Writing initial simulation snapshot: digital_lib.toptb:sv
Loading snapshot digital lib.toptb:sv ...... Done
ncsim> source /home/eda/cadence/lnx/INCSIVE/icd/icdcm t1b 016/flow/INCISIV/INCISIV151/15.10.015/lnx86/tools/inca/fil
es/ncsimrc
ncsim> run
```

Displaying data for somecls0

SumCls Data ***********************************
some_int = 5
some_byte = 10100110

Displaying data for somecls1

SumCls Data

some int = 52
some_byte = 11100111

Displaying data for somecls0

SumCls Data

some int = 87
some byte = 00100010

Displaying data for somecls1

SumCls Data

some int = 87
some byte = 00100010

Displaying data for somecls1
property ring data for some cess

SumCls Data

some int = 67
some byte = 10100100

Displaying data for somecls2

SumCls Data

some_int = 34
some_byte = 11110110

ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
[vlsi05@CadenceServer3 run]\$

When we copied somecls1 from somecls0 with shallow copy, the values changed for both the classes together. But when we copied somecls2 from somecls1 with deep copy, assigning value to the first did not change corresponding values for the latter

Labwork5

We will now design a simple counter along with a testbench that is connected via an interface.

Design:

```
design.sv
   1 // Code your design here
   2 module counter(clk, rst, load, data, out);
   3 input clk;
       input rst;
      input load;
   7
       input [7:0] data;
       output reg [7:0] out;
      always @(posedge clk) begin
   10
      if(rst) out <= 0;
else if (load) out <= data;</pre>
   11
      else #8 out <= out + 1;
   14 end
   15 endmodule
```


Interface:

```
testbench.sv
            interface.sv
   1 // Code your testbench here
   2 // or browse Examples
   3 interface counter_interface(input bit clk, rst);
      logic [7:0] data;
logic [7:0] out;
   5
   6
      logic load;
      clocking clocking_cb @(posedge clk);
      default input #1 output #2;
  10
  11
      input out;
      output data;
  12
      output load;
  13
  14
      endclocking
  15
      clocking clocking_cb_b @(posedge clk);
      default input #3 output #1;
  17
      input out;
  18
      endclocking
  19
  20
  21 endinterface
```

Testbench:

```
testbench.sv
             interface.sv
      `include "interface.sv"
   3 module tb_top;
        logic clk;
   4
        logic rst;
logic [7:0] data_rcv_a;
logic [7:0] data_rcv_b;
   5
   6
        counter_interface c_if(clk,rst);
   9
        initial begin
  10
          clk = 0;
   11
  12
          c_if.clocking_cb.load <= 0;</pre>
          c_if.clocking_cb.data <= 0;</pre>
  13
          rst = 1;
  14
  15
          #10;
  16
          rst = 0;
  17
        end
  18
        initial forever #5 clk=~clk;
  19
        initial begin
  20
          repeat(5) @(c_if.clocking_cb);
  21
          c_if.clocking_cb.data <= 8'b01101100; //6c</pre>
  22
          c_if.clocking_cb.load <= 1;</pre>
  23
  24
          @(c_if.clocking_cb);
          c_if.clocking_cb.load <=0;</pre>
  25
  26
          repeat (5) @(c_if.clocking_cb);
          data_rcv_a = c_if.clocking_cb.out;
  27
  28
          data_rcv_b = c_if.clocking_cb_b.out;
          $display("");
$display("Data Received for a is %0h @%0t ns", data_rcv_a, $time);
  29
  30
          $display("Data Received for b is %0h @%0t ns", data_rcv_b, $time);
  31
  32
          $display("");
  33
          #200;
          $finish;
  34
  35
  36
        counter dut(
  37
          .clk(clk),
  38
  39
          .rst(rst),
          .data(c_if.data),
  40
          .load(c_if.load),
  41
  42
          .out(c_if.out));
  43
        initial begin
  44
          $dumpfile("dump.vcd");
  45
          $dumpvars;
  46
  47
        end
  48
  49 endmodule
```

EPwave:



Here, as soon as reset ends, counter starts counting the posedges. The first count is seen after 8ns of the posedge since there was a #8 delay in the counter module. In real designs, delay in design module is not realizable but here we are ignoring it for the experiment.

Counter counts up to 4 in a similar manner and we can see the output in 'out' signal from the interface. The data and load are set 2ns after posedge of clk. Once load goes high, the counter loads the data at the next posedge of clock ignoring its current count value 4. Then it keeps counting as before. The data_rcv_a signal is set to sample 'out' 1ns before posedge and data_rcv_b is set to sample input 3ns before posedge. Because of this difference the values are different as seen.

Labwork6

We will now design an ALU module along with a layered testbench


Design:

```
design.sv
   1 // Code your design here
   2 module alu (out,a,b,s,clk);
      input clk;
      input [7:0]a,b;
      input [3:0]s;
      output [15:0] out;
      reg [15:0] out;
   8 always@(posedge clk) begin
       case(s)
   9
  10
         4'b0000: out=a+b; //8-bit addition
         4'b0001: out=a-b; //8-bit subtraction
   11
         4'b0010: out=a*b; //8-bit multiplication
  12
  13
         4'b0011: out=a/b; //8-bit division
         4'b0100: out=a%b; //8-bit modulo division
  14
         4'b0101: out=a&&b; //8-bit logical and
  15
         4'b0110: out=a||b; //8-bit logical or
  16
         4'b0111: out=!a; //8-bit logical negation
  17
         4'b1000: out=~a; //8-bit bitwise negation
  18
         4'b1001: out=a&b; //8-bit bitwise and
  19
         4'b1010: out=a|b; //8-bit bitwise or
  20
  21
         4'b1011: out=a\b; //8-bit bitwise xor
         4'b1100: out=a<<1; //left shift
  22
  23
         4'b1101: out=a>>1; //right shift
  24
         4'b1110: out=a+1; //increment
         4'b1111: out=a-1; //decrement
  25
  26
       endcase
  27 end
  28 endmodule
```

Interface:

```
driver.sv * transaction.sv * monitor.sv *
            interface.sv
testbench.sv
                               testcase01.sv
                                              README.md
scoreboard.sv
               environment.sv
    1 interface alu_interface(input clk);
        logic [7:0] a,b;
   2
        logic [3:0]s;
logic [15:0] out;
   3
   4
   5
        clocking driver_cb @(negedge clk);
   6
          default input #3 output #2;
          output a,b,s;
   8
   9
        endclocking
   10
   11
        clocking monitor_cb @(posedge clk);
          default input #3 output #2;
   12
          input a,b,s,out;
  13
  14
        endclocking
   15
        modport DRIVER(clocking driver_cb, input clk);
  16
        modport MONITOR(clocking monitor_cb, input clk);
  17
        /*the input or output director for modport definition will
     come from the clocking block and will be as it is defined
     there, if smth is defined as output in the cloking block, so
     will it be in the modport */
  20
  21 endinterface
```

Transaction:



Driver:

```
testbench.sv
            interface.sv X
                         driver.sv
                                    transaction.sv monitor.sv qenerator.sv
                             testcase01.sv
                                            README.md
scoreboard.sv
              environment.sv
   1 class driver:
       //main duty is to link msgs among connected blocks and to
     produce output signals for DRIVER modoport so the necessary
     variables are:
       mailbox gen2driv, driv2sb;
       virtual alu_interface.DRIVER v_aluif;
       transaction d_trans;
   6
       event driven;
       //now we need to initialized these variables the moment we
     create a object of this class, so we need to pass them through
     new () function
  10
        function new(mailbox gen2driv, driv2sb, virtual
   11
     alu_interface.DRIVER v_aluif, event driven);
          this.gen2driv = gen2driv;
  12
          this.driv2sb = driv2sb;
  13
          this.v_aluif = v_aluif;
  14
          this.driven = driven;
  15
        endfunction
  16
  17
       //now we will define a task to call when we want to drive
  18
     the outputs through transactor
       task main(input int count); //how many packets you wanna
  20
     send is the count
  21
  22
          repeat(count) begin
  23
            d_trans = new();
            gen2driv.get(d_trans); //receive driving signals aka
  24
     transaction from upper level
  25
  26
            //now we send these signals to DUT via interface pointer
  27
            @(v_aluif.driver_cb);
  28
            //prepare output using transation
            v_aluif.driver_cb.a <= d_trans.a;</pre>
  29
            v_aluif.driver_cb.b <= d_trans.b;</pre>
  30
            v_aluif.driver_cb.s <= d_trans.s;</pre>
  31
  32
  33
            driv2sb.put(d_trans); //send transaction to scoreboard
            ->driven; //raise flag
  34
  35
  36
       endtask
  37
  38 endclass
```

Monitor:

29

30 31 endtask

32 endclass

```
testbench.sv
             interface.sv
                          driver.sv
                                     transaction.sv
                                                     monitor.sv
                                                                 generator.sv
                                              README.md
               environment.sv
                               testcase01.sv
scoreboard.sv
    1 class monitor;
    2
    3
        mailbox mon2sb;
    4
        virtual alu_interface.MONITOR v_aluif;
        transaction m_trans;
    5
        event driven;
    6
        function new(mailbox mon2sb, virtual alu_interface.MONITOR
      v_aluif, event driven);
          this.mon2sb = mon2sb;
this.v_aluif = v_aluif;
   9
   10
   11
          this.driven = driven;
        endfunction
   12
   13
   14
        task main(input int count);
          @(driven)
   15
          @(v_aluif.monitor_cb);
   16
   17
          repeat(count) begin
   18
            m_trans = new();
   19
             //why not use @(alu_interface.monitor_cb); here
   20
            @(posedge v_aluif.clk);
   21
   22
            //prepare the transaction
   23
            m_trans.out = v_aluif.monitor_cb.out;
   24
            //you can not assign values to clocking block input
      coming from DUT but you can retrieve these values and use them
      elsewhere
   26
   27
            mon2sb.put(m_trans);
   28
```

Scoreboard:

```
tbench.sv
                                        transaction.sv
                                                     monitor.sv
                                                                    generator.sv
                                                                                        scoreboard.sv
            interface.sv
                           driver.sv
          ≭ README.md
tcase01.sv
 1 class scoreboard;
      mailbox driv2sb;
      mailbox mon2sb;
       transaction d_trans;
 5
       transaction m_trans;
 6
       event driven; //this is redundant
       function new(mailbox driv2sb, mailbox mon2sb);
 9
 10
         this.driv2sb = driv2sb;
         this.mon2sb = mon2sb;
 11
 12
       endfunction
13
       task main(input int count);
14
         //@(driven); this is not necessary here since msg putting and getting are b
15
    assignment
 16
         $display("---Scoreboard Test Starts-----");
17
         repeat(count) begin
            infer();
18
           m_trans = new();
19
20
            mon2sb.get(m_trans);
21
           report();
         $display("-----Scoreboard Test Ends-----");
23
24
       endtask: main
26
      task infer();
27
         d_trans = new();
         driv2sb.get(d_trans);
28
29
         // Logic for computing d_trans.out based on d_trans.s
if (d_trans.s == 0) d_trans.out = d_trans.a + d_trans.b;
30
31
         else if (d_trans.s == 1) d_trans.out = d_trans.a - d_trans.b;
else if (d_trans.s == 2) d_trans.out = d_trans.a * d_trans.b;
 33
         else if (d_trans.s == 3) d_trans.out = d_trans.a / d_trans.b;
else if (d_trans.s == 4) d_trans.out = d_trans.a % d_trans.b;
34
 35
         else if (d_trans.s == 5) d_trans.out = d_trans.a && d_trans.b;
36
37
         else if (d_trans.s == 6) d_trans.out = d_trans.a || d_trans.b;
         else if (d_trans.s == 7) d_trans.out = !d_trans.a;
else if (d_trans.s == 8) d_trans.out = ~d_trans.a;
38
39
         else if (d_trans.s == 9) d_trans.out = d_trans.a & d_trans.b;
else if (d_trans.s == 10) d_trans.out = d_trans.a | d_trans.b;
40
41
 42
         else if (d_trans.s == 11) d_trans.out = d_trans.a ^ d_trans.b;
         else if (d_trans.s == 12) d_trans.out = d_trans.a << 1;
 43
         else if (d_trans.s == 13) d_trans.out = d_trans.a >> 1;
else if (d_trans.s == 14) d_trans.out = d_trans.a + 1;
44
45
         else if (d_trans.s == 15) d_trans.out = d_trans.a - 1;
46
47
      endtask
48
49
50
51
       task report();
52
         if (m_trans.out != d_trans.out) begin
53
           $display("Failed: a=%d b=%d s=%d Expected out=%d Resulted out=%d",
                       d_trans.a, d_trans.b, d_trans.s, d_trans.out, m_trans.out);
54
55
           $display("Passed: a=%d b=%d s=%d Expected out=%d Resulted out=%d",
56
                       d_trans.a, d_trans.b, d_trans.s, d_trans.out, m_trans.out);
57
         end
58
59
      endtask: report
60
61
63 endclass: scoreboard
```

Generator:

```
driver.sv
testbench.sv
            interface.sv
                                    transaction.sv
                                                   monitor.sv
                              testcase01.sv
                                            README.md
scoreboard.sv
              environment.sv
      `include "transaction.sv"
   2
   3 class generator;
       mailbox gen2driv;
   4
   5
       transaction g_trans, custom_trans;
   6
       function new(mailbox gen2driv);
          this.gen2driv = gen2driv;
   8
       endfunction
   9
   10
        task main(input int count);
   11
          repeat(count) begin
  12
  13
            g_trans = new();
            g_trans = new custom_trans;
  14
            //custom trans is useful if we wanna assign constraints
  15
     on randomization through this custom class
            assert(g_trans.randomize());
  16
  17
            gen2driv.put(g_trans);
  18
          end
       endtask
  19
  20
  21 endclass
  22
  23 //if we define baseclass a and derived_class b as two objects
     and do a = new b, then a wont be able to access the extra
     methods (functions and tasks) or fields in b. a will follow
     the structure of baseclass only but will copy the common base
     data from b.
```

Environment:

```
testcase01.sv README.md
     include "generator.sv"
include "driver.sv"
include "monitor.sv"
include "scoreboard.sv"
   6 class environment;
        mailbox gen2driv;
        mailbox driv2sb;
        mailbox mon2sb:
   9
        generator gen;
   10
        driver driv;
   11
        monitor mon:
  12
  13
        scoreboard scb;
  14
        event driven;
  15
        virtual alu_interface v_aluif;
  16
        function new(virtual alu_interface v_aluif);
  this.v_aluif = v_aluif;
  17
  18
          gen2driv = new();
  19
          driv2sb = new();
  20
  21
          mon2sb = new();
  22
  23
          gen = new(gen2driv);
          driv = new(gen2driv, driv2sb, v_aluif.DRIVER, driven);
  24
          mon = new(mon2sb, v_aluif.MONITOR, driven);
  25
  26
          scb = new(driv2sb, mon2sb);
  27
        endfunction
  28
        task main(input int count);
  29
          //main task of environment is to invoke these and to invoke them, you need to create them
      first in the function block, to create them you need to pass the mailbox as arguments and so
     create mailboxes annd other argument such as event trigger through them too
          //begin-end runs them sequentially and fork-join runs them concurrently, concurrently
      running them is essential to ensure all the components are running on the same timeline in
      realtime
  33
          fork
  34
            gen.main(count);
            driv.main(count);
  35
            mon.main(count);
  36
  37
            scb.main(count);
          join
  38
  39
          $finish;
  40
        endtask
  41
  42 endclass
```

Testbench:

```
testbench.sv
                               testcase01.sv README.md X
scoreboard.sv
               environment.sv
 1 | include "testcase01.sv" 2 include "interface.sv"
   4 module testbench;
       bit clk;
   5
   6
        initial begin
forever #5 clk=~clk;
   8
        end
   9
   10
        int count = 5;
alu_interface aluif(clk);
   11
   12
   13
   14
        test test01(count, aluif);
   15
        initial begin
  $dumpfile("dump.vcd");
  16
   17
  18
          $dumpvars;
        end
  19
  20
        alu DUT(
  21
          .a(aluif.a),
.b(aluif.b),
  22
  23
          .s(aluif.s),
  24
          .out(aluif.out),
.clk(clk)
  25
  26
  27
  28
  29 endmodule
```

Testcase01:

```
README.md *
testcase01.sv
      `include "environment.sv"
   3 //program block is used to avoid race conditions by being run after module block. Ensures the
      testbench (program) logic always runs after the DUT logic (module) in the same simulation
     timestep.
   5 program test(input int count, alu_interface aluif);
       environment env;
   6
       class testcase01 extends transaction;
   8
   9
         constraint c_s{
           s inside {[0:15]};
   10
   11
       endclass
   12
  13
       initial begin
  14
         testcase01 testcase01handle;
  15
  16
          testcaseO1handle = new();
  17
         env = new(aluif);
  18
         env.gen.custom_trans = testcaseO1handle;
  19
  20
         env.main(count);
  21
       end
  22
  23 endprogram
```

Output:

```
    Log

         Share
[2024-10-15 02:37:15 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv
              23.09-s001: Started on Oct 14, 2024 at 22:37:16 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               $unit_0x67f934e9
               testbench
Loading snapshot worklib.testbench:sv ...... Done
SVSEED default: 1
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
---Scoreboard Test Starts-----
Passed: a= 5 b= 79 s=12 Expected out= 10 Resulted out=
Passed: a=140 b=220 s= 2 Expected out=30800 Resulted out=30800
Passed: a= 48 b= 30 s=14 Expected out= 49 Resulted out=
Passed: a=229 b= 32 s=15 Expected out= 228 Resulted out= 228
Passed: a=126 b=120 s= 8 Expected out=65409 Resulted out=65409
-----Scoreboard Test Ends-----
Simulation complete via $finish(1) at time 65 NS + 3
./environment.sv:42
                      $finish;
xcelium> exit
               23.09-s001: Exiting on Oct 14, 2024 at 22:37:17 EDT (total: 00:00:01)
TOOL: xrun
Done
```

Report Task1:

Intentionally introduce some bugs in the RTL code of the ALU and use layered testbench to identify the bugs. Modify your testbench to increase coverage as much as possible and to identify all the errors.

Code changes:

```
design.sv
   1 // Code your design here
   2 module alu (out,a,b,s,clk);
      input clk;
      input [7:0]a,b;
input [3:0]s;
      output [15:0] out;
      reg [15:0] out;
   8 always@(posedge clk) begin
       case(s)
          4'b0000: out=a+b; //8-bit addition
  10
         4'b0001: out=b; //8-bit subtraction //ERROR
   11
  12
         4'b0010: out=a*b; //8-bit multiplication
         4'b0011: out=a/b; //8-bit division
  13
         4'b0100: out=a%b; //8-bit modulo division
  14
         4'b0101: out=a&&b; //8-bit logical and 4'b0110: out=a||b; //8-bit logical or
  16
          4'b0111: out=!a; //8-bit logical negation
  17
         4'b1000: out=a; //8-bit bitwise negation //ERROR
  18
          4'b1001: out=a&b; //8-bit bitwise and
  19
          4'b1010: out=a|b; //8-bit bitwise or
  20
          4'b1011: out=a/b; //8-bit bitwise xor
  21
  22
          4'b1100: out=a<<1; //left shift
  23
         4'b1101: out=a>>1; //right shift
          4'b1110: out=a+1; //increment
  24
          4'b1111: out=a+1; //decrement //ERROR
        endcase
  26
  27 end
  28 endmodule
```

Output:

```
---Scoreboard Test Starts-----
Passed: a= 5 b= 79 s=12 Expected out=
                                       10 Resulted out=
Passed: a=140 b=220 s= 2 Expected out=30800 Resulted out=30800
Passed: a= 48 b= 30 s=14 Expected out= 49 Resulted out=
Failed: a=229 b= 32 s=15 Expected out= 228 Resulted out= 230
Failed: a=126 b=120 s= 8 Expected out=65409 Resulted out= 126
Passed: a=135 b=102 s=13 Expected out=
                                       67
                                           Resulted out=
Failed: a=171 b=162 s=15 Expected out= 170 Resulted out= 172
Passed: a= 19 b=250 s= 2 Expected out= 4750 Resulted out= 4750
Passed: a= 74 b=142 s=14 Expected out= 75 Resulted out=
Passed: a=226 b= 15 s= 0 Expected out= 241 Resulted out= 241
Passed: a= 59 b= 77 s= 5 Expected out=
                                        1 Resulted out=
Passed: a=169 b=178 s= 7 Expected out=
                                        0 Resulted out=
Passed: a=155 b=137 s= 9 Expected out= 137 Resulted out= 137
Passed: a= 6 b= 87 s= 4 Expected out=
                                      6 Resulted out=
Passed: a= 66 b= 46 s=13 Expected out=
                                       33 Resulted out=
Passed: a=247 b=207 s= 9 Expected out= 199 Resulted out= 199
Passed: a= 78 b=126 s= 2 Expected out= 9828
                                           Resulted out= 9828
Passed: a=188 b=210 s= 6 Expected out=
                                        1 Resulted out=
Passed: a=224 b=179 s= 9 Expected out= 160 Resulted out= 160
Passed: a=161 b=168 s=12 Expected out= 322 Resulted out= 322
-----Scoreboard Test Ends-----
```

Here, even though we introduced three intentional errors, all the bugs are not identified due to a random selection of test cases. Now we will use cyclic randomization for select signal to ensure we run all the possible ALU operations.

Changed code:

```
class transaction;

rand bit[7:0] a;
rand bit[7:0] b;
randc bit[3:0] s;
bit[15:0] out;

endclass
```

Here the possible variation for s signal was just 16 and so using cyclic randomization for 20 random testcases ensured we would get errors for all possible ALU operation.

```
transaction.sv
                                                     monitor.sv
testbench sy
             interface sy
                           driver sv
                                testcase01.sv
scoreboard.sv
               environment.sv
   24
   25
        task main(input int count):
   26
          g_trans = new();
   27
          g_trans = new custom_trans;
           //custom trans is useful if we wanna assign constraints on
      randomization through this custom class
          repeat(count) begin
   30
             assert(g_trans.randomize()) //no semicolon here
   31
               else $fatal("Randomization failed!");
   32
   33
             copy trans = new():
   34
             copy_trans = new g_trans;
   35
   36
             gen2driv.put(copy_trans);
   37
             //print_mailbox();
   38
          end
   39
        endtask
   40
   41 endclass
```

We will also need to change the generator function to declare g_trans object out of repeat. If we kept it inside repeat, it would create a new instance every time and the cyclic randomization would not be able to keep track. But declaring the object once would make all the values in gen2driv mailbox same. So, we had to do a deep copy of the object and declare a new object called copy_trans in the scope of repeat.

Output:

```
---Scoreboard Test Starts-----
Passed: a=159 b=122 s=12
                          Expected out=
                                              Resulted out=
Passed: a=199 b=209 s= 2
                          Expected out=41591
                                              Resulted out=41591
Passed: a=174 b=160 s= 4
                          Expected out=
                                              Resulted out=
Passed: a= 3 b=138 s=14
                          Expected out=
                                              Resulted out=
Failed: a=138 b= 20 s=15
                          Expected out=
                                              Resulted out=
                                         137
Passed: a= 22 b= 85 s= 7
                          Expected out=
                                              Resulted out=
Passed: a= 99 b=155 s= 0
                          Expected out=
                                         254
                                              Resulted out=
                                                             254
Passed: a=234 b=148 s= 3
                          Expected out=
                                              Resulted out=
Passed: a= 20 b= 83 s= 9
                          Expected out=
                                          16
                                              Resulted out=
                                                               16
Passed: a=216 b=124 s= 6
                          Expected out=
                                              Resulted out=
                                                               1
Failed: a= 26 b=123 s= 1
                          Expected out=65439
                                              Resulted out=
Passed: a=137 b= 71 s= 5
                                              Resulted out=
                          Expected out=
Failed: a=188 b= 96 s= 8
                          Expected out=65347
                                              Resulted out=
                                                             188
Passed: a= 92 b= 1 s=13
                          Expected out=
                                          46
                                              Resulted out=
                                                               46
Passed: a=219 b=137 s=10
                                                             219
                          Expected out=
                                         219
                                              Resulted out=
Passed: a= 99 b= 68 s=11
                          Expected out=
                                          39
                                              Resulted out=
Failed: a=200 b= 87 s=15
                          Expected out=
                                         199
                                              Resulted out=
Passed: a= 76 b=183 s= 2
                                              Resulted out=13908
                          Expected out=13908
Failed: a=226 b=179 s= 8
                          Expected out=65309
                                              Resulted out=
Failed: a=115 b= 36 s= 1
                          Expected out=
                                          79
                                              Resulted out=
-----Scoreboard Test Ends-----
```

Report Task2

Report the performance of your testbench and suggest testing strategies that can enhance coverage, reduce verification time and efforts.

Code changes:

To measure coverage, we modified the testbench to measure from interface signals at posedge of clock. We also used a different tool since the free version of EDA does not allow coverage built-in methods to be used in Xcelium.

```
generator.sv
testbench.sv
                                         transaction.sv
                                                          monitor.sv
                                                                                        scoreboard.s
testcase01.sv
                README.md
                                coverage.sv
         //use any other tool than xelium for coverage, free version does not enab
      for this tol option. choose Aldec Riviera Pro instead.
   27
        covergroup alu_coverage;
           coverpoint aluif.a { bins all_a[] = {[0:255]}; }
coverpoint aluif.b { bins all_b[] = {[0:255]}; }
coverpoint aluif.s { bins all_s[] = {[0:15]}; }
   28
   29
   30
           cross aluif.a, aluif.b, aluif.s;
   31
         endgroup
   32
   33
   34
   35
         alu_coverage cg;
         initial begin
   36
           cg = new(); // Create coverage group instance
   37
   38
   39
         // Sample the coverage group on each clock cycle
   40
   41
         always @(posedge clk) begin
           cg.sample();
   42
         end
   43
   44
   45
   46
         initial begin
   47
           $dumpfile("dump.vcd");
   48
   49
           $dumpvars;
   50
   51
   52
   53
         final begin
           $display("Coverage Results:");
   54
           $display("Total Coverage: %0d%", cg.get_coverage());
   55
   56
           $finish:
   57
```

Output coverage reports:

```
# RUNTIME: Info: RUNTIME_0068 environment.sv (42): $finish called.

# KERNEL: Time: 1015 ns, Iteration: 1, Instance: /testbench/test01, Process: @INITIAL#14_0@.

# KERNEL: stopped at time: 1015 ns

# VSIM: Simulation has finished. There are no more test vectors to simulate.

# KERNEL: Coverage Results:

# KERNEL: Total Coverage: 41% with 100 test combinations

# RUNTIME: Info: RUNTIME_0068 testbench.sv (56): $finish called.

# KERNEL: Time: 1015 ns, Iteration: 1, Instance: /testbench, Process: @FINAL#53_4@.

# ACDB: Covergroup Coverage data has been saved to "fcover.acdb" database.

# VSIM: Simulation has finished.
```

Here the functional coverage is just 41% with 100 test cases.

Ways to increase functional coverage:

Adding constraint to add more corner cases, i.e max and min values of a and b will help evaluating the performance better, Also, keeping track of a,b and s values to generate unique combinations only will help with the coverage too. We also need to use assertion to ensure only valid and successful cases are included in the functional coverage calculation.