


Labwork1

Here we will declare a class object and assigned some values to its variables


Class definition:



The screenshot shows a code editor with two tabs: 'run.sh' and 'somecls.sv'. The 'somecls.sv' tab is active, displaying the following Verilog code:

```
1 class somecls;
2   //Class Properties
3   int      some_int;
4   bit [7:0] some_byte;
5
6   //Class Methods
7   function void print();
8     $display("*****");
9     $display("          SumCls Data          ");
10    $display("*****");
11    $display("    some_int = %0d", some_int    );
12    $display("    some_byte = %b", some_byte  );
13    $display("*****");
14  endfunction
15
16  extern function void some_int_inc();
17 endclass
18
19 function void somecls::some_int_inc();
20   some_int++;
21 endfunction
```

Testbench Code:



The screenshot shows a code editor with two tabs: 'ex1_tb.sv' and 'ex3_tb.sv'. The 'ex1_tb.sv' tab is active, displaying the following Verilog testbench code:

```
1 `include "somecls.sv"
2
3 module toptb;
4   somecls somecls0, somecls1, somecls2;
5
6   initial begin
7     somecls0 = new();
8     somecls0.some_int = 5;
9     somecls0.some_byte = 8'b10100110;
10    $display("");
11    $display("Displaying data for somecls0");
12    $display("");
13    somecls0.print();
14  end
15 endmodule
```

Output:

```
[vlsi05@CadenceServer3 run]$ source run.sh
irun(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
Loading snapshot digital_lib.top.tb:sv ..... Done
ncsim> source /home/eda/cadence/lnx/INCISIV/icd/icdcm_t1b_016/flow/INCISIV/INCISIV151/15.10.015/lnx86/tools/inca/files/ncsimrc
ncsim> run


Displaying data for somecls0

*****
SumCls Data
*****
    some_int  = 5
    some_byte = 10100110
*****
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
[vlsi05@CadenceServer3 run]$
```

Labwork2

Here we will copy the values from one class object to another where the variables point at the same address in physical memory.

Testbench Code:



```
1 `include "somecls.sv"
2
3 module toptb;
4     somecls somecls0, somecls1;
5
6     initial begin
7         somecls0 = new();
8         somecls0.some_int = 5;
9         somecls0.some_byte = 8'b10100110;
10        $display("");
11        $display("Displaying data for somecls0 before copy");
12        $display("");
13        somecls0.print();
14        somecls1 = new();
15        somecls1 = somecls0;
16        somecls1.some_int = 7;
17        somecls1.some_byte = 8'b11110000;
18        $display("");
19        $display("Displaying data for somecls0 after copy");
20        $display("");
21        somecls0.print();
22        $display("");
23        $display("Displaying data for somecls1 after copy");
24        $display("");
25        somecls1.print();
26
27    end
28 endmodule
```

output

```
[vlsi05@CadenceServer3 run]$ source run.sh
irun(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
Loading snapshot digital_lib.top.tb:sv ..... Done
ncsim> source /home/eda/cadence/lux/INCISIVE/icd/icdcm_tlb_016/flow/INCISIV/INCISIV151/15.10.015/lux86/tools/
inca/files/ncsimrc
ncsim> run

Displaying data for somecls0 before copy

*****
                SumCls Data
*****
    some_int  = 5
    some_byte = 10100110
*****

Displaying data for somecls0 after copy

*****
                SumCls Data
*****
    some_int  = 7
    some_byte = 11110000
*****


Displaying data for somecls1 after copy

*****
                SumCls Data
*****
    some_int  = 7
    some_byte = 11110000
*****
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
[vlsi05@CadenceServer3 run]$
```

Labwork3

Here we will copy the values from one class object to another where the variables point at the different addresses in physical memory. A new address will be assigned for the variables of the somecls1 by the command new somecls0.

Code



```
1 |include "somecls.sv"
2
3 module toptb;
4     somecls somecls0, somecls1;
5
6     initial begin
7         somecls0      = new();
8         somecls0.some_int = 5;
9         somecls0.some_byte = 8'b10100110;
10        $display("");
11        $display("Displaying data for somecls0 before copy");
12        $display("");
13        somecls0.print();
14        somecls1 = new somecls0;
15        somecls1.some_int = 7;
16        somecls1.some_byte = 8'b11110000;
17        $display("");
18        $display("Displaying data for somecls0 after copy");
19        $display("");
20        somecls0.print();
21        $display("");
22        $display("Displaying data for somecls1 after copy");
23        $display("");
24        somecls1.print();
25
26    end
27 endmodule
```

Output

```
[vlsi05@CadenceServer3 run]$ source run.sh
irun(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
Loading snapshot digital_lib.top.tb:sv ..... Done
ncsim> source /home/eda/cadence/lux/INCISIVE/icd/icdcm_t1b_016/flow/INCISIV/INCISIV151/15.10.015/lux86/tools/inca/files/ncsimrc
ncsim> run

Displaying data for somecls0 before copy

*****
SumCls Data
*****
    some_int  = 5
    some_byte = 10100110
*****

Displaying data for somecls0 after copy

*****
SumCls Data
*****
    some_int  = 5
    some_byte = 10100110
*****


Displaying data for somecls1 after copy

*****
SumCls Data
*****
    some_int  = 7
    some_byte = 11110000
*****
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
[vlsi05@CadenceServer3 run]$
```

Labwork4

Here we will assign some values to the class objects by shallow and deep copying.

Code:



```
1 `include "somecls.sv"
2
3 module toptb;
4     somecls somecls0, somecls1, somecls2;
5
6     initial begin
7         somecls0      = new();
8         somecls0.some_int = 5;
9         somecls0.some_byte = 8'b10100110;
10        $display("");
11        $display("Displaying data for somecls0");
12        $display("");
13        somecls0.print();
14
15        somecls1      = new();
16        somecls1.some_int = 52;
17        somecls1.some_byte = 8'b11100111;
18        $display("");
19        $display("Displaying data for somecls1");
20        $display("");
21        somecls1.print();
22
23        somecls0 = somecls1;
24        somecls0.some_int = 87;
25        somecls0.some_byte = 8'b00100010;|
26        $display("");
27        $display("Displaying data for somecls0");
28        $display("");
29        somecls0.print();
30        $display("");
31        $display("Displaying data for somecls1");
32        $display("");
33        somecls1.print();
34
35        somecls2 = new somecls1;
36
37        somecls2.some_int = 34;
38        somecls2.some_byte = 8'b11110110;
39
40        somecls1.some_int = 67;
41        somecls1.some_byte = 8'b10100100;
```

```

43     $display("");
44     $display("Displaying data for somecls1");
45     $display("");
46     somecls1.print();
47     $display("");
48     $display("Displaying data for somecls2");
49     $display("");
50     somecls2.print();
51 end
52 endmodule

```

Output:

```

[vlsi05@CadenceServer3 run]$ source run.sh
irun(64): 15.10-s015: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
file: ../src/toptb.sv
    module digital_lib.toptb:sv
        errors: 0, warnings: 0
        Caching library 'digital_lib' ..... Done
    Elaborating the design hierarchy:
    Top level design units:
        $unit_0x0af29007
        toptb
    Building instance overlay tables: ..... Done
    Generating native compiled code:
        digital_lib.$unit_0x0af29007 :compilation_unit <0x2f8190cd>
            streams: 0, words: 0
        digital_lib.$unit_0x0af29007 :compilation_unit <0x3a6ffcc3>
            streams: 9, words: 6962
        digital_lib.toptb:sv <0x1bfe8b8d>
            streams: 1, words: 13299
    Building instance specific data structures.
    Loading native compiled code: ..... Done
    Design hierarchy summary:
        Instances Unique
    Modules:          1      1
    Registers:         7      9
    Initial blocks:    1      1
    Compilation units: 1      1
    SV Class declarations: 1      1
    SV Class specializations: 1      1
    Writing initial simulation snapshot: digital_lib.toptb:sv
    Loading snapshot digital_lib.toptb:sv ..... Done
ncsim> source /home/eda/cadence/lux/INCISIV/icd/icdcm_t1b_016/flow/INCISIV/INCISIV151/15.10.015/lux86/tools/inca/files/ncsimrc
ncsim> run

```

```

Displaying data for somecls0

*****
SumCls Data
*****
some_int  = 5
some_byte = 10100110
*****

Displaying data for somecls1

*****
SumCls Data
*****
some_int  = 52
some_byte = 11100111
*****

Displaying data for somecls0

*****
SumCls Data
*****
some_int  = 87
some_byte = 00100010
*****

Displaying data for somecls1

*****
SumCls Data
*****
some_int  = 87
some_byte = 00100010
*****

Displaying data for somecls1

*****
SumCls Data
*****
some_int  = 67
some_byte = 10100100
*****

Displaying data for somecls2

*****
SumCls Data
*****
some_int  = 34
some_byte = 11110110
*****
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
[vlsi05@CadenceServer3 run]$ █

```

When we copied somecls1 from somecls0 with shallow copy, the values changed for both the classes together. But when we copied somecls2 from somecls1 with deep copy, assigning value to the first did not change corresponding values for the latter

Labwork5

We will now design a simple counter along with a testbench that is connected via an interface.

Design:

```
design.sv
1 // Code your design here
2 module counter(clk, rst, load, data, out);
3   input clk;
4   input rst;
5   input load;
6
7   input [7:0] data;
8   output reg [7:0] out;
9
10  always @(posedge clk) begin
11    if(rst) out <= 0;
12    else if (load) out <= data;
13    else #8 out <= out + 1;
14  end
15 endmodule
```


Interface:

```
testbench.sv  interface.sv
1 // Code your testbench here
2 // or browse Examples
3 interface counter_interface(input bit clk, rst);
4
5   logic [7:0] data;
6   logic [7:0] out;
7   logic load;
8
9   clocking clocking_cb @(posedge clk);
10  default input #1 output #2;
11  input out;
12  output data;
13  output load;
14  endclocking
15
16  clocking clocking_cb_b @(posedge clk);
17  default input #3 output #1;
18  input out;
19  endclocking
20  |
21 endinterface
```

Testbench:

```
testbench.sv  interface.sv  +
1  `include "interface.sv"
2
3  module tb_top;
4      logic clk;
5      logic rst;
6      logic [7:0] data_rcv_a;
7      logic [7:0] data_rcv_b;
8      counter_interface c_if(clk,rst);
9
10     initial begin
11         clk = 0;
12         c_if.clocking_cb.load <= 0;
13         c_if.clocking_cb.data <= 0;
14         rst = 1;
15         #10;
16         rst = 0;
17     end
18
19     initial forever #5 clk=~clk;
20     initial begin
21         repeat(5) @(c_if.clocking_cb);
22         c_if.clocking_cb.data <= 8'b01101100; //6c
23         c_if.clocking_cb.load <= 1;
24         @(c_if.clocking_cb);
25         c_if.clocking_cb.load <= 0;
26         repeat (5) @(c_if.clocking_cb);
27         data_rcv_a = c_if.clocking_cb.out;
28         data_rcv_b = c_if.clocking_cb_b.out;
29         $display("");
30         $display("Data Received for a is %0h @%0t ns", data_rcv_a, $time);
31         $display("Data Received for b is %0h @%0t ns", data_rcv_b, $time);
32         $display("");
33         #200;
34         $finish;
35     end
36
37     counter dut(
38         .clk(clk),
39         .rst(rst),
40         .data(c_if.data),
41         .load(c_if.load),
42         .out(c_if.out));
43
44     initial begin
45         $dumpfile("dump.vcd");
46         $dumpvars;
47     end
48     |
49 endmodule
50
```

EPwave:



Here, as soon as reset ends, counter starts counting the posedges. The first count is seen after 8ns of the posedge since there was a #8 delay in the counter module. In real designs, delay in design module is not realizable but here we are ignoring it for the experiment.

Counter counts up to 4 in a similar manner and we can see the output in 'out' signal from the interface. The data and load are set 2ns after posedge of clk. Once load goes high, the counter loads the data at the next posedge of clock ignoring its current count value 4. Then it keeps counting as before. The data_rcv_a signal is set to sample 'out' 1ns before posedge and data_rcv_b is set to sample input 3ns before posedge. Because of this difference the values are different as seen.

Labwork6

We will now design an ALU module along with a layered testbench

Design:

```
design sv
1 // Code your design here
2 module alu (out,a,b,s,clk);
3   input clk;
4   input [7:0]a,b;
5   input [3:0]s;
6   output [15:0] out;
7   reg [15:0] out;
8   always@(posedge clk) begin
9     case(s)
10      4'b0000: out=a+b; //8-bit addition
11      4'b0001: out=a-b; //8-bit subtraction
12      4'b0010: out=a*b; //8-bit multiplication
13      4'b0011: out=a/b; //8-bit division
14      4'b0100: out=a%b; //8-bit modulo division
15      4'b0101: out=a&b; //8-bit logical and
16      4'b0110: out=a||b; //8-bit logical or
17      4'b0111: out=!a; //8-bit logical negation
18      4'b1000: out=~a; //8-bit bitwise negation
19      4'b1001: out=a&b; //8-bit bitwise and
20      4'b1010: out=a|b; //8-bit bitwise or
21      4'b1011: out=a^b; //8-bit bitwise xor
22      4'b1100: out=a<<1; //left shift
23      4'b1101: out=a>>1; //right shift
24      4'b1110: out=a+1; //increment
25      4'b1111: out=a-1; //decrement
26    endcase
27  end
28 endmodule
```

Interface:

```
testbench.sv  interface.sv x driver.sv x transaction.sv x monitor.sv x generator.sv
scoreboard.sv x environment.sv x testcase01.sv x README.md x +

1 interface alu_interface(input clk);
2     logic [7:0] a,b;
3     logic [3:0] s;
4     logic [15:0] out;
5
6     clocking driver_cb @(negedge clk);
7         default input #3 output #2;
8         output a,b,s;
9     endclocking
10
11    clocking monitor_cb @(posedge clk);
12        default input #3 output #2;
13        input a,b,s,out;
14    endclocking
15
16    modport DRIVER(clocking driver_cb, input clk);
17    modport MONITOR(clocking monitor_cb, input clk);
18
19    /*the input or output director for modport definition will
    come from the clocking block and will be as it is defined
    there, if smth is defined as output in the clocking block, so
    will it be in the modport */
20
21 endinterface
```

Transaction:

```
testbench.sv  interface.sv x driver.sv x transaction.sv x monitor.sv x generator.sv
scoreboard.sv x environment.sv x testcase01.sv x README.md x +


1 class transaction;
2
3     rand bit[7:0] a;
4     rand bit[7:0] b;
5     rand bit[3:0] s;
6     bit[15:0] out;
7
8 endclass
9
10 // interface class is the wire group connecting modules, this
    class helps select which wire will be driven at what clock
    edge
11
12 //transaction class is the data packet to be driven through
    corresponding wires
```

Driver:

```
testbench.sv | interface.sv | driver.sv | transaction.sv | monitor.sv | generator.sv
scoreboard.sv | environment.sv | testcase01.sv | README.md | +

1 class driver;
2 //main duty is to link msgs among connected blocks and to
  produce output signals for DRIVER modeport so the necessary
  variables are:
3
4 mailbox gen2driv, driv2sb;
5 virtual alu_interface.DRIVER v_aluif;
6 transaction d_trans;
7 event driven;
8
9 //now we need to initialize these variables the moment we
  create a object of this class, so we need to pass them through
  new () function
10
11 function new(mailbox gen2driv, driv2sb, virtual
  alu_interface.DRIVER v_aluif, event driven);
12     this.gen2driv = gen2driv;
13     this.driv2sb = driv2sb;
14     this.v_aluif = v_aluif;
15     this.driven = driven;
16 endfunction
17
18 //now we will define a task to call when we want to drive
  the outputs through transactor
19
20 task main(input int count); //how many packets you wanna
  send is the count
21
22     repeat(count) begin
23         d_trans = new();
24         gen2driv.get(d_trans); //receive driving signals aka
  transaction from upper level
25
26         //now we send these signals to DUT via interface pointer
27         @(v_aluif.driver_cb);
28         //prepare output using transaction
29         v_aluif.driver_cb.a <= d_trans.a;
30         v_aluif.driver_cb.b <= d_trans.b;
31         v_aluif.driver_cb.s <= d_trans.s;
32
33         driv2sb.put(d_trans); //send transaction to scoreboard
34         ->driven; //raise flag
35     end
36
37 endtask
38 endclass
```

Monitor:



The image shows a screenshot of a Verilog IDE with a tabbed interface. The tabs include testbench.sv, interface.sv, driver.sv, transaction.sv, monitor.sv (selected), and generator.sv. Below the tabs, there is a code editor displaying the implementation of a monitor class. The code is as follows:


```
1 class monitor;
2
3     mailbox mon2sb;
4     virtual alu_interface.MONITOR v_aluif;
5     transaction m_trans;
6     event driven;
7
8     function new(mailbox mon2sb, virtual alu_interface.MONITOR
9 v_aluif, event driven);
10         this.mon2sb = mon2sb;
11         this.v_aluif = v_aluif;
12         this.driven = driven;
13     endfunction
14
15     task main(input int count);
16         @(driven)
17         @(v_aluif.monitor_cb);
18
19         repeat(count) begin
20             m_trans = new();
21             //why not use @(alu_interface.monitor_cb); here
22             @(posedge v_aluif.clk);
23
24             //prepare the transaction
25             m_trans.out = v_aluif.monitor_cb.out;
26             //you can not assign values to clocking block input
27             coming from DUT but you can retrieve these values and use them
28             elsewhere
29
30             mon2sb.put(m_trans);
31         end
32     endtask
33 endclass
```

Scoreboard:

```
ibench.sv  interface.sv  driver.sv  transaction.sv  monitor.sv  generator.sv  scoreboard.sv
icase01.sv  README.md  +

1 class scoreboard;
2   mailbox driv2sb;
3   mailbox mon2sb;
4
5   transaction d_trans;
6   transaction m_trans;
7   event driven; //this is redundant
8
9   function new(mailbox driv2sb, mailbox mon2sb);
10    this.driv2sb = driv2sb;
11    this.mon2sb = mon2sb;
12   endfunction
13
14   task main(input int count);
15    //@(driven); this is not necessary here since msg putting and getting are b
assignment
16    $display("----Scoreboard Test Starts-----");
17    repeat(count) begin
18        infer();
19        m_trans = new();
20        mon2sb.get(m_trans);
21        report();
22    end
23    $display("-----Scoreboard Test Ends-----");
24   endtask: main
25
26
27   task infer();
28       d_trans = new();
29       driv2sb.get(d_trans);
30
31       // Logic for computing d_trans.out based on d_trans.s
32       if (d_trans.s == 0) d_trans.out = d_trans.a + d_trans.b;
33       else if (d_trans.s == 1) d_trans.out = d_trans.a - d_trans.b;
34       else if (d_trans.s == 2) d_trans.out = d_trans.a * d_trans.b;
35       else if (d_trans.s == 3) d_trans.out = d_trans.a / d_trans.b;
36       else if (d_trans.s == 4) d_trans.out = d_trans.a % d_trans.b;
37       else if (d_trans.s == 5) d_trans.out = d_trans.a && d_trans.b;
38       else if (d_trans.s == 6) d_trans.out = d_trans.a || d_trans.b;
39       else if (d_trans.s == 7) d_trans.out = !d_trans.a;
40       else if (d_trans.s == 8) d_trans.out = ~d_trans.a;
41       else if (d_trans.s == 9) d_trans.out = d_trans.a & d_trans.b;
42       else if (d_trans.s == 10) d_trans.out = d_trans.a | d_trans.b;
43       else if (d_trans.s == 11) d_trans.out = d_trans.a ^ d_trans.b;
44       else if (d_trans.s == 12) d_trans.out = d_trans.a << 1;
45       else if (d_trans.s == 13) d_trans.out = d_trans.a >> 1;
46       else if (d_trans.s == 14) d_trans.out = d_trans.a + 1;
47       else if (d_trans.s == 15) d_trans.out = d_trans.a - 1;
48   endtask
49
50   task report();
51       if (m_trans.out != d_trans.out) begin
52           $display("Failed: a=%d b=%d s=%d Expected out=%d Resulted out=%d",
53               d_trans.a, d_trans.b, d_trans.s, d_trans.out, m_trans.out);
54       end else begin
55           $display("Passed: a=%d b=%d s=%d Expected out=%d Resulted out=%d",
56               d_trans.a, d_trans.b, d_trans.s, d_trans.out, m_trans.out);
57       end
58   endtask: report
59
60 endclass: scoreboard
61
62
63
```

Generator:




The screenshot shows a Verilog IDE interface. At the top, there is a project explorer with tabs for various files: testbench.sv, interface.sv, driver.sv, transaction.sv, monitor.sv, generator.sv (selected), scoreboard.sv, environment.sv, testcase01.sv, and README.md. Below the explorer is a code editor displaying the content of generator.sv. The code defines a class 'generator' with a mailbox 'gen2driv' and a transaction 'g_trans'. It includes a 'new' function and a 'main' task that uses a 'repeat' loop to create and put transactions into the mailbox. Comments explain the purpose of the custom transaction class and the behavior of object inheritance.

```
1 `include "transaction.sv"
2
3 class generator;
4     mailbox gen2driv;
5     transaction g_trans, custom_trans;
6
7     function new(mailbox gen2driv);
8         this.gen2driv = gen2driv;
9     endfunction
10
11     task main(input int count);
12         repeat(count) begin
13             g_trans = new();
14             g_trans = new custom_trans;
15             //custom trans is useful if we wanna assign constraints
16             //on randomization through this custom class
17             assert(g_trans.randomize());
18             gen2driv.put(g_trans);
19         end
20     endtask
21 endclass
22
23 //if we define baseclass a and derived_class b as two objects
24 //and do a = new b, then a wont be able to access the extra
25 //methods (functions and tasks) or fields in b. a will follow
26 //the structure of baseclass only but will copy the common base
27 //data from b.
```


Environment:

```
testcase01.sv  README.md  +
1  `include "generator.sv"
2  `include "driver.sv"
3  `include "monitor.sv"
4  `include "scoreboard.sv"
5
6  class environment;
7      mailbox gen2driv;
8      mailbox driv2sb;
9      mailbox mon2sb;
10     generator gen;
11     driver driv;
12     monitor mon;
13     scoreboard scb;
14
15     event driven;
16     virtual alu_interface v_aluif;|
17     function new(virtual alu_interface v_aluif);
18         this.v_aluif = v_aluif;
19         gen2driv = new();
20         driv2sb = new();
21         mon2sb = new();
22
23         gen = new(gen2driv);
24         driv = new(gen2driv, driv2sb, v_aluif.DRIVER, driven);
25         mon = new(mon2sb, v_aluif.MONITOR, driven);
26         scb = new(driv2sb, mon2sb);
27     endfunction
28
29     task main(input int count);
30         //main task of environment is to invoke these and to invoke them, you need to create them
first in the function block, to create them you need to pass the mailbox as arguments and so
create mailboxes annd other argument such as event trigger through them too
31
32         //begin-end runs them sequentially and fork-join runs them concurrently, concurrently
running them is essential to ensure all the components are running on the same timeline in
realtime
33         fork
34             gen.main(count);
35             driv.main(count);
36             mon.main(count);
37             scb.main(count);
38         join
39         $finish;
40     endtask
41
42 endclass
```

Testbench:



The image shows a screenshot of a Verilog code editor. At the top, there is a tab bar with the following tabs: 'testbench.sv' (active), 'interface.sv', 'driver.sv', 'transaction.sv', 'monitor.sv', 'generator.sv', 'scoreboard.sv', 'environment.sv', 'testcase01.sv', and 'README.md'. Below the tabs is a code window displaying the content of 'testbench.sv'. The code is as follows:

```
1 |`include "testcase01.sv"
2 |`include "interface.sv"
3 |
4 |module testbench;
5 |    bit clk;
6 |
7 |    initial begin
8 |        forever #5 clk=~clk;
9 |    end
10 |
11 |    int count = 5;
12 |    alu_interface aluif(clk);
13 |
14 |    test test01(count, aluif);
15 |
16 |    initial begin
17 |        $dumpfile("dump.vcd");
18 |        $dumpvars;
19 |    end
20 |
21 |    alu DUT(
22 |        .a(aluif.a),
23 |        .b(aluif.b),
24 |        .s(aluif.s),
25 |        .out(aluif.out),
26 |        .clk(clk)
27 |    );
28 |
29 |endmodule
```

Testcase01:

```
testcase01.sv x README.md +
1 `include "environment.sv"
2
3 //program block is used to avoid race conditions by being run after module block. Ensures the
testbench (program) logic always runs after the DUT logic (module) in the same simulation
timestep.
4
5 program test(input int count, alu_interface aluif);
6     environment env;
7
8     class testcase01 extends transaction;
9         constraint c_s{
10             s inside {[0:15]};
11         }
12     endclass
13
14     initial begin
15         testcase01 testcase01handle;
16         testcase01handle = new();
17
18         env = new(aluif);
19         env.gen.custom_trans = testcase01handle;
20         env.main(count);
21     end
22 endprogram
23
24
```

Output:

```
Log Share
[2024-10-15 02:37:15 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv
TOOL: xrun 23.09-s001: Started on Oct 14, 2024 at 22:37:16 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
    $unit_0x67f934e9
    testbench
Loading snapshot worklib.testbench:sv ..... Done
SVSEED default: 1
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
---Scoreboard Test Starts-----
Passed: a= 5 b= 79 s=12 Expected out= 10 Resulted out= 10
Passed: a=140 b=220 s= 2 Expected out=30800 Resulted out=30800
Passed: a= 48 b= 30 s=14 Expected out= 49 Resulted out= 49
Passed: a=229 b= 32 s=15 Expected out= 228 Resulted out= 228
Passed: a=126 b=120 s= 8 Expected out=65409 Resulted out=65409
-----Scoreboard Test Ends-----
Simulation complete via $finish(1) at time 65 NS + 3
./environment.sv:42 $finish;
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Oct 14, 2024 at 22:37:17 EDT (total: 00:00:01)
Done
```

Report Task1:

Intentionally introduce some bugs in the RTL code of the ALU and use layered testbench to identify the bugs. Modify your testbench to increase coverage as much as possible and to identify all the errors.

Code changes:

```
design.sv +
1 // Code your design here
2 module alu (out,a,b,s,clk);
3   input clk;
4   input [7:0]a,b;
5   input [3:0]s;
6   output [15:0] out;
7   reg [15:0] out;
8   always@(posedge clk) begin
9     case(s)
10      4'b0000: out=a+b; //8-bit addition
11      4'b0001: out=b; //8-bit subtraction //ERROR
12      4'b0010: out=a*b; //8-bit multiplication
13      4'b0011: out=a/b; //8-bit division
14      4'b0100: out=a%b; //8-bit modulo division
15      4'b0101: out=a&b; //8-bit logical and
16      4'b0110: out=a|b; //8-bit logical or
17      4'b0111: out=!a; //8-bit logical negation
18      4'b1000: out=a; //8-bit bitwise negation //ERROR
19      4'b1001: out=a&b; //8-bit bitwise and
20      4'b1010: out=a|b; //8-bit bitwise or
21      4'b1011: out=a^b; //8-bit bitwise xor
22      4'b1100: out=a<<1; //left shift
23      4'b1101: out=a>>1; //right shift
24      4'b1110: out=a+1; //increment
25      4'b1111: out=a-1; //decrement //ERROR
26    endcase
27  end
28 endmodule
```

Output:

```
Log Share
[2024-10-15 02:47:39 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Oct 14, 2024 at 22:47:39 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
    $unit_0x67f934e9
    testbench
Loading snapshot worklib.testbench:sv ..... Done
SVSEED default: 1
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
```

```

---Scoreboard Test Starts-----
Passed: a= 5 b= 79 s=12 Expected out= 10 Resulted out= 10
Passed: a=140 b=220 s= 2 Expected out=30800 Resulted out=30800
Passed: a= 48 b= 30 s=14 Expected out= 49 Resulted out= 49
Failed: a=229 b= 32 s=15 Expected out= 228 Resulted out= 230
Failed: a=126 b=120 s= 8 Expected out=65409 Resulted out= 126
Passed: a=135 b=102 s=13 Expected out= 67 Resulted out= 67
Failed: a=171 b=162 s=15 Expected out= 170 Resulted out= 172
Passed: a= 19 b=250 s= 2 Expected out= 4750 Resulted out= 4750
Passed: a= 74 b=142 s=14 Expected out= 75 Resulted out= 75
Passed: a=226 b= 15 s= 0 Expected out= 241 Resulted out= 241
Passed: a= 59 b= 77 s= 5 Expected out= 1 Resulted out= 1
Passed: a=169 b=178 s= 7 Expected out= 0 Resulted out= 0
Passed: a=155 b=137 s= 9 Expected out= 137 Resulted out= 137
Passed: a= 6 b= 87 s= 4 Expected out= 6 Resulted out= 6
Passed: a= 66 b= 46 s=13 Expected out= 33 Resulted out= 33
Passed: a=247 b=207 s= 9 Expected out= 199 Resulted out= 199
Passed: a= 78 b=126 s= 2 Expected out= 9828 Resulted out= 9828
Passed: a=188 b=210 s= 6 Expected out= 1 Resulted out= 1
Passed: a=224 b=179 s= 9 Expected out= 160 Resulted out= 160
Passed: a=161 b=168 s=12 Expected out= 322 Resulted out= 322
-----Scoreboard Test Ends-----

```

Here, even though we introduced three intentional errors, all the bugs are not identified due to a random selection of test cases. Now we will use cyclic randomization for select signal to ensure we run all the possible ALU operations.


Changed code:

```

1 class transaction;
2
3     rand bit[7:0] a;
4     rand bit[7:0] b;
5     randc bit[3:0] s;
6     bit[15:0] out;
7
8 endclass

```

Here the possible variation for s signal was just 16 and so using cyclic randomization for 20 random testcases ensured we would get errors for all possible ALU operation.



```
24
25 task main(input int count);
26     g_trans = new();
27     g_trans = new custom_trans;
28     //custom trans is useful if we wanna assign constraints on
    randomization through this custom class
29     repeat(count) begin
30         assert(g_trans.randomize()) //no semicolon here
31         else $fatal("Randomization failed!");
32
33         copy_trans = new();
34         copy_trans = new g_trans;
35
36         gen2driv.put(copy_trans);
37         //print_mailbox();
38     end
39 endtask
40
41 endclass
```

We will also need to change the generator function to declare `g_trans` object out of repeat. If we kept it inside repeat, it would create a new instance every time and the cyclic randomization would not be able to keep track. But declaring the object once would make all the values in `gen2driv` mailbox same. So, we had to do a deep copy of the object and declare a new object called `copy_trans` in the scope of repeat.

Output:


```
---Scoreboard Test Starts-----
Passed: a=159 b=122 s=12 Expected out= 318 Resulted out= 318
Passed: a=199 b=209 s= 2 Expected out=41591 Resulted out=41591
Passed: a=174 b=160 s= 4 Expected out= 14 Resulted out= 14
Passed: a= 3 b=138 s=14 Expected out= 4 Resulted out= 4
Failed: a=138 b= 20 s=15 Expected out= 137 Resulted out= 139
Passed: a= 22 b= 85 s= 7 Expected out= 0 Resulted out= 0
Passed: a= 99 b=155 s= 0 Expected out= 254 Resulted out= 254
Passed: a=234 b=148 s= 3 Expected out= 1 Resulted out= 1
Passed: a= 20 b= 83 s= 9 Expected out= 16 Resulted out= 16
Passed: a=216 b=124 s= 6 Expected out= 1 Resulted out= 1
Failed: a= 26 b=123 s= 1 Expected out=65439 Resulted out= 123
Passed: a=137 b= 71 s= 5 Expected out= 1 Resulted out= 1
Failed: a=188 b= 96 s= 8 Expected out=65347 Resulted out= 188
Passed: a= 92 b= 1 s=13 Expected out= 46 Resulted out= 46
Passed: a=219 b=137 s=10 Expected out= 219 Resulted out= 219
Passed: a= 99 b= 68 s=11 Expected out= 39 Resulted out= 39
Failed: a=200 b= 87 s=15 Expected out= 199 Resulted out= 201
Passed: a= 76 b=183 s= 2 Expected out=13908 Resulted out=13908
Failed: a=226 b=179 s= 8 Expected out=65309 Resulted out= 226
Failed: a=115 b= 36 s= 1 Expected out= 79 Resulted out= 36
-----Scoreboard Test Ends-----
```

Report Task2

Report the performance of your testbench and suggest testing strategies that can enhance coverage, reduce verification time and efforts.


Code changes:

To measure coverage, we modified the testbench to measure from interface signals at posedge of clock. We also used a different tool since the free version of EDA does not allow coverage built-in methods to be used in Xcelium.



```
26 //use any other tool than xelium for coverage, free version does not enable
27 //for this tool option. choose Aldec Riviera Pro instead.
28 coveragegroup alu_coverage;
29   coverpoint aluif.a { bins all_a[] = {[0:255]}; }
30   coverpoint aluif.b { bins all_b[] = {[0:255]}; }
31   coverpoint aluif.s { bins all_s[] = {[0:15]}; }
32   cross aluif.a, aluif.b, aluif.s;
33 endgroup
34
35 alu_coverage cg;
36 initial begin
37   cg = new(); // Create coverage group instance
38 end
39
40 // Sample the coverage group on each clock cycle
41 always @(posedge clk) begin
42   cg.sample();
43 end
44
45
46
47 initial begin
48   $dumpfile("dump.vcd");
49   $dumpvars;
50 end
51
52
53 final begin
54   $display("Coverage Results:");
55   $display("Total Coverage: %0d%%", cg.get_coverage());
56   $finish;
57 end
58
```

Output coverage reports:



The screenshot shows a log window with a title bar containing 'Log' and 'Share' buttons. The log text is as follows:

```
# RUNTIME: Info: RUNTIME_0068 environment.sv (42): $finish called.  
# KERNEL: Time: 1015 ns, Iteration: 1, Instance: /testbench/test01, Process: @INITIAL#14_0@.  
# KERNEL: stopped at time: 1015 ns  
# VSIM: Simulation has finished. There are no more test vectors to simulate.  
# KERNEL: Coverage Results:  
# KERNEL: Total Coverage: 41% with 100 test combinations  
# RUNTIME: Info: RUNTIME_0068 testbench.sv (56): $finish called.  
# KERNEL: Time: 1015 ns, Iteration: 1, Instance: /testbench, Process: @FINAL#53_4@.  
# ACDB: Covergroup Coverage data has been saved to "fcover.acdb" database.  
# VSIM: Simulation has finished.
```

Here the functional coverage is just 41% with 100 test cases.

Ways to increase functional coverage:

Adding constraint to add more corner cases, i.e max and min values of a and b will help evaluating the performance better, Also, keeping track of a,b and s values to generate unique combinations only will help with the coverage too. We also need to use assertion to ensure only valid and successful cases are included in the functional coverage calculation.