

## North South University

#### Department of Electrical & Computer Engineering

#### Lab Report

**Experiment No:** 

01

**Experiment Title:** 

Digital Logic and Boolean Functions

**Course Code:** 

CSE231L

Section:

10

Course Name:

Digital Logic Design Lab

Lab Group #:

07

Written By:

Tawhid Hasan (ID-2413054042)

Date of Experiment:

27/09/2025

Date of Submission:

04/10/2025

| Group Members ID: | Group Members Name:  |  |
|-------------------|----------------------|--|
| 2413054042        | Tawhid Hasan         |  |
| 2413692042        | Tasvirul Hasan Riyad |  |
| 2411600042        | Md Tayasshuk Imam    |  |
| 2322723642        | Md Mafiul Haque      |  |

## Lab-1: Digital Logic and Boolean Functions

digital electrocnic. By perstroming a specific specific Objective: The main goal of the lab was to understand the fundamental principles of the basic logic gates and hands-on experience with the gates we usually only study in theory, including AND, OR, NOT, NAND, NOR, XOR. We also aimed to understand how Boolean functions can be presented using touth table logic diagrams peppesented using touth table, logic diagrams and Boolean Algebra and also to prove the extension of inputs of AND and OR gates using Associate law. Experiment 1: Interduction to Bosic Loyle Grates.

## HOTH List of Equipment: Is also lossipal A seton and trafted

- 1. Trainer Board.
  - 2. Connecting Wines.
  - 3. ICs:
  - 2-input AND gate. · 7408 Quadruple
  - 2-input OR gate. · 7432 Ouadpuple
  - . 7404 Hex Inventers (NOT garte)
- · 7400 Quadruple 2-input NAND gate · 7402 Quadruple 2-input NOR gate
- 2-input XOR gate. · 7486 Quadruple


Theory: Logic gotes are basic building block in digital electronic. By personning a specific operation on binarry inputs, it produces a single output. The behaviour of these gates is defined by their that tables, which shows the output for every possible combination of inputs. Boolean algebra provides a mathematical way for analyzing and simplifying the logic circuits. Combinational logic circuits are that type of circuit where the output depends on only current inputs. extension of inputs of AND and OR Artes

woing Associate low. Experiment-1: Introduction to Basic Logic Grates. AND Grate: A logical gate that produces a HIGH output only when all of the inputs are HIGH. Book Sporth Table:

4> Symbol:

(shap TOM) astasyal xsH1 1C: 7408 Quadruple 2-input AND Grate.

. Files Condouble 2-input XOR Note.




XOR Grate: OR Gate: This legic Les Trouth Tables coldat Mugical XOR ABB NOR Grates Ly Touth Table: Ly Symbol: NOR A+B #Experimental Data Table; NORNANDXOR

Experiment-2: Constructing 3-input AND & OR Gates.

Grates from 2-input AND & OR gates.


cipcuit diagram:



# Experimental Data Table:

| ABC | F=ABC | F=A+B+C | nto() | lotasi | midedx | 1 |
|-----|-------|---------|-------|--------|--------|---|
| 000 | 0     | 0       |       |        |        |   |
| 001 | 0     | 130     | WA ST | DA-,   | 5 3 A  |   |
| 010 | 0     | 1       |       |        | 000    |   |
| 011 | 0     | 1       |       |        |        |   |
| 100 | 0     | 1       |       |        |        |   |
| 101 | 0     | 1       |       |        |        |   |
| 110 | 0     | 1       |       |        | \$ E O |   |
| 111 | 1     | 1       |       |        |        |   |
|     |       |         |       |        | in Det |   |
|     |       |         |       |        | 941    |   |
|     |       |         |       | 5      |        |   |

# Experiment-3: Implementation of Boolean Functions. Cincuit diagram:



### # Experimental Data Table:

| N.     |  |   |   |
|--------|--|---|---|
| In=A'C | I=AB   | 13=BC   | F=I1+I2+I3  |
| 0      | 0  | 0   | 0   |
| 1      | 0  | 0   | 1   |
| 0      | 0  | 0   | 0   |
| 1      | 0  | 1   | 1   |
| 0      | 1  | 0   | 1   |
| 0      | 1  | 0   | 1   |
| 0      | 0  | 0   | 0   |
| 0      | 0  | 1   | 1   |
|        | I <sub>2</sub> =A'C<br>0<br>1<br>0<br>0<br>0 | I <sub>2</sub> =A'C I <sub>2</sub> AB'  0 0 1 0 0 1 0 1 0 1 0 1 0 0 0 1 0 0 | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ |

## # Question and Answers:

1. What are the names of the ICs that you would need if you wanted to use 13 AND gates 12 NOT gates and 15 NOR gates in a cincuit? How many of each IC would you need?

Answer:
AND gates: IC 7408, for 13 gates [13/4] = 4 ICs NOT gates: IC 7404, for 12 gates [12/6] = 2 ICs NOR gates: IC 7402, for 15 gates [15/4] = 4 ICs

2. How can you power your logic ICs if the +5V port of your trainer board stops working?

Answers of the 450 port of my trainer board stops working, I will power the logic ICs from the trainer input toggle switches bie typion out and the soult

stop 2000x orob soldst ithrait

3. Explain the Associative Law of Boolean algebra. Answer: The Associative Law of Boolean algebra states that, when personning the same operation (AND or OR) on more than two variables, the order of grouping the variables does not change the Jinal pesult.

EDIP For AND: A. (B.C) = (A.B).C

13 For OR: A+ (B+C) = (A+B)+CMA

4. What is tputh table? Draw the trouth Answer:

Answer:

A Frouth table is a chart A that lists all possible input o combinations of a digital circuits of and shows the coppesponding 1 output for each one.

Hence in the right side this is a trouth table Jon XNOR gate.


5. Let us assume you have two logical inputs A and B. If you pass A and B through a NAND gate and then pass the output of the NAND gate through a NOT gate, what logical operation will your final output neppesent? What is the name of the Boolean Algebra theorem that can be used to find this answer?

Answer: passing. A and B through NAND gate will give the output as (AB)', Then passing the output through a NOT gate will give ((AB)')' = (AB) that means the final output will nepnesent AND operation. Here double negation theorem can be used to find this answer and the name of it is Involution.

6. Draw the IC Diagram for the circuit in Figure F.3.1. In place of the logic gotes, draw the ICs and all the connections required to make the circuit work.

Answer:

signi Answering of the tugari bount abording H. (CP.T.P) 1.



the output depends only on A and B.

the most complex part of the no

Not the same but similar method will be work for a 3-input or gate. Here the third input should be connected to a permanent logic LOW (0), Since A+B+0 = A+B, the output depends only on A and B.

tymall-Discussion: +A. timonio =NF priblind

Doning the lab session, we sinst tested each basic logic gate IC. From the sinst test pun our ICs were working perfectly. The LED outputs for the AND, OR and NOT gates matched the theoritical truth tables perfectly. But for the NAND, NOR and XOR everything were not perfect. In our second attempt using NAND IC we got the perfect result.

After the first experiment, we build a circuit of 3-input gates, the practical result confirmed the associative Law. (P.T.O)


We saw that the LED Jorn the 3-input AND gate lonly lit up when all the three est of Howitchesswere, ON. , not soon third input should be connected to print


For the sinal and thind expeniment, the implementation of Fr= A'C+AB'+BC the most complex part of the lab session. We faced some difficulties in building the circuit. At our diastattempt the nesult was different from the touth table. Then we again checked all the connection and then everything worsked pen-Jectly and we The presult matched with the gotes matched the stables watched the balatat

Overall, the lab session was very helpful to learn and get hands-on experience on concept of Boolean algebra, touth table, ICs, and working circuits.

mailroso Hospitasori tositosoria sut esstat tugai-e lo

evol avitais area sit by





#### F. Data Sheet

#### F.1 Introduction to Basic Logic Gates




Figure F.1.1: Pin configurations of gates in ICs

| Input<br>A B | $AND \\ F = A \cdot B$ | OR $F = A + B$ | $ \begin{array}{c} NAND \\ F = \overline{A \cdot B} \end{array} $ | $XOR$ $F = A \oplus B$ | $F = \frac{NOR}{A + B}$ |
|--------------|------------------------|----------------|---|------------------------|-------------------------|
| 0 0          | 0                      | 0              | 2   | 0                      | 1                       |
| 0 1          | 0                      | 1              | 1   | 1                      | 0                       |
| 10           | 0                      | 1              | 1   | 1                      | 0                       |
| 1 1          | 1                      | 1              | 0   | 0                      | 0                       |

| Input | NOT                |  |
|-------|--------------------|--|
| A     | $F = \overline{A}$ |  |
| 0     | 1                  |  |
| 1     | 0                  |  |

Table F.1.1: Truth Table of Logic Gates

#### F.2 Constructing 3-input AND & OR gates from 2-input AND & OR gates

| ABC   | F = ABC | F = A + B + C |
|-------|---------|---------------|
| 000   | 0       | 0             |
| 0 0 1 | 0       | 1             |
| 010   | 0       | 1             |
| 011   | 0       | 1             |
| 100   | 0       | 1             |
| 101   | 0       | 1             |
| 110   | 0       | 1             |
| 111   | 1       | 1             |

Table F.2.1: Truth Tables for 3-input AND and OR

$$F = ABC = (A - B) \cdot C$$
  
 $F = A + B + C = (A + B) + C$ 

Table F.2.2: Expressing 3-input gates as 2-input gates using associative law.




Figure F.2.1: Extension of inputs of AND and OR gates

#### F.3 Implementation of Boolean Functions

| ABC   | $I_1 = A'C$ | $I_2 = AB'$ | $I_3 = BC$ | $F = I_1 + I_2 + I_3$ |
|-------|-------------|-------------|------------|-----------------------|
| 000   | 0           | 0           | 0          | 0                     |
| 0 0 1 | 1           | 0           | 0          | 1                     |
| 010   | 0           | 0           | 0          | 0                     |
| 011   | 1           | 0           | 1          | 2                     |
| 100   | 0           | 1           | 0          | 1                     |
| 101   | 0           | 1           | 0          | 1                     |
| 110   | 0           | 0           | 0          | 0                     |
| 111   | 0           | 0           | 1          | 1                     |
|       |             |             |            |                       |

Table F.3.1: Truth Table for the given Boolean Function




Figure F.3.1: Logic Diagram for the given Boolean Function

