MIPS R-Type Instruction Processor for add, addu, sub, and subu

CS 34200, Computer Organization

Taught by Prof. Izidor Gertner

By David Zhang

Table of Contents

Abstract	1
Introduction	1
Background and Literature Review	1
Components	2
Instruction Register	3
Instruction Decoder	3
32 32-Bit Register Files	4
32-bit adder/subtractor	5
1-bit adder/subtractor	6
Full Adder	6
Top Level Processor	7
Methodology/discussion	7
Testing/Waveforms	8
Conclusion	10
Appendices	11
Appendix A; IR code	11
Appendix B; Instruction decoder code	11
Appendix C; Register File code	13
Appendix D; Register package code	14
Appendix E; Adder/subtractor code	15
Appendix F; One-bit adder/subtractor code	17
Appendix G; Full adder code	18
Appendix H; Adder/subtractor package	18
Appendix I; Top level code	19
Appendix J; Processor Testbench	21

Abstract

This report presents the design and implementation of a MIPS processor that supports R-type arithmetic instructions, specifically add, addu, sub, and subu. The processor architecture consists of 32 general-purpose registers, each 32 bits wide, enabling efficient computation and data manipulation. The project focuses on designing a streamlined datapath and control unit to execute these instructions correctly while adhering to MIPS r-type instruction conventions. By simulating and testing the processor, we validate its correctness and performance. The results demonstrate the successful execution of the target instructions, paving the way for potential extensions such as additional instruction support.

Introduction

For this project, I have designed and simulated a MIPS processor exclusively for the instructions add, addu, sub, and subu in Quartus Prime and Modelsim using VHDL. I would later delve into the specific design implementation chosen in the project and shortcomings/improvements that the implementation has.


Background and Literature Review

MIPS (Microprocessor without Interlocked Pipeline Stages) is a widely studied RISC (Reduced Instruction Set Computing) architecture known for its simplicity and efficiency. Developed in the 1980s, MIPS architecture has played a significant role in academic and industrial applications, providing a foundational model for learning computer architecture and processor design.

The MIPS instruction set consists of three main categories: R-type (register-based), I-type (immediate-based), and J-type (jump-based) instructions. R-type instructions, which this project focuses on, involve operations that require three registers: two source registers and one destination register. These include arithmetic operations such as add (addition with overflow detection), addu (unsigned addition without overflow detection), sub (subtraction with overflow detection), and subu (unsigned subtraction without overflow detection). These instructions are fundamental to arithmetic computations and play an important role in processor functionality.

Several hardware description languages (HDLs), such as Verilog and VHDL, have been used to implement MIPS processors in simulation environments. The choice of implementation strategy impacts factors such as execution speed, hardware complexity, and power consumption. This project adopts a structured approach to designing a MIPS processor that effectively supports R-type arithmetic instructions, emphasizing correctness and efficiency in execution.

Components




The add/sub processor is split up into multiple components:

- The Instruction Register
- The instruction Decoder
- The 32 32-bit register files
- 32-bit adder/subtractor (ALU.vhd)
 - o 1-bit adder/subtrator
 - Full-adder
- Top-level processor


Instruction Register

A single 32-bit register which reads a 32-bit vector from input on a rising clock edge and sends it out to the instruction decoder.




Instruction Decoder

A custom decoder that takes the 32-bit vector from the Instruction register and parses the input into sections according to the MIPS r-type instruction format. Specific signals pertaining to the operation will then be passed to the register files to send the correct data to be processed by the adder and subtractor.



32 32-Bit Register Files



A 3 port register file that takes addresses (Ra and Rb) of two source registers to be sent to the processor and the address (Rw) of a destination register to store the result. This was constructed using an array of 32-bit vectors that uses a built-in decoder to transform the binary address to an integer corresponding to the desired element in the register array.

Fig 4. Enhanced view of 32 32-bit register file from fig1.

32-bit adder/subtractor





Fig 5. Expanded view of adder/subtractor unit

This component takes in control signals from the instruction decoder and determines the operation to perform on the two numbers. It then uses its structure, which is comprised of 32 1-bit adders/subtractors, which are custom-made from a regular full adder to have bit inverting capabilities to perform subtraction and carryout overflow detection for signed operations.


1-bit adder/subtractor

This is a modified full adder that takes in an extra value for bit inversion in cases of subtraction.



Full Adder

The lowest level component that is used to calculate the result of bit addition with carryout and carryin values.



Top Level Processor

Although not a physical component that can be observed through a block, the top-level processor facilitates the movement of data between all the main components.

Methodology/discussion

In implementing my processor in VHDL, some design choices were made to make the final result more efficient and shorter. A regular register is usually comprised of X amount of flip-flops, depending on the size of the information that is to be stored in the register. My implementation involves creating a single 32-bit register by using a vector and then creating a register array of 32 to create a 32 32-bit register file: (refer to Appendix C for full code)

```
entity Register File is
    Port (
        clk
                       : in STD LOGIC;
                      : in STD_LOGIC;
: in STD_LOGIC_VECTOR(4 downto 0); -- Address to be read and sent (corresponding to
        enable
        Ra
busA)
                       : in STD LOGIC VECTOR(4 downto 0); -- Address to be read and sent (corres. to bus B)
                      : in STD_LOGIC_VECTOR(4 downto 0); -- Address to write new value or value from ALU
                      : in STD_LOGIC_VECTOR(31 downto 0); -- Data to be written, sent from ALU (result) out STD_LOGIC_VECTOR(31 downto 0); -- Data to be sent to ALU
         busW
         busA
        busB
                       : out STD_LOGIC_VECTOR(31 downto 0) -- Data to be sent to ALU
    5.7
end Register File;
architecture Behavioral of Register_File is
     type register_array is array(0 to 31) of STD_LOGIC_VECTOR(31 downto 0);
      signal registers : register_array := (
            1 -> x"00000001", -- $1 - 1 (small positive value)

2 -> x"00000002", -- $2 = 2 (small positive value)

3 -> x"FFFFFFFFF", -- $3 = -1 (in 2's complement) or max unsigned value
             4 => x"7FFFFFFF", -- $4 = 2,147,483,647 (MAX_INT - largest positive 32-bit signed int)
             5 -> x"80000000", -- $5 - -2,147,483,648 (MIN_INT - smallest negative 32-bit signed int)
             6 -> x"00000005", -- $6 - 5 (small positive value)
             7 => x"00000000", -- $7 = 0 (smallest unsinged value)
             B => x"00000000A", -- $8 = 10 (small positive value)
            others => {others => '0'}
   );
Fig 8. VHDL Register file implementation
```

Another implementation that differs from the classic style is the use of loops to generate large circuits without the need to initiate each separate component manually. This is usually discouraged since loops are not well implemented in actual hardware and can be resource-wasteful and inefficient. This would lead to longer path times and bottleneck the overall speed of the program. (refer to Appendix E for full code)

```
ALU_GEN: for i in 0 to 31 generate

BIT_ALU: OneBitALU

port map (

A => A(i),

B => B(i),

Cin => carry(i),

BInvert => b_invert,

Operation =>

operation_type,

Sum => result_internal(i),

Cout => carry(i+1)

);
```

Fig 9. Loop used to instantiate 32-bit adder/subtractor

Testing/Waveforms

To test the program's capabilities, I have created a testbench that will run cases of no overflow and overflow for each operation. (refer to Appendix J for full code)

```
STIM PROC: process
begin
   -- initialization
   wait for CLK PERIOD*2;
   -- Case 1: add $9, $1, $2 (1 + 2 = 3, NO OVERFLOW)
   -- 000000 00001 00010 01001 00000 100000
   instruction input <= "0000000001001001001000000100000";
   wait for CLK PERIOD*2;
   -- Case 2: add $10, $4, $1 (MAX INT + 1, OVERFLOW)
   -- 000000 00100 00001 01010 00000 100000
   (positive + positive = negative)
   instruction input <= "000000001010101000000100000";</pre>
   wait for CLK PERIOD*2;
   -- Case 3: addu $11, $1, $2 (1 + 2 = 3, NO OVERFLOW IN
UNSIGNED)
   -- 000000 00001 00010 01011 00000 100001
   instruction input <= "000000000100100101100000100001";
   wait for CLK PERIOD*2;
```

```
-- Case 4: addu $12, $3, $1 (MAX INT + 1, would OVERFLOW in
unsigned operations)
    -- 000000 00011 00001 01100 00000 100001
    -- Note: addu does not detect overflow, result will be 0x00000000
    instruction input <= "00000000011000010110000000100001";
    wait for CLK PERIOD*2;
    -- Case 5: sub $13, $8, $6 (10 - 5 = 5, NO OVERFLOW)
    -- 000000 00100 00110 01101 00000 100010
    instruction input <= "00000000100001100110100000100010";
    wait for CLK PERIOD*2;
    -- Case 6: sub $14, $5, $1 (MIN INT - 1, OVERFLOW)
    -- 000000 00101 00001 01110 00000 100010
    -- This will overflow because 0x80000000 - 1 = 0x7FFFFFFF
(negative - positive = positive)
    instruction input <= "00000000101000010111000000100010";</pre>
    wait for CLK PERIOD*2;
    -- Case 7: subu $15, $8, $6 (10 - 5 = 5, NO OVERFLOW IN
UNSIGNED)
    -- 000000 00100 00110 01111 00000 100010
    -- Note: subu does not detect overflow, but this operation
wouldn't overflow anyway
    instruction input <= "0000000010001100111100000100010";
    wait for CLK PERIOD*2;
    -- Case 8: subu $16, $7, $1 (MIN INT - 1, would OVERFLOW in
signed operations)
    -- 000000 00111 00001 10000 00000 100011
    -- Note: subu does not detect overflow, result will be 0x7FFFFFFF
    instruction_input <= "00000000101010111000000100011";</pre>
    wait for CLK PERIOD*2;
      wait;
      end process;
```

<u> </u>	Mags	
/add_sub_processor_tb/dk	1	
/add_sub_processor_tb/instruction_input	00000000 10000 10 10 11 1000000 1000 11	
☐- /add_sub_processor_tb/result	111111111111111111111111111111111111111	(0000000000000)
/add_sub_processor_tb/overflow	0	
/add_sub_processor_tb/operand1	0111111111111111111111111111111111111	(000000000000000)00000000001011111111
/add_sub_processor_tb/operand2	:00000000000000000000000000000000000000	(00000000000000,)contrateor [0000000000, [000000000, (000000000, [000000000,]000000000,]
/add_sub_processor_tb/CLK_PERIOD	10 ps	10 ps
/add_sub_processor_tb/FUNCT_ADD	100000	10000
// /add_sub_processor_tb/FUNCT_ADDU	100001	100001
☐-4 /add_sub_processor_tb/FUNCT_SUB	100010	100010
🗗 🔷 /add_sub_processor_tb/FUNCT_SUBU	100011	100011

Fig 10. Waveform output for processor on Modelsim

Referring to the cases laid out in the testbench code on the prior page, we can match them to the waveforms to see that the processor is working as intended. Cases 2 and 6 are the only operations that threw an overflow, which is expected since they are add and sub MIPS instructions. We can conclude that the processor works as intended.

Conclusion

In this project, we successfully designed and implemented a MIPS processor that supports fundamental R-type arithmetic instructions, including add, addu, sub, and subu. The processor was developed with a focus on maintaining MIPS architecture conventions while ensuring accurate instruction execution. Through simulation and testing, we verified the functionality and correctness of the implemented design.

Appendices

Appendix A; IR code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity Instruction Register is
    Port (
        clk
               : in STD LOGIC;
        instruction in : in STD_LOGIC_VECTOR(31 downto 0);
        instruction_out : out STD_LOGIC_VECTOR(31 downto 0)
    );
end Instruction Register;
architecture Behavioral of Instruction Register is
begin
    -- Store the instruction during execution time
    process(clk)
    begin
        if rising edge(clk) then
            instruction out <= instruction in;</pre>
        end if;
    end process;
end Behavioral;
```

Appendix B; Instruction decoder code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity Instruction Decoder is
   Port (
       instruction : in STD LOGIC VECTOR(31 downto 0);
       opcode : out STD LOGIC VECTOR(5 downto 0);
                   : out STD LOGIC VECTOR(4 downto 0);
                   : out STD LOGIC VECTOR(4 downto 0);
       rd
                   : out STD LOGIC VECTOR(4 downto 0);
                 : out STD LOGIC VECTOR(4 downto 0);
       funct control: out STD LOGIC VECTOR(1 downto 0); -- Prepare
signal to be sent to ALU
       r_type : out STD_LOGIC -- for r-type confirmation
   );
```

```
end Instruction Decoder;
architecture Behavioral of Instruction Decoder is
    signal opcode internal : STD LOGIC VECTOR(5 downto 0);
    signal funct internal : STD LOGIC VECTOR(5 downto 0);
begin
    opcode internal <= instruction(31 downto 26); -- should be all 0
for r-tpye
    rs <= instruction(25 downto 21);
    rt <= instruction(20 downto 16);
    rd <= instruction(15 downto 11);</pre>
    shamt <= instruction(10 downto 6); -- don't think we are using
this currently
    funct internal <= instruction(5 downto 0); -- code for operation</pre>
    opcode <= opcode internal;</pre>
    process(opcode internal, funct internal)
    begin
        -- Default values
        r type <= '0';
        funct control <= "00";</pre>
        -- For R-type instructions (opcode = 000000)
        if opcode internal = "000000" then
            r type <= '1';
            case funct internal is
                      -- if I do ever add to this, just add more
funct codes and increase function control if needed
                when "100000" => funct control <= "00"; -- add
                when "100010" => funct control <= "01"; -- sub
                when "100001" \Rightarrow funct control \Leftarrow "10"; -- addu (same
ALU operation as add)
                when "100011" => funct control <= "11"; -- subu (same
ALU operation as sub)
                when others => funct control <= "00"; -- Default to
add
            end case;
        end if;
    end process;
end Behavioral;
```

Appendix C; Register File code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity Register File is
    Port (
        clk
                    : in STD LOGIC;
                    : in STD LOGIC;
        enable
                     : in STD LOGIC VECTOR(4 downto 0); -- Address
to be read and sent (corresponding to busA)
                     : in STD LOGIC VECTOR(4 downto 0); -- Address
to be read and sent (corres. to bus B)
                     : in STD LOGIC VECTOR(4 downto 0); -- Address
to write new value or value from ALU
                      : in STD_LOGIC_VECTOR(31 downto 0); -- Data to
be written, sent from ALU (result)
                     : out STD LOGIC VECTOR(31 downto 0); -- Data to
be sent to ALU
                    : out STD LOGIC VECTOR(31 downto 0) -- Data to
       busB
be sent to ALU
   );
end Register File;
architecture Behavioral of Register File is
     type register array is array(0 to 31) of STD LOGIC VECTOR(31
downto 0);
     signal registers : register array := (
           1 \Rightarrow x"00000001", -- $1 = 1  (small positive value)
            2 \Rightarrow x"00000002", -- $2 = 2  (small positive value)
            3 \Rightarrow x"FFFFFFFF", -- $3 = -1 (in 2's complement) or max
unsigned value
            4 \Rightarrow x"7FFFFFFF", -- $4 = 2,147,483,647  (MAX INT -
largest positive 32-bit signed int)
            5 = x"80000000", -- $5 = -2,147,483,648  (MIN INT -
smallest negative 32-bit signed int)
            6 \Rightarrow x"00000005", -- $6 = 5  (small positive value)
            7 = x"00000000", -- $7 = 0  (smallest unsinged value)
            8 = x"0000000A", -- $8 = 10  (small positive value)
            others => (others => '0')
    );
begin
    process(clk)
```

```
begin
        if rising edge(clk) then
            if enable = '1' then
                registers(to integer(unsigned(Rw))) <= busW;</pre>
            end if;
        end if;
    end process;
   busA <= registers(to integer(unsigned(Ra)));</pre>
   busB <= registers(to integer(unsigned(Rb)));</pre>
end architecture Behavioral;
Appendix D; Register package code
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
package Zhang David registers pkg is
    component Instruction Register is
        Port (
            clk
                            : in STD LOGIC;
            instruction in : in STD LOGIC VECTOR(31 downto 0);
            instruction out : out STD LOGIC VECTOR(31 downto 0)
        );
    end component;
    component Instruction Decoder is
            instruction : in STD LOGIC VECTOR(31 downto 0);
            opcode : out STD LOGIC VECTOR(5 downto 0);
                        : out STD LOGIC VECTOR(4 downto 0);
                        : out STD LOGIC VECTOR(4 downto 0);
            rt
            rd
                         : out STD_LOGIC_VECTOR(4 downto 0);
                         : out STD LOGIC VECTOR(4 downto 0);
            funct control: out STD LOGIC VECTOR(1 downto 0);
            r type : out STD LOGIC
        );
    end component;
    component Register File is
        Port (
            clk
                    : in STD LOGIC;
```

: in STD LOGIC VECTOR(4 downto 0);

: in STD_LOGIC_VECTOR(4 downto 0);

Ra

```
Rw : in STD_LOGIC_VECTOR(4 downto 0);
busW : in STD_LOGIC_VECTOR(31 downto 0);
enable : in STD_LOGIC;
busA : out STD_LOGIC_VECTOR(31 downto 0);
busB : out STD_LOGIC_VECTOR(31 downto 0)
);
end component;
end package;
```

Appendix E; Adder/subtractor code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity ALU is
   Port (
       A : in STD LOGIC VECTOR(31 downto 0); -- First operand
(busA)
       B : in STD LOGIC VECTOR(31 downto 0); -- Second operand
(busB)
        funct control : in STD LOGIC VECTOR(1 downto 0); --
       Result : out STD LOGIC VECTOR(31 downto 0);
       Overflow: out STD LOGIC;
            operand1: out STD LOGIC VECTOR(31 downto 0);
            operand2: out STD LOGIC VECTOR(31 downto 0)
   );
end ALU;
architecture Structural of ALU is
    -- Component declaration
    component OneBitALU
       Port (
                : in STD LOGIC;
                 : in STD LOGIC;
            Cin : in STD LOGIC;
            BInvert : in STD LOGIC;
            Operation : in STD LOGIC;
            Sum : out STD LOGIC;
            Cout : out STD LOGIC
        );
   end component;
    -- Internal signals
```

```
signal carry: STD LOGIC VECTOR(32 downto 0); -- 33 bits for
carry chain
    signal result internal : STD LOGIC VECTOR(31 downto 0);
    signal b invert : STD LOGIC; -- 0 for add, 1 for subtract
    signal operation type : STD LOGIC; -- 00: signed, 01: unsigned
      signal carry operand1 : STD LOGIC VECTOR(31 downto 0);
      signal carry operand2 : STD LOGIC VECTOR(31 downto 0);
begin
    with funct control select
        b invert <= '1' when "01", -- SUB (signed sub)</pre>
                     '1' when "11", -- SUBU (unsigned sub)
                     '0' when others; -- since 0 is add in this case
    with funct control select
        operation type <= '0' when "00", -- ADD (signed)
                           '0' when "01", -- SUB (signed)
                                               '1' when others; -- For
overflow control
      -- needed for two-s complement since invert and then add 1
    carry(0) <= b invert;</pre>
    -- Generate 32 one-bit ALUs to create the 32-bit ALU
    ALU GEN: for i in 0 to 31 generate
        BIT ALU: OneBitALU
        port map (
            A => A(i)
            B \Rightarrow B(i),
            Cin => carry(i),
            BInvert => b invert,
            Operation => operation type,
            Sum => result internal(i),
            Cout => carry(i+1)
        );
    end generate;
      carry operand1 <= A;</pre>
      carry operand2 <= B;</pre>
    -- Connect result
    Result <= result internal;</pre>
      operand1 <= carry operand1;</pre>
      operand2 <= carry operand2;</pre>
    -- Overflow detection logic
```

```
-- For signed operations: overflow occurs when carry-in to MSB !=
carry-out from MSB
    -- For unsigned operations: overflow is simply the final
carry-out
    Overflow <= (carry(31) xor carry(32)) when operation_type = '0'
else -- Signed
    '0'; -- unsigned does not throw any overflow
end Structural;</pre>
```

Appendix F; One-bit adder/subtractor code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity OneBitALU is
   Port (
            : in STD LOGIC; -- First input bit
            : in STD LOGIC; -- Second input bit
       Cin : in STD LOGIC; -- Carry in
       BInvert : in STD LOGIC; -- Invert B (0: add, 1: subtract)
       Operation : in STD LOGIC; -- 0: signed, 1: unsigned
       Sum : out STD LOGIC; -- Sum/Difference output
       Cout : out STD LOGIC -- Carry out
   );
end OneBitALU;
architecture Structural of OneBitALU is
    component FullAdder
       Port (
           Α
               : in STD LOGIC;
           B : in STD LOGIC;
           Cin : in STD LOGIC;
           Sum : out STD LOGIC;
           Cout : out STD LOGIC
       );
   end component;
   signal b input : STD LOGIC; -- B or not B based on BInvert
begin
   -- B input logic - invert for subtraction
   b input <= B xor BInvert;</pre>
   FA: FullAdder
```

```
port map (
    A => A,
    B => b_input,
    Cin => Cin,
    Sum => Sum,
    Cout => Cout
);
end Structural;
```

Appendix G; Full adder code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity FullAdder is
   Port (
            : in STD LOGIC; -- First input bit
            : in STD LOGIC; -- Second input bit
       Cin : in STD LOGIC; -- Carry in
       Sum : out STD LOGIC; -- Sum output
       Cout : out STD LOGIC -- Carry out
   );
end FullAdder;
architecture Behavioral of FullAdder is
begin
   -- Full adder logic
   Sum <= A xor B xor Cin;
   Cout <= (A and B) or (Cin and (A xor B));
end Behavioral;
```

Appendix H; Adder/subtractor package

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

package Zhang_David_add_sub_ALU_pkg is
        component ALU is

Port (
        A : in STD_LOGIC_VECTOR(31 downto 0);
        B : in STD_LOGIC_VECTOR(31 downto 0);
        funct_control : in STD_LOGIC_VECTOR(1 downto 0);
        Result : out STD_LOGIC_VECTOR(31 downto 0);
        Overflow : out STD_LOGIC;
```

Appendix I; Top level code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
use work. Zhang David add sub ALU pkg.all;
use work. Zhang David registers pkg.all;
entity Zhang Add Sub Processor is
   Port (
                        : in STD LOGIC;
       clk
       instruction input : in STD LOGIC VECTOR(31 downto 0);
                        : out STD LOGIC VECTOR(31 downto 0);
            overflow
                               : out STD LOGIC;
            operand1
                                : out STD LOGIC VECTOR(31 downto
0);
                               : out STD LOGIC VECTOR(31 downto 0)
            operand2
   );
end Zhang Add Sub Processor;
architecture Structural of Zhang Add Sub Processor is
   signal instruction : STD_LOGIC_VECTOR(31 downto 0);
   signal opcode
                         : STD LOGIC VECTOR(5 downto 0);
   signal rs, rt, rd : STD_LOGIC_VECTOR(4 downto 0); -- rs is
first register, rt is second, rd destination
   signal shamt
                         : STD LOGIC VECTOR(4 downto 0); -- not
used
   signal busA, busB, busW: STD LOGIC VECTOR(31 downto 0);
   signal funct control : STD_LOGIC_VECTOR(1 downto 0);
   signal r type : STD LOGIC;
      signal overflow_sig
                              : STD_LOGIC;
      signal operand1 sig
                                   : STD LOGIC VECTOR(31 downto
0);
     signal operand2 sig : STD LOGIC VECTOR(31 downto
0);
```

```
begin
   -- Instruction Register instantiation
   INSTR REG: Instruction Register
   port map (
       clk
                      => clk,
       instruction in => instruction input,
       instruction out => instruction
   );
   -- Instruction Decoder instantiation
   DECODER: Instruction_Decoder
   port map (
       instruction => instruction,
       opcode => opcode,
                   => rs,
       rs
       rt
                   => rt,
       rd
                   => rd
       shamt
                   => shamt,
       funct_control => funct control,
              => r type
      r type
   );
   -- Register File instantiation
   REG FILE: Register File
   port map (
            => clk,
       clk
             => rs,
       Ra
       Rb
              => rt,
       Rw
              => rd,
       busW => busW,
       enable => r_type,
       busA => busA,
       busB => busB
   );
   -- ALU instantiation
   ALU UNIT: ALU
   port map (
       A
           => busA,
           => busB,
       funct control => funct control,
       result => busW,
           overflow => overflow sig, -- maybe just put overflow
here
```

Appendix J; Processor Testbench

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity Add Sub Processor TB is
end Add Sub Processor TB;
architecture Behavioral of Add Sub Processor TB is
    component Zhang Add Sub Processor is
        Port (
                              : in STD LOGIC;
            instruction_input : in STD LOGIC VECTOR(31 downto 0);
            result
                              : out STD_LOGIC_VECTOR(31 downto 0);
                              : out STD LOGIC;
            overflow
                                           : out STD LOGIC VECTOR(31
                operand1
downto 0);
               operand2
                                           : out STD LOGIC VECTOR(31
downto 0)
       );
   end component;
   constant CLK PERIOD : time := 10 ps;
    signal clk : STD LOGIC := '0';
    signal instruction input : STD LOGIC VECTOR(31 downto 0) :=
(others => '0');
    signal result : STD LOGIC VECTOR(31 downto 0);
    signal overflow : STD LOGIC;
    signal operand1 : STD LOGIC VECTOR(31 downto 0);
    signal operand2 : STD_LOGIC_VECTOR(31 downto 0);
```

```
-- For visual, I forget the codes
    constant FUNCT ADD : STD LOGIC VECTOR(5 downto 0) := "100000";
-- 0x20
    constant FUNCT ADDU : STD LOGIC VECTOR(5 downto 0) := "100001";
    constant FUNCT SUB : STD LOGIC VECTOR(5 downto 0) := "100010";
    constant FUNCT SUBU : STD LOGIC VECTOR(5 downto 0) := "100011";
--0x23
begin
    UUT: Zhang Add Sub Processor port map (
        clk => clk
        instruction_input => instruction_input,
        result => result,
        overflow => overflow,
            operand1 => operand1,
            operand2 => operand2
    );
    CLK CYCLE: process
    begin
       clk <= '0';
       wait for CLK PERIOD/2;
       clk <= '1';
       wait for CLK PERIOD/2;
    end process;
STIM PROC: process
begin
    -- initialization
    wait for CLK PERIOD*2;
    -- Case 1: add $9, $1, $2 (1 + 2 = 3, NO OVERFLOW)
    -- 000000 00001 00010 01001 00000 100000
    instruction input <= "000000000100100100100100000100000";
    wait for CLK PERIOD*2;
    -- Case 2: add $10, $4, $1 (MAX INT + 1, OVERFLOW)
    -- 000000 00100 00001 01010 00000 100000
    -- This will overflow because 0x7FFFFFFFF + 1 = 0x80000000
(positive + positive = negative)
    instruction input <= "00000000100000010101000000100000";
```

```
wait for CLK PERIOD*2;
    -- Case 3: addu $11, $1, $2 (1 + 2 = 3, NO OVERFLOW IN
UNSIGNED)
    -- 000000 00001 00010 01011 00000 100001
    instruction input <= "0000000000100110100000100001";</pre>
   wait for CLK PERIOD*2;
   -- Case 4: addu $12, $3, $1 (MAX INT + 1, would OVERFLOW in
unsigned operations)
   -- 000000 00011 00001 01100 00000 100001
   -- Note: addu does not detect overflow, result will be 0x00000000
   instruction input <= "00000000011000010110000000100001";
   wait for CLK PERIOD*2;
   -- Case 5: sub $13, $8, $6 (10 - 5 = 5, NO OVERFLOW)
    -- 000000 00100 00110 01101 00000 100010
    instruction input <= "00000000100001100110100000100010";
   wait for CLK PERIOD*2;
    -- Case 6: sub $14, $5, $1 (MIN INT - 1, OVERFLOW)
   -- 000000 00101 00001 01110 00000 100010
    -- This will overflow because 0x80000000 - 1 = 0x7FFFFFFF
(negative - positive = positive)
    instruction input <= "00000000101000010111000000100010";
   wait for CLK PERIOD*2;
    -- Case 7: subu $15, $8, $6 (10 - 5 = 5, NO OVERFLOW IN
UNSIGNED)
   -- 000000 00100 00110 01111 00000 100010
    -- Note: subu does not detect overflow, but this operation
wouldn't overflow anyway
    instruction input <= "0000000010001100111100000100010";
   wait for CLK PERIOD*2;
    -- Case 8: subu $16, $7, $1 (MIN INT - 1, would OVERFLOW in
signed operations)
    -- 000000 00111 00001 10000 00000 100011
    -- Note: subu does not detect overflow, result will be 0x7FFFFFFF
   instruction input <= "00000000101010111000000100011";
   wait for CLK PERIOD*2;
      wait;
      end process;
```

end Behavioral;