


	文件名稱 Document Title: EKTA0200 ESD/LU Test Report	文件編號 DOC# :	
		總頁數 Total Page 1/8	版次 Rev


SAMPLE INFORMATION

PRODUCT: **SHI**
DEVICE TYPE: **EKTA0200**
LOT NO: **J434Q**
Testing Date: **2020/08/21**

測試檢驗項目 (Testing/Inspection Items)

1. **ESD Test**
HBM: PASS (2KV)
2. **Latch-up Test**
Non-power pin: PASS (400mA)
Power pin: PASS (2*Vmax)

APPROVED BY: 	CHECK BY: 	Original: 
------------------------------------------------------------------------------------------------------------	---------------------------------------------------------------------------------------------------------	-----------------------------------------------------------------------------------------------------------

	文件名稱 Document Title: EKTA0200 ESD/LU Test Report	文件編號 DOC# :	
		總頁數 Total Page 2/8	版次 Rev

1. ESD Test

1.1 Purpose:

Electrostatic discharge sensitivity tests are designed to measure the sensitivity of each device pin to electrostatic discharges that may occur during device handling.

1.2 Test Instrument:

Keytek ESD Auto Tester Zapmaster

1.3 Test Method:

(1) Human Body Model(HBM), refer to MIL-STD-883H Method 3015.8:

Charge built up on the human body is discharged when a part of the body touches a pin of the device. The device is damaged by discharged current if a pin of the device is grounded.






Fig. 1 Human Body Model (HBM)

	文件名稱 Document Title: EKTA0200 ESD/LU Test Report	文件編號 DOC# :	
		總頁數 Total Page 3/8	版次 Rev

1.4 Test Circuit:



1.5 Test Condition:


1.5.1 HBM:

- HBM stresses devices by sudden application of a high voltage supplied by a 100pf capacitor through 1.5Kohms resistance. 3 pulses (Zapping interval 1 sec) are used with respect to Vdd, Vss, and all other pins.
- Voltage Stress, From $\pm 1000\text{V}$ to $\pm 4000\text{V}$, step $\pm 1000\text{V}$

1.6 Record:

- (1) Test results are the step before the failure.
- (2) Owing to the Elan's criterion is $\text{HBM} \geq 2\text{KV}$, so the test would be stopped at HBM : 2KV, if there are any test mode fail before it.

1.7 Test Results: (See page 8,9)

	文件名稱 Document Title:	文件編號 DOC# :	
	EKTA0200 ESD/LU Test Report	總頁數 Total Page 4/8	版次 Rev

2. Latch-up Test (Static)

2.1 Purpose:

The latch-up test is special test used with CMOS processes to detect parasitic bipolar circuits that can short the power and ground nodes when they are activated, Elan adopts JEDEC-JC-78C standards: The current is applied to each I/O pin in steps while the power supply current is monitored . The current into the test pin must rise to a minimum of 100 mA without latch-up occurring

2.2 Test Instrument:

Keytek Auto Tester Zapmaster

2.3 Test Method:

Refer to JEDEC 78C

2.4 Test Condition:


- Zapmaster is used to source or sink current from a device pin while I_{cc} is monitored. The forcing currents and voltages required to initiate latch-up is measured for each device pin.
- Current Trigger (Non-power pin):
 - 2.4.1 Positive trigger: From 50mA to 400mA, step 50mA
 - 2.4.2 Negative trigger: From -50mA to -400mA, step -50mA
- A device will be considered to have failed latch-up test if the I_{cc} , after pulsing current or voltage, exceed the 1.4 times respect to I_{normal} , measured before pulsing.

2.5 Record:

The results are the step before the failure.

2.6 Test Circuit: (See page 6,7)


2.7 Test Results: (See page 9)

	文件名稱 Document Title: EKTA0200 ESD/LU Test Report	文件編號 DOC# :	
		總頁數 Total Page 5/8	版次 Rev

● Input/Output Over-current Test


Positive input/output (Pulse ref.: Vcc)


Overshooting



Negative input/output (Pulse ref.: Vss)


Undershooting




	文件名稱 Document Title:	文件編號 DOC# :	
	EKTA0200 ESD/LU Test Report	總頁數 Total Page 6/8	版次 Rev

Power pin (Pulse ref.: Vss)

Overshooting



I_{cc} measurement

	文件名稱 Document Title:	文件編號 DOC# :	
	EKTA0200 ESD/LU Test Report	總頁數 Total Page 7/8	版次 Rev


3. Test Results:

➤ ESD:

(1) Human Body Model

(Unit: Volt)

Test Mode	PASS ESDV				Remark
	PIN	#1	#2	#3	
ND	IO	≥4KV	≥4KV	≥4KV	
NS	IO	≥4KV	≥4KV	≥4KV	
PD	IO	≥4KV	≥4KV	≥4KV	
PS	IO	2KV	2KV	≥4KV	
VDD-VSS(-)	VDD	≥4KV	≥4KV	≥4KV	
VDD-VSS(+)	VDD	≥4KV	≥4KV	≥4KV	
VDD-VDD(-)	VDD	≥4KV	≥4KV	≥4KV	
VDD-VDD(+)	VDD	≥4KV	≥4KV	≥4KV	

	文件名稱 Document Title: EKTA0200 ESD/LU Test Report	文件編號 DOC# :	
		總頁數 Total Page 8/8	版次 Rev

➤ Latch-up:

Pin Group	Mode	Pass current/voltage	Remark
Input/output	I+	$\geq 400\text{mA}$	
	I-	$\geq 400\text{mA}$	
Power	V+	$\geq 2 * V_{\text{max}}$	