

SEL-651R-2

Advanced Recloser Control

Instruction Manual

20250109

SEL SCHWEITZER ENGINEERING LABORATORIES



© 2012–2025 by Schweitzer Engineering Laboratories, Inc. All rights reserved.

Content subject to change without notice. Unless otherwise agreed in writing, all SEL product sales are subject to SEL's terms and conditions located here: <https://selinc.com/company/termsandconditions/>.
Part Number: PM651R-03

Table of Contents

List of Tables	vii
List of Figures	xiii
Preface	xxiii
Manual Overview	xxiii
Safety Information.....	xxv
General Information	xxvii
Section 1: Introduction and Specifications	
Features.....	1.1
Models and Options.....	1.4
Applications.....	1.6
Specifications	1.9
Section 2: Installation	
Overview	2.1
Dual-Door Enclosure Hardware Overview	2.1
Single-Door Enclosure Hardware Overview.....	2.5
No Enclosure Options.....	2.10
Installation Steps and Drawings	2.10
Hardware Details and Standard Accessories.....	2.37
Recloser Interface Connection Details (Control Cable Interface).....	2.62
Section 3: PC Software	
Overview	3.1
QuickSet Setup	3.3
QuickSet Terminal.....	3.5
QuickSet HMI	3.6
QuickSet Settings	3.8
QuickSet Event Analysis.....	3.18
QuickSet Settings Database Management.....	3.21
QuickSet Help	3.23
Section 4: Protection Functions	
Instantaneous/Definite-Time Overcurrent Elements.....	4.1
Time-Overcurrent Elements	4.13
Second-Harmonic Blocking Logic	4.33
Voltage Elements.....	4.35
Inverse-Time Voltage Elements	4.46
Synchronism-Check Elements.....	4.52
Autosynchronism Element	4.71
Frequency Elements	4.82
Frequency Window Elements (81W)	4.89
Rate-of-Change-of-Frequency Elements (81R)	4.93
Fast Rate-of-Change-of-Frequency Element (81RF)	4.95
Vector Shift Element	4.98
Voltage Sag, Swell, and Interruption Elements.....	4.100
Power Elements.....	4.105
Load-Encroachment Logic	4.111
Ground Switch Logic	4.117
Loss-of-Potential Logic	4.118
Directional Control for Ground Overcurrent Logic	4.120
Directional Control for Negative-Sequence and Phase Overcurrent Elements.....	4.126

Directional Control Settings	4.130
Overcurrent Directional Control Provided by Torque-Control Settings	4.144
Setting Negative-Sequence Overcurrent Elements	4.146
High-Impedance Fault Detection (Arc Sense Technology)	4.152
50G High-Impedance (HIZ) Fault Detection	4.158

Section 5: Trip and Target Logic

Trip Logic	5.1
Pole Open Logic	5.9
Switch-On-to-Fault (SOTF) Trip Logic	5.11
Front-Panel Target LEDs	5.13

Section 6: Close and Reclose Logic

Introduction	6.1
Breaker Status Logic	6.3
Close Logic	6.5
Reclose Supervision Logic	6.10
Reclosing Relay	6.17

Section 7: SELOGIC Control Equation Programming

SELOGIC Control Equation Capacity	7.1
SELOGIC Control Equation Operands	7.2
SELOGIC Control Equation Operators	7.2
SELOGIC Control Equation Functions	7.8
Recloser Status Inputs	7.21
Optoisolated Inputs	7.22
Remote Bits	7.23
Multiple Settings Groups	7.24
Trip and Close Mapping and Output Logic	7.32
Virtual Bits	7.35
Output Contacts	7.36
Example SELOGIC Control Equations	7.38
Processing Order and Processing Interval	7.40

Section 8: Metering and Monitoring

Introduction	8.1
Fundamental (Instantaneous) Metering	8.2
Demand Metering	8.6
Energy Metering	8.15
Maximum/Minimum Metering	8.17
Small-Signal Cutoff for Metering	8.19
Harmonics and True RMS Metering	8.21
Synchrophasor Metering	8.22
High-Impedance Fault Metering	8.22
Breaker/Recloser Contact Wear Monitor	8.23
Battery System Monitor	8.42
Load Profile Report	8.47

Section 9: Settings

Introduction	9.1
Settings Changes Via the Serial Port	9.3
Time-Overcurrent Curves	9.4
SELOGIC Control Equation Settings	9.27
Settings Explanations	9.27
Factory-Default Settings	9.63
Settings Sheets	9.70

SEL-651R-2 Settings Sheets

Section 10: Communications

Introduction	10.1
Port Connectors and Communications Cables	10.10
Communications Protocols.....	10.14
Virtual File Interface	10.25
Command Summary.....	10.32
Command Explanations.....	10.39

Section 11: Front-Panel Operations

Introduction	11.1
Front-Panel Layout.....	11.1
Human-Machine Interface.....	11.2
Status and Trip Target LEDs.....	11.20
Operator Controls.....	11.22

Section 12: Analyzing Events

Introduction	12.1
Standard 15/30/60-Cycle Event Reports	12.2
Sequential Events Recorder (SER) Report.....	12.39
Sag/Swell/Interruption (SSI) Report	12.42
High-Impedance Fault (HIF) Event Reporting.....	12.47

Section 13: Testing and Troubleshooting

Introduction	13.1
Testing Philosophy	13.1
Testing Methods and Tools	13.3
Self-Tests.....	13.7
Recloser Control Troubleshooting	13.11
Recloser Control Calibration.....	13.15
Technical Support.....	13.15

Appendix A: Firmware and Manual Versions

Firmware.....	A.1
SELBOOT	A.13
Instruction Manual.....	A.13

Appendix B: Firmware Upgrade Instructions

Overview	B.1
Upgrading to SHA-2 Digitally Signed Firmware Files.....	B.2
Relay Firmware Upgrade Methods	B.3
Method One: Using QuickSet Firmware Loader.....	B.4
Method Two: Using a Terminal Emulator	B.9
Method Three: Using a Web Browser.....	B.16
Solving Firmware Upgrade Issues.....	B.19

Appendix C: Compressed ASCII Commands

Overview	C.1
CASCII Command—General Format	C.1
CASCII Command	C.2
CSTATUS Command.....	C.5
CEVENT Command.....	C.6
CSU Command.....	C.9

Appendix D: MIRRORED BITS Communications

Overview	D.1
Communications Channels and Logical Data Channels.....	D.2
Operation	D.2
MIRRORED BITS Protocol for the Pulsar 9600 Bps Modem	D.5
Settings	D.5

Appendix E: DNP3 Communications

Overview	E.1
Introduction to DNP3	E.1
DNP3 in the SEL-651R-2.....	E.6
DNP3 Documentation	E.23

Appendix F: Relay Word Bits

Analog Scaling and Frequency Indicators.....	F.22
--	------

Appendix G: Analog Quantities

Appendix H: Fast SER Protocol

Introduction	H.1
Make Sequential Events Recorder (SER) Settings With Care	H.1
Recommended Message Usage	H.2
Functions and Function Codes	H.2

Appendix I: Configuration, Fast Meter, and Fast Operate Commands

Overview	I.1
Message Lists	I.1
Message Definitions	I.2

Appendix J: Synchrophasors

Overview	J.1
Introduction	J.1
Synchrophasor Measurement	J.2
Settings for IEEE C37.118 Protocol Synchrophasors	J.4
Serial Port Settings for IEEE C37.118 Synchrophasors.....	J.10
Ethernet Port Settings for IEEE C37.118 Synchrophasors	J.11
C37.118 Synchrophasor Protocol	J.13
Synchrophasor Relay Word Bits	J.16
View Synchrophasors by Using the MET PM Command.....	J.17
IEEE C37.118 PMU Setting Example.....	J.18
Configuring High-Accuracy Timekeeping.....	J.21
Synchrophasor Protocols and SEL Fast Operate Commands.....	J.25

Appendix K: Modbus RTU and TCP Communications

Overview	K.1
Communications Protocol	K.2

Modbus Settings Sheets

Appendix L: IEC 61850

Features.....	L.1
Introduction to IEC 61850.....	L.1
IEC 61850 Operation.....	L.2
GOOSE Processing and Performance	L.11
IEC 61850 Configuration	L.20
Logical Node Extensions.....	L.23
Logical Nodes.....	L.25
Protocol Implementation Conformance Statement: SEL-651R-2	L.53
ACSI Conformance Statements.....	L.59

Appendix M: Cybersecurity Features

Access Control.....	M.1
Configuration Management.....	M.3
Firmware Hash Verification	M.3
Malware Protection	M.3
Security Vulnerabilities	M.3

Settings Erasure	M.4
Media Access Control Security (MACsec)	M.4

Glossary

Index

SEL-651R-2 Recloser Control Command Summary

This page intentionally left blank

List of Tables

Table 1.1	SEL-651R Product Features.....	1.4
Table 2.1	Serial Port Voltage Jumper Positions.....	2.57
Table 2.2	Replacement Batteries for the SEL-651R-2.....	2.61
Table 2.3	Replacement Fuses for the SEL-651R-2.....	2.61
Table 2.4	Breaker Type Settings Automatically Made by the Multi-Recloser Interface Recloser.....	2.96
Table 2.5	SELOGIC Settings That Can Be Automatically Set for the Multi-Recloser Interface.....	2.97
Table 2.6	Required Global Setting RECL_CFG and Corresponding Relay Word Bits and Recloser Configurations for the Multi-Recloser Interface	2.97
Table 2.7	Breaker Auxiliary Contacts, Yellow Operating Handles, and Corresponding Contacts for the Multi-Recloser Interface	2.98
Table 2.8	Breaker/Pole Status (52A) Settings for the Multi-Recloser Interface for Reclosers Using Global Setting BKTYP := 1	2.98
Table 2.9	Breaker/Pole Status (52A) Settings for the Multi-Recloser Interface for Reclosers Using Global Setting BKTYP := 3	2.99
Table 2.10	Default Global Setting CTPOL	2.99
Table 2.11	Relay Word Bit Correspondence to Global Setting RECL_CFG	2.100
Table 2.12	Example Changes in RECL_CFG and IPCONN Settings (Starting in Hidden Mode).....	2.102
Table 2.13	Example Change in RECL_CFG Setting (Changing From Hidden to Unhidden Mode).....	2.102
Table 3.1	SEL Software Solutions	3.1
Table 3.2	QuickSet Applications.....	3.2
Table 3.3	QuickSet Submenu Options	3.2
Table 3.4	QuickSet HMI Tree View Functions	3.6
Table 3.5	Help	3.23
Table 4.1	Time-Overcurrent Elements in the SEL-651R-2	4.13
Table 4.2	Effect of Enable and Characteristic Switch Settings on 51__ Elements.....	4.14
Table 4.3	51V Element Enables for Single Characteristics	4.14
Table 4.4	Maximum-Phase Time-Overcurrent Element Settings	4.15
Table 4.5	Maximum-Phase Time-Overcurrent Element Logic Outputs	4.16
Table 4.6	A-, B-, or C-Phase Time-Overcurrent Element Settings.....	4.19
Table 4.7	Neutral Time-Overcurrent Element Settings.....	4.23
Table 4.8	Ground Time-Overcurrent Element Settings	4.25
Table 4.9	Negative-Sequence Time-Overcurrent Element Settings	4.27
Table 4.10	51VC/51VR Voltage-Controlled/Restrained Time-Overcurrent Element Settings	4.28
Table 4.11	Voltage-Controlled/Restrained Maximum Phase Time-Overcurrent Element Logic Outputs.....	4.30
Table 4.12	Second-Harmonic Blocking Settings	4.33
Table 4.13	Second-Harmonic Blocking Logic Outputs	4.33
Table 4.14	Voltage Values Used by VY-Terminal Voltage Elements (VZ-Terminal Similar).....	4.35
Table 4.15	VY-Terminal Voltage Elements Settings and Settings Ranges (VZ-Terminal Similar)	4.36
Table 4.16	Inverse-Time Undervoltage Operate Quantities	4.46
Table 4.17	Inverse-Time Undervoltage Settings.....	4.47
Table 4.18	Specification of the Inverse-Time Undervoltage Curves	4.47
Table 4.19	Inverse-Time Overvoltage Operate Quantities	4.49
Table 4.20	Inverse-Time Overvoltage Settings.....	4.50
Table 4.21	Specification of the Inverse-Time Overvoltage Curves	4.50
Table 4.22	Volts V _P and V _S for Synchronization Check.....	4.52
Table 4.23	Synchronization-Check Elements Enabled by Setting EGSELECT	4.52
Table 4.24	Synchronization-Check Elements Settings and Settings Ranges	4.53
Table 4.25	SSLOW and SFAST Relay Word Bit Operating Range	4.60
Table 4.26	Autosynchronization Element Settings and Settings Ranges.....	4.73
Table 4.27	Voltage Source for Determining Frequency for Frequency Elements	4.82
Table 4.28	Frequency Elements Settings and Settings Ranges for Cycle-Based Time Delays	4.84
Table 4.29	Frequency Elements Settings and Settings Ranges for Seconds-Based Time Delays	4.84

Table 4.30	Frequency Window Settings	4.90
Table 4.31	Rate-of-Change-of-Frequency Settings.....	4.93
Table 4.32	Time Window Versus 81RnP Setting	4.95
Table 4.33	Fast Rate-of-Change-of-Frequency Settings.....	4.96
Table 4.34	Vector Shift Element Settings	4.100
Table 4.35	Sag/Swell/Interruption Elements Settings (Must First Set ESSI := Y)	4.102
Table 4.36	Three-Phase Power Element Settings and Setting Ranges (EPWR := 3P1, 3P2, 3P3, or 3P4)	4.105
Table 4.37	Load-Encroachment Settings Ranges.....	4.113
Table 4.38	Ground Switch Logic	4.117
Table 4.39	LOP Logic Inputs	4.119
Table 4.40	Providing Directional Control for Overcurrent Elements With Torque-Control Settings	4.144
Table 4.41	High-Impedance Fault (HIF) Detection Settings	4.153
Table 4.42	HIF Relay Word Bits.....	4.157
Table 4.43	50G High-Z (HIZ) Fault Detection Settings	4.158
Table 4.44	50G HIZ Relay Word Bits	4.159
Table 5.1	SELOGIC Settings Explanations for Figure 5.1	5.1
Table 5.2	Settings to Modify When Modifying Trip Logic Settings	5.8
Table 5.3	SEL-651R-2 Front-Panel Target LED Labels and Settings (Factory Defaults).....	5.13
Table 6.1	Breaker Status Settings/Outputs.....	6.3
Table 6.2	Close Logic Settings/Outputs	6.5
Table 6.3	Reclose Supervision Settings/Outputs	6.10
Table 6.4	Reclosing Relay Settings/Outputs	6.17
Table 6.5	Relay Word Bit and Front-Panel Correspondence to Reclosing Relay States.....	6.19
Table 6.6	Reclosing Relay Timer Settings and Setting Ranges.....	6.20
Table 6.7	Shot Counter Correspondence to Relay Word Bits and Open-Interval Times	6.22
Table 6.8	Reclosing Relay SELOGIC Control Equation Settings	6.24
Table 6.9	Example Open-Interval Time Settings	6.32
Table 7.1	Summary of SELOGIC Control Equation Operands	7.2
Table 7.2	Operator Precedence	7.3
Table 7.3	AND Operator Truth Table	7.3
Table 7.4	OR Operator Truth Table	7.4
Table 7.5	Counter Inputs and Outputs.....	7.15
Table 7.6	Definitions for Active Settings Group Indication Relay Word Bits SG1 Through SG8	7.25
Table 7.7	Definitions for Active Settings Group Switching SELOGIC Control Equation Settings SS1 Through SS8.....	7.25
Table 7.8	SELOGIC Control Equation Settings for Switching Active Settings Group Between Setting Groups 1 and 4	7.26
Table 7.9	Active Settings Group Switching Input Logic	7.30
Table 7.10	Processing Order of Relay Elements and Logic (Top to Bottom)	7.40
Table 7.11	Asynchronous Processing Order of Relay Elements.....	7.43
Table 8.1	Metering Quantities Affected by Global Settings CTPOL, EPHANT, VSELECT, or FSELECT	8.2
Table 8.2	Phantom Voltage Adjustments.....	8.4
Table 8.3	Demand Meter Settings and Settings Range	8.11
Table 8.4	Operation of Maximum/Minimum Metering With Directional Power Quantities	8.18
Table 8.5	Metering Thresholds (Secondary Units)	8.19
Table 8.6	Harmonic and THD Calculation Thresholds.....	8.21
Table 8.7	Breaker Monitor Settings and Settings Ranges.....	8.24
Table 8.8	Recommended Breaker Monitor Settings for Various Reclosers	8.25
Table 8.9	Breaker Maintenance Information for a 25 kV Circuit	8.26
Table 8.10	Involved Phase and Ground Counters and Fault Alarm Settings (EBMON := Y1)	8.39
Table 8.11	Battery Charger Mode (CMODE) Values.....	8.46
Table 9.1	Methods of Accessing Settings	9.1
Table 9.2	Serial Port SET Commands.....	9.2
Table 9.3	Set Command Editing Keystrokes	9.3

Table 9.4	Settings Changes Effects (SALARM Relay Word Bit, ENABLED LED, SER)	9.4
Table 9.5	Equations Associated With U.S. Curves.....	9.5
Table 9.6	Equations Associated With IEC Curves.....	9.5
Table 9.7	Recloser Curve Designations	9.16
Table 9.8	Current Connection Setting IPCONN	9.28
Table 9.9	Voltage Connection Setting VYCONN and Affected Settings.....	9.31
Table 9.10	Voltage Phase Angle Correction Settings for Eaton NOVA Three-Phase Reclosers	9.37
Table 9.11	Voltage Phase Angle Correction Settings for Eaton NOVA-TS Triple-Single Reclosers.....	9.37
Table 9.12	Voltage Phase Angle Correction Settings for Eaton NOVA-STS Single-Tank, Triple-Single Reclosers	9.37
Table 9.13	Voltage Phase Angle Correction Settings for Eaton NOVA NX-T and NOVA NX-STS	9.37
Table 9.14	Voltage Phase Angle Correction Settings for Siemens SDR LEA Inputs on 40-Pin Model Reclosers	9.38
Table 9.15	Breaker Monitor Mapping Global Settings for Single-Phase Recloser (BKTYP := 1).....	9.38
Table 9.16	CTR and CTRN Settings in Relation to EGNDSW Setting.....	9.41
Table 9.17	Adjust Voltage-Related Settings When the Voltage Inputs Are 8 Vac LEA Inputs (VY-Terminal Example).....	9.50
Table 9.18	Pole Status (52a) Mapping Group Settings for Single-Phase Trip Capable Reclosers (Global Setting BKTYP := 1).....	9.53
Table 9.19	Trip Mapping Settings for Single-Phase Trip Capable Reclosers (Global Setting BKTYP := 1)	9.53
Table 9.20	Close Mapping Settings for Single-Phase Trip Capable Reclosers (Global Setting BKTYP := 1)	9.54
Table 10.1	SEL-651R-2 Communications Ports	10.1
Table 10.3	Ethernet Status Indicators.....	10.9
Table 10.4	Pinout Functions for EIA-232 Serial Ports 2, 3, and F	10.10
Table 10.5	Terminal Functions for EIA-485 Serial Port 1	10.11
Table 10.6	Serial Communications Port Pin/Terminal Function Definitions	10.11
Table 10.7	Supported SEL-651R-2 Communications Protocols.....	10.14
Table 10.8	Protocol Session Limits.....	10.15
Table 10.9	Settings Associated With SNTP.....	10.17
Table 10.10	Serial Port Automatic Messages	10.21
Table 10.11	FTP and MMS Virtual File Structure.....	10.25
Table 10.12	Settings Directory Files	10.27
Table 10.13	Reports Directory Files	10.28
Table 10.14	Event Directory Files	10.28
Table 10.15	Diagnostic Directory Files	10.29
Table 10.16	Files Available for Ymodem Protocol	10.30
Table 10.17	FTP and MMS Wildcard Usage Examples	10.31
Table 10.18	Ymodem Wildcard Usage Examples	10.32
Table 10.19	ASCII Command Summary	10.32
Table 10.20	SEL-651R-2 Control Subcommand	10.47
Table 10.21	Factory-Default Passwords for Access Levels 1, B, 2, and C	10.68
Table 10.22	Valid Password Characters.....	10.69
Table 10.23	Front-Panel Targets and the TAR Command	10.79
Table 11.1	Front-Panel Pushbutton Functions	11.4
Table 11.2	Reclosing Display	11.7
Table 11.3	Local Bits Labels.....	11.9
Table 11.4	Local Bits Switch Configuration	11.9
Table 11.5	Local Bits Menu	11.10
Table 11.6	Local Bits Example Settings	11.11
Table 11.7	Target LED Areas	11.21
Table 11.8	Operator Control Pushbuttons and LEDs—Factory Defaults	11.24
Table 11.9	Operator Controls	11.24
Table 12.1	Event Report Length Settings	12.4
Table 12.2	Event Types.....	12.8

Table 12.3	Target LED Relay Word Bits and Binary Target Positions	12.10
Table 12.4	Standard Event Report Current, Voltage, and Frequency Columns	12.16
Table 12.5	Output, Input, and Protection, and Control Element Event Report Columns	12.18
Table 12.6	Automatic SER Triggers	12.39
Table 12.7	Example SER Detailed Description	12.41
Table 12.8	SSI Element Status Columns.....	12.43
Table 12.9	Recorder Status Column.....	12.43
Table 12.10	HIF Event Report Length Settings	12.48
Table 12.11	HIF Event Types	12.49
Table 12.12	HIF Event Phases	12.49
Table 12.13	HIF Downed Conductor	12.50
Table 12.14	SUM HIF Command	12.50
Table 12.15	HIS HIF Command	12.51
Table 13.1	Resultant Scale Factors for Input Module.....	13.7
Table 13.2	Status Report Results	13.9
Table 13.3	Status Report Measurements	13.11
Table 13.4	Troubleshooting Procedures.....	13.11
Table A.1	Firmware Revision History	A.2
Table A.2	SELBOOT Revision History.....	A.13
Table A.3	Instruction Manual Revision History	A.14
Table B.1	Troubleshooting New Firmware Upload.....	B.15
Table B.2	Firmware Upgrade Process Error Messages	B.20
Table C.1	Mapping Labels to Bits	C.9
Table D.1	MIRRORED BITS	D.5
Table D.2	Message Transmission Periods	D.6
Table E.1	DNP3 Implementation Levels	E.1
Table E.2	Selected DNP3 Function Codes	E.3
Table E.3	DNP3 Access Methods.....	E.4
Table E.4	TCP/UDP Selection Guidelines	E.6
Table E.5	DNP3 Access Methods.....	E.6
Table E.6	SEL-651R-2 Port DNP3 Protocol Settings	E.10
Table E.7	Sample Custom DNP3 AI Map	E.16
Table E.8	Object 12 Control Relay Operations	E.20
Table E.9	SEL-651R-2 DNP3 Device Profile	E.23
Table E.10	SEL-651R-2 DNP3 Object List.....	E.25
Table E.11	DNP3 Reference Data Map	E.30
Table E.12	Object 30, Fault Type Upper Byte—Event Cause	E.38
Table E.13	Object 30, Fault Type Lower Byte—Fault Type	E.39
Table E.14	SEL-651R-2 Event Data Buffer Limits.....	E.40
Table E.15	SEL-651R-2 DNP3 Default Data Map.....	E.41
Table F.1	Relay Word Bit Mapping	F.1
Table F.2	Alphabetic List of Relay Word Bits	F.6
Table F.3	Analog Scaling and Frequency Indicators	F.22
Table G.1	Analog Quantities.....	G.2
Table H.1	Function Code 01 Message Format.....	H.2
Table H.2	Function Code 02 Message Format	H.3
Table H.3	Function Code 18 Message Format.....	H.4
Table H.4	Acknowledge Message Format	H.5
Table H.5	SEL-651R-2 Response Codes	H.6
Table I.1	Binary Message List.....	I.1
Table I.2	ASCII Configuration Message List.....	I.2
Table I.3	A5CO Relay Definition Block	I.2
Table I.4	A5C1 Fast Meter Configuration Block	I.3
Table I.5	A5D1 Fast Meter Data Block.....	I.5
Table I.6	A5C2/A5C3 Demand/Peak Demand Fast Meter Configuration Messages	I.5
Table I.7	A5D2/A5D3 Demand/Peak Demand Fast Meter Message	I.8
Table I.8	A5CE Fast Operate Configuration Block.....	I.8
Table I.9	A5E0 Fast Operate Remote Bit Control.....	I.11

Table I.10	A5E3 Fast Operate Breaker Control	I.12
Table I.11	A5CD Fast Operate Reset Definition Block	I.12
Table I.12	A5ED Fast Operate Reset Command.....	I.13
Table J.1	PMU Settings in the SEL-651R-2 (Global Settings)	J.5
Table J.2	PMU Settings in the SEL-651R-2 (Logic Settings)	J.5
Table J.3	Synchrophasor Order in Data Stream (Voltages and Currents)	J.7
Table J.4	SEL-651R-2 Serial Port Settings for Synchrophasors	J.10
Table J.5	SEL-651R-2 Ethernet Port Settings for Synchrophasors	J.11
Table J.6	C37.118 Data Frame	J.13
Table J.7	Size of a C37.118 Synchrophasor Message	J.15
Table J.8	Serial Port Bandwidth for Synchrophasors (in Bytes)	J.15
Table J.9	Synchrophasor Trigger Relay Word Bits	J.16
Table J.10	Time-Synchronization Relay Word Bits	J.17
Table J.11	Example Synchrophasor Global Settings	J.20
Table J.12	Example Synchrophasor Logic Settings	J.20
Table J.13	Example Synchrophasor SELOGIC Settings	J.21
Table J.14	Example Synchrophasor Port Settings	J.21
Table J.15	SEL-651R-2 Timekeeping Modes	J.22
Table J.16	Time and Date Management	J.23
Table J.17	Time Quality Decoding.....	J.23
Table K.1	Modbus Query Fields	K.2
Table K.2	SEL-651R-2 Modbus Function Codes	K.3
Table K.3	SEL-651R-2 Modbus Exception Codes	K.3
Table K.4	01h Read Discrete Output Coil Status Command	K.4
Table K.5	Responses to 01h Read Discrete Output Coil Query Errors	K.4
Table K.6	02h Read Input Status Command.....	K.4
Table K.7	02h SEL-651R-2 Inputs	K.5
Table K.8	Responses to 02h Read Input Query Errors	K.10
Table K.9	03h Read Holding Register Command.....	K.10
Table K.10	Responses to 03h Read Holding Register Query Errors	K.10
Table K.11	04h Read Input Register Command	K.11
Table K.12	Responses to 04h Read Input Register Query Errors	K.11
Table K.13	05h Force Single Coil Command	K.11
Table K.14	01h, 05h SEL-651R-2 Output Coils	K.12
Table K.15	Responses to 05h Force Single Coil Query Errors.....	K.18
Table K.16	06h Preset Single Register Command	K.18
Table K.17	Responses to 06h Preset Single Register Query Errors..	K.18
Table K.18	08h Loopback Diagnostic Command	K.18
Table K.19	Responses to 08h Loopback Diagnostic Query Errors.....	K.19
Table K.20	10h Preset Multiple Registers Command.....	K.19
Table K.21	10h Preset Multiple Registers Query Error Messages	K.19
Table K.22	Modbus Quantities Table	K.21
Table K.23	Default Modbus Map	K.39
Table L.1	IEC 61850 Document Set.....	L.2
Table L.2	Example IEC 61850 Descriptor Components	L.4
Table L.3	Functional Constraints.....	L.4
Table L.4	SEL-651R-2 Logical Devices	L.4
Table L.5	Buffered Report Control Block Client Access	L.8
Table L.6	Unbuffered Report Control Block Client Access.....	L.9
Table L.7	Point Cost of Decoding GOOSE Messages	L.14
Table L.8	Scores for Subscribed Messages Used in Example.....	L.16
Table L.9	Scores for Subscribed Messages Used in Example.....	L.16
Table L.10	Scores for Subscribed Messages Used in Example.....	L.17
Table L.11	Score For Data Types Contained in Published Messages	L.18
Table L.12	Scores for Published Messages Used In Example	L.20
Table L.13	Scores for Published Messages Used In Example	L.20
Table L.14	IEC 61850 Settings.....	L.20
Table L.15	New Logical Node Extension	L.23

Table L.16	Demand Metering Logical Node Class Definitions	L.23
Table L.17	Compatible Logical Node With Enhancements	L.24
Table L.18	Measurement Logical Node Class Definition	L.24
Table L.19	Logical Device: PRO (Protection)	L.25
Table L.20	Logical Device: MET (Measurement)	L.33
Table L.21	Logical Device: CON (Remote Control)	L.36
Table L.22	Logical Device: ANN (Annunciation)	L.37
Table L.23	Logical Device: CFG (Configuration)	L.41
Table L.24	Logical Nodes by Data Source Names.....	L.42
Table L.25	PICS for A-Profile Support	L.54
Table L.26	PICS for T-Profile Support	L.54
Table L.27	MMS Service Supported Conformance	L.54
Table L.28	MMS Parameter CBB	L.56
Table L.29	AlternateAccessSelection Conformance Statement.....	L.57
Table L.30	VariableAccessSpecification Conformance Statement.....	L.57
Table L.31	VariableSpecification Conformance Statement	L.57
Table L.32	Read Conformance Statement	L.58
Table L.33	GetVariableAccessAttributes Conformance Statement	L.58
Table L.34	DefineNamedVariableList Conformance Statement.....	L.58
Table L.35	GetNamedVariableListAttributes Conformance Statement.....	L.58
Table L.36	DeleteNamedVariableList Conformance Statement	L.59
Table L.37	GOOSE Conformance	L.59
Table L.38	ACSI Basic Conformance Statement	L.59
Table L.39	ACSI Models Conformance Statement	L.60
Table L.40	ACSI Services Conformance Statement	L.61
Table M.1	IP Port Numbers	M.1
Table M.2	Latency Testing	M.11
Table M.3	SEL-651R-2 Port 5 Settings.....	M.11
Table M.4	SEL-651R-2 MACsec Relay Word Bits	M.14
Table M.5	SEL-651R-2 MACsec Analog Quantities	M.14
Table M.6	SLR Event Triggers.....	M.15
Table M.7	SLR Message Tag Number	M.16
Table M.8	SLR Message Severity Number	M.16
Table M.9	SLR Message Facilities Number.....	M.17

List of Figures

Figure 1.1	Functional Overview	1.2
Figure 1.2	Connect Three-Phase Load and Source Voltages to SEL-651R-2.....	1.7
Figure 1.3	Implement Automatic Network Reconfiguration With SEL-651R-2 Recloser Controls	1.8
Figure 2.1	SEL-651R-2 Front View With Enclosure Front Door Open (Dual-Door Enclosure).....	2.2
Figure 2.2	Major Interconnections Between SEL-651R-2 Components—Rear View (Dual-Door Enclosure).....	2.3
Figure 2.3	Rear View of SEL-651R-2 Power Module (Dual-Door Enclosure, Optional Features Shown).....	2.4
Figure 2.4	Front View of SEL-651R-2 Relay Module (Dual-Door Enclosure).....	2.4
Figure 2.5	Rear View of SEL-651R-2 Relay Module (Dual-Door Enclosure, Optional Features Shown).....	2.5
Figure 2.6	SEL-651R-2 Front View With Enclosure Door Open (Single-Door Enclosure).....	2.6
Figure 2.7	Major Interconnections Between SEL-651R-2 Components—Front View (Single-Door Enclosure).....	2.7
Figure 2.8	Front View of SEL-651R-2 Modules (Single-Door Enclosure, Optional Features Shown).....	2.8
Figure 2.9	View of SEL-651R-2 Relay Module (Single-Door Enclosure, Optional Features Shown).....	2.9
Figure 2.10	SEL-651R-2 Enclosure Dimensions and Mounting Drill Plan (Dual-Door Enclosure)	2.11
Figure 2.11	Connector Panel at Bottom of Enclosure for Traditional Retrofit, Control-Powered Eaton NOVA, and G&W Control Power Viper-S Reclosers (Dual-Door Enclosure)	2.12
Figure 2.12	Connector Panel at Bottom of Enclosure for G&W Viper-ST, G&W Viper-LT, ABB Elastimold MVR, ABB GridShield, Eaton NOVA NX-T, Eaton NOVA NX-STS, or Togami FAULT CLEAR (32-Pin) Reclosers (Dual-Door Enclosure)	2.13
Figure 2.13	Connector Panel at Bottom of Enclosure for ABB OVR-3/VR-3S (24-Pin, 15 and 27 kV Models) Recloser (Dual-Door Enclosure)	2.14
Figure 2.14	Connector Panel at Bottom of Enclosure for ABB Joslyn TriMod 600R Recloser (Dual-Door Enclosure)	2.15
Figure 2.15	Connector Panel at Bottom of Enclosure for Eaton NOVA-TS or NOVA-STS Triple-Single Recloser (Dual-Door Enclosure)	2.16
Figure 2.16	Connector Panel at Bottom of Enclosure for Tavrida OSM A1_2 and Multi-Recloser Interface (Dual-Door Enclosure)	2.17
Figure 2.17	Connector Panel at Bottom of Enclosure for Siemens SDR Triple-Single and Siemens SDR Three-Phase (40-Pin) Reclosers (Dual-Door Enclosure)	2.18
Figure 2.18	Accessory Shelf (Optional) (Dual-Door Enclosure)	2.19
Figure 2.19	SEL-651R-2 Enclosure Dimensions and Mounting Drill Plan (Single-Door Enclosure)....	2.20
Figure 2.20	Connector Panel at Bottom of Enclosure for Traditional Retrofit, Control-Powered Eaton NOVA, and G&W Control Power Viper-S Reclosers (Single-Door Enclosure)	2.21
Figure 2.21	Connector Panel at Bottom of Enclosure for G&W Viper-ST, G&W Viper-LT, ABB Elastimold MVR, ABB GridShield, Eaton NOVA NX-T, Eaton NOVA NX-STS, or Togami FAULT CLEAR (32-Pin) Reclosers (Single-Door Enclosure)	2.22
Figure 2.22	Connector Panel at Bottom of Enclosure for ABB OVR-3/VR-3S (24-Pin, 15 and 27 kV Models) Recloser (Single-Door Enclosure)	2.23
Figure 2.23	Connector Panel at Bottom of Enclosure for ABB Joslyn TriMod 600R Recloser (Single-Door Enclosure)	2.24
Figure 2.24	Connector Panel at Bottom of Enclosure for Eaton NOVA-TS or NOVA-STS Triple-Single Recloser (Single-Door Enclosure)	2.25
Figure 2.25	Connector Panel at Bottom of Enclosure for Tavrida OSM A1_2 and Multi-Recloser Interface (Single-Door Enclosure)	2.26
Figure 2.26	Connector Panel at Bottom of Enclosure for Siemens SDR Triple-Single and Siemens SDR Three-Phase (40-Pin) Reclosers (Single-Door Enclosure)	2.27
Figure 2.27	Accessory Shelf (Optional) (Single-Door Enclosure)	2.28

Figure 2.28	SEL-651R-2 Recloser Control Customer Ground Connection to Required System Grounding	2.29
Figure 2.29	Battery Wiring Harness Connections (Shown Connected to Relay Module)	2.30
Figure 2.30	120 Vac Power Connection.....	2.32
Figure 2.31	230 Vac Power Connection for Dual-Door Units	2.32
Figure 2.32	230 Vac Power Connection for Single-Door Units.....	2.33
Figure 2.33	125 Vdc Power Connection.....	2.33
Figure 2.34	48 Vdc Power Connection.....	2.34
Figure 2.35	Control Cable Receptacle Pinouts	2.36
Figure 2.36	120 Vac AC Transfer Switch Power Connections	2.38
Figure 2.37	120 Vac Universal Fuse Block/120 Vac AC Transfer Switch Power Connections	2.39
Figure 2.38	230 Vac AC Transfer Switch for Dual-Door Units.....	2.40
Figure 2.39	230 Vac AC Transfer Switch Power Connections for Single-Door Units.....	2.41
Figure 2.40	120 Vac AC Transfer Switch AC/DC Voltage Connections	2.42
Figure 2.41	230 Vac AC Transfer Switch AC/DC Voltage Connections	2.42
Figure 2.42	Universal Fuse Block Power Connection.....	2.44
Figure 2.43	3-Pin Power Receptacle	2.44
Figure 2.44	Low-Voltage Close Power Connections	2.45
Figure 2.45	Heater Power Connections	2.46
Figure 2.46	Three-Phase Voltage Connections for 300 Vac Voltage Inputs	2.47
Figure 2.47	8-Pin Receptacles for Voltage Connections.....	2.48
Figure 2.48	8 Vac LEA Voltage Connections for VY-Terminal Voltages	2.49
Figure 2.49	Eaton NOVA LEA Voltage Connections for VY-Terminal Voltages (Control- Powered Eaton NOVA Recloser Example).....	2.50
Figure 2.50	Lindsey SVMI LEA Voltage Connections for VZ-Terminal Voltages	2.51
Figure 2.51	Siemens SDR LEA Voltage Connections for VZ-Terminal Voltages	2.52
Figure 2.52	Screw Terminal Connector Keying	2.54
Figure 2.53	Jumper, Connector, and Major Component Locations on the Main Board	2.60
Figure 2.54	Current Connections and Polarity From Traditional Retrofit Recloser Primary to SEL-651R-2 Recloser Control Current Inputs	2.62
Figure 2.55	Trip/Close and Recloser Status Circuit Connections Between Compatible 14-Pin Reclosers and SEL-651R-2 Recloser Control	2.64
Figure 2.56	G&W Viper Recloser Extra Alarm Connections to SEL-651R-2.....	2.65
Figure 2.57	Current Connections and Polarity From Compatible 32-Pin Reclosers Primary to SEL-651R-2 Recloser Control Current Inputs (Voltage Connections Also Shown)	2.66
Figure 2.58	Trip/Close Circuit Connections Between Compatible 32-Pin Recloser and SEL-651R-2 Recloser Control.....	2.68
Figure 2.59	Recloser Pole Status and Yellow Operating Handle Circuit Connections Between Compatible 32-Pin Recloser and SEL-651R-2 Recloser Control	2.69
Figure 2.60	Current Connections and Polarity From Compatible 24-Pin Recloser Primary to SEL-651R-2 Recloser Control Current Inputs	2.70
Figure 2.61	Trip/Close Circuit Connections Between Compatible 24-Pin Recloser and SEL-651R-2 Recloser Control.....	2.72
Figure 2.62	Recloser Pole Status and Yellow Operating Handle Circuit Connections Between Compatible 24-Pin Recloser and SEL-651R-2 Recloser Control	2.73
Figure 2.63	120 Vac Power Circuit Connections Between SEL-651R-2 Recloser Control and Compatible 24-Pin Recloser	2.74
Figure 2.64	Current Connections and Polarity From Compatible 19-Pin Recloser Primary to SEL-651R-2 Recloser Control Current Inputs	2.75
Figure 2.65	Trip/Close and Recloser Status Circuit Connections Between Control Compatible 19- Pin Recloser and SEL-651R-2 Recloser Control	2.76
Figure 2.66	120 Vac Power Circuit Connections Between SEL-651R-2 Recloser Control and Compatible 19-Pin Recloser	2.77
Figure 2.67	Current Connections and Polarity From Compatible 27-Pin Recloser Primary to SEL-651R-2 Recloser Control Current Inputs	2.78
Figure 2.68	Trip/Close Circuit Connections Between Compatible 27-Pin Recloser and SEL-651R-2 Recloser Control.....	2.79

Figure 2.69	Recloser Pole Status Circuit Connections Between Compatible 27-Pin Recloser and SEL-651R-2 Recloser Control.....	2.80
Figure 2.70	Current Connections and Polarity From Compatible 26-Pin Recloser Primary to SEL-651R-2 Recloser Control Current Inputs (Voltage Connections Also Shown) ...	2.81
Figure 2.71	Trip/Close and Recloser Pole Status Circuit Connections Between Compatible 26-Pin Recloser and SEL-651R-2 Recloser Control.....	2.83
Figure 2.72	Yellow Lockout Handle Circuit Connections Between Compatible 26-Pin Recloser and SEL-651R-2 Recloser Control.....	2.84
Figure 2.73	Current Connections and Polarity From Compatible Rectangular 32-Pin Recloser Primary to SEL-651R-2 Recloser Control Current Inputs (Voltage Connections Also Shown)	2.85
Figure 2.74	Trip/Close and Recloser Status Circuit Connections Between Compatible Rectangular 32-Pin Recloser and SEL-651R-2 Recloser Control	2.86
Figure 2.75	Current Connections and Polarity From Compatible 40-Pin Recloser Primary to SEL-651R-2 Recloser Control Current Inputs	2.90
Figure 2.76	Current Connections and Polarity From Compatible 40-Pin Recloser Primary to SEL-651R-2 Recloser Control Current Inputs	2.91
Figure 2.77	Trip/Close, Recloser Pole Status, and Lockout Handle Status Circuit Connections Between Compatible 40-Pin Recloser and SEL-651R-2 Recloser Control	2.93
Figure 2.78	Trip/Close, Recloser Status, and Lockout Handle Status Circuit Connections Between Compatible 40-Pin Recloser and SEL-651R-2 Recloser Control	2.94
Figure 2.79	120 Vac Power Circuit Connections Between SEL-651R-2 Recloser Control and Compatible 40-Pin Recloser	2.95
Figure 2.80	120 Vac Power Circuit Connections Between SEL-651R-2 Recloser Control and Compatible 40-Pin Recloser	2.95
Figure 2.81	Current Connections and Polarity for the Multi-Recloser Interface (Global Setting RECL_CFG := A1, A1X, A4, A4X, A5, or A5X; Optional Voltage Connections Also Shown)	2.105
Figure 2.82	Current Connections and Polarity for the Multi-Recloser Interface (Global Setting RECL_CFG := A2 or A2X; Optional Voltage Connections Also Shown)	2.106
Figure 2.83	Current Connections and Polarity for the Multi-Recloser Interface (Global Setting RECL_CFG := A3 or A3X; Optional Voltage Connections Also Shown)	2.107
Figure 2.84	Current Connections and Polarity for the Multi-Recloser Interface (Global Setting RECL_CFG := A6, A6X, A7, or A7X; Optional Voltage Connections Also Shown)	2.108
Figure 2.85	Trip/Close Circuit Connections for the Multi-Recloser Interface With Triple-Single Reclosers (Global Setting RECL_CFG := A1, A1X, A2, A2X, A3 A3X, A5, and A5X)	2.110
Figure 2.86	Trip/Close Circuit Connections for the Multi-Recloser Interface With Most Three-Phase Gang-Operated Reclosers (Global Setting RECL_CFG := A4 and A4X)	2.112
Figure 2.87	Trip/Close Circuit Connections for the Multi-Recloser Interface With Three-Phase Gang-Operated Reclosers (Global Setting RECL_CFG := A6, A6X, A7, and A7X)	2.114
Figure 2.88	Recloser Pole Status and Yellow Operating Handle Circuit Connections for the Multi-Recloser Interface With Triple-Single Reclosers (Global Setting RECL_CFG := A1, A1X, A2, A2X, A3, A3X, A5, and A5X)	2.115
Figure 2.89	Recloser Pole Status and Yellow Operating Handle Circuit Connections for the Multi-Recloser Interface With Triple-Single Reclosers (Global Setting RECL_CFG := A4 and A4X)	2.116
Figure 2.90	Recloser Pole Status and Yellow Operating Handle Circuit Connections for the Multi-Recloser Interface With Triple-Single Reclosers (Global Setting RECL_CFG := A6, A6X, A7, and A7X)	2.117
Figure 3.1	Terminal Prompt	3.5
Figure 3.2	QuickSet Driver Information in the FID String	3.5
Figure 3.3	Virtual Relay Front Panel.....	3.6
Figure 3.4	Control Window	3.8
Figure 3.5	Settings Editor Selection	3.10
Figure 3.6	Setting the Part Number	3.10

Figure 3.7	Settings Driver.....	3.11
Figure 3.8	Opening Settings	3.11
Figure 3.9	Reading Settings.....	3.12
Figure 3.10	Read Designer Template From Device	3.12
Figure 3.11	View Settings Differences.....	3.12
Figure 3.12	Settings Compare	3.13
Figure 3.13	Design Template Settings Editor: New Settings	3.13
Figure 3.14	Settings Editor	3.14
Figure 3.15	Settings Editor Window	3.15
Figure 3.16	Expression Builder	3.15
Figure 3.17	Settings Groups Sent by Design Template.....	3.16
Figure 3.18	Retrieving an Event History	3.18
Figure 3.19	Event Waveform Window.....	3.19
Figure 3.20	Sample Event Oscilloscope.....	3.19
Figure 3.21	Retrieving Event Report Waveforms	3.20
Figure 3.22	Sample Phasors Event Waveform Screen	3.20
Figure 3.23	Sample Harmonic Analysis Event Waveform Screen.....	3.20
Figure 3.24	Sample Event Report Summary Screen	3.21
Figure 3.25	Sample Event Waveform Settings Screen.....	3.21
Figure 3.26	Database Manager	3.22
Figure 3.27	Database Manager Copy/Move	3.23
Figure 4.1	Levels 1–4 Phase Instantaneous Overcurrent Elements.....	4.2
Figure 4.2	Levels 5–6 Phase Instantaneous Overcurrent Elements.....	4.2
Figure 4.3	Levels 1–4 Phase Definite-Time Overcurrent Elements.....	4.3
Figure 4.4	Levels 1–4 A-Phase Definite-Time Overcurrent Elements.....	4.4
Figure 4.5	Levels 1–4 B-Phase Definite-Time Overcurrent Elements.....	4.4
Figure 4.6	Levels 1–4 C-Phase Definite-Time Overcurrent Elements.....	4.5
Figure 4.7	Combined Single-Phase Instantaneous Overcurrent Elements	4.6
Figure 4.8	SEL-651R-2 Instantaneous Overcurrent Element Pickup Time Curve	4.6
Figure 4.9	SEL-651R-2 Instantaneous Overcurrent Element Reset Time Curve.....	4.7
Figure 4.10	Levels 1 Through 4 Neutral Instantaneous/Definite-Time Overcurrent Elements	4.8
Figure 4.11	Levels 5 Through 6 Neutral Instantaneous Overcurrent Elements	4.8
Figure 4.12	Levels 1 Through 4 Ground Instantaneous/Definite-Time Overcurrent Elements	4.11
Figure 4.13	Levels 5 Through 6 Ground Instantaneous Overcurrent Elements	4.11
Figure 4.14	Levels 1 Through 4 Negative-Sequence Instantaneous/Definite-Time Overcurrent Elements	4.12
Figure 4.15	Levels 5 Through 6 Negative-Sequence Instantaneous Overcurrent Elements	4.13
Figure 4.16	Maximum-Phase Dual-Characteristic Time-Overcurrent Element 51PT	4.16
Figure 4.17	A-Phase Time-Overcurrent Element 51AT.....	4.20
Figure 4.18	B-Phase Time-Overcurrent Element 51BT	4.20
Figure 4.19	C-Phase Time-Overcurrent Element 51CT	4.21
Figure 4.20	Neutral Time-Overcurrent Element 51N1T	4.22
Figure 4.21	Neutral Time-Overcurrent Element 51N2T	4.22
Figure 4.22	Ground Time-Overcurrent Element 51G1T	4.24
Figure 4.23	Ground Time-Overcurrent Element 51G2T	4.25
Figure 4.24	Negative-Sequence Time-Overcurrent Element 51QT	4.26
Figure 4.25	Voltage-Controlled Maximum Phase Inverse-Time Overcurrent Element 51VCT.....	4.29
Figure 4.26	Voltage-Controlled Inverse-Time Overcurrent	4.29
Figure 4.27	Voltage-Restrained Maximum Phase Inverse-Time Overcurrent Element 51VRT.....	4.29
Figure 4.28	Voltage-Restrained Inverse-Time Overcurrent	4.30
Figure 4.29	Second-Harmonic Blocking Logic.....	4.33
Figure 4.30	VY-Terminal Level One and Two Single-Phase and Three-Phase Voltage Elements	4.38
Figure 4.31	VY-Terminal Level Three and Four Single-Phase Voltage Elements	4.39
Figure 4.32	VY-Terminal Phase-to-Phase and Sequence Voltage Elements	4.40
Figure 4.33	VZ-Terminal Level One and Two Single-Phase and Three-Phase Voltage Elements	4.41
Figure 4.34	VZ-Terminal Level Three and Four Single-Phase Voltage Elements	4.42
Figure 4.35	VZ-Terminal Phase-to-Phase and Sequence Voltage Elements	4.43
Figure 4.36	Logic Diagram for Inverse-Time Undervoltage Element	4.46

Figure 4.37	Inverse-Time Undervoltage Element Curves	4.48
Figure 4.38	Logic Diagram for Inverse-Time Overvoltage Element	4.49
Figure 4.39	Inverse-Time Overvoltage Element Curves	4.51
Figure 4.40	Synchronism-Check Voltage Window and Slip Frequency Elements	4.55
Figure 4.41	Synchronism-Check Elements	4.56
Figure 4.42	Voltage Difference Logic	4.58
Figure 4.43	Graphical Depiction of SFAST, SSLOW, and SF Operation Range	4.61
Figure 4.44	Angle Difference in Relation to Setting 25ANG1 (or 25ANG2).....	4.65
Figure 4.45	Angle Difference in Relation to Setting CANGLE (Generator Application)	4.66
Figure 4.46	Overview of Autosynchronism Element Logic and Application	4.72
Figure 4.47	Start Frequency Matching Logic	4.73
Figure 4.48	Frequency Matching Pulse Logic	4.75
Figure 4.49	Raise/Lower Logic for Frequency Matching	4.78
Figure 4.50	Start Voltage Matching Logic	4.79
Figure 4.51	Voltage Matching Pulse Logic, Including Raise/Lower Logic	4.80
Figure 4.52	Undervoltage Block for Frequency Elements When FSELECT := VY and Three-Phase Voltage Connected	4.82
Figure 4.53	Undervoltage Block for Frequency Elements When FSELECT := VZ and Three-Phase Voltage Connected	4.83
Figure 4.54	Undervoltage Block for Frequency Elements When FSELECT := VY and Single-Phase Voltage Connected	4.83
Figure 4.55	Undervoltage Block for Frequency Elements When FSELECT := VZ and Single-Phase Voltage Connected	4.83
Figure 4.56	Levels 1 Through 6 Frequency Elements	4.85
Figure 4.57	VY-Side Energized/VZ-Side De-energized—Qualify With VY-side Frequency Window Element Before System Restoration Proceeds	4.90
Figure 4.58	VY-Side De-energized/VZ-Side Energized—Qualify With VZ-Side Frequency Window Element Before System Restoration Proceeds	4.90
Figure 4.59	VY-Side Frequency Window Element (Setting E81W := VY or BOTH)	4.91
Figure 4.60	VZ-Side Frequency Window Element (Setting E81W := VZ or BOTH)	4.91
Figure 4.61	81R Rate-of-Change-of-Frequency Logic	4.94
Figure 4.62	81RF Characteristics	4.96
Figure 4.63	81RF Fast Rate-of-Change-of-Frequency Logic	4.97
Figure 4.64	Logic Diagram of the Vector Shift Element	4.98
Figure 4.65	Voltage Sag Elements	4.100
Figure 4.66	Voltage Swell Elements	4.101
Figure 4.67	Voltage Interruption Elements	4.101
Figure 4.68	Vbase Tracking Example (Three-Phase Disturbance)	4.103
Figure 4.69	Three-Phase Power Elements Logic	4.107
Figure 4.70	Power Elements Operation in the Real/Reactive Power Plane	4.108
Figure 4.71	SEL-651R-2(B) Provides VAR Control for 9600 kVAR Capacitor Bank	4.109
Figure 4.72	Per Unit Setting Limits for Switching 9600 kVAR Capacitor Bank Online and Offline	4.110
Figure 4.73	Load-Encroachment Logic	4.112
Figure 4.74	Migration of Apparent Positive-Sequence Impedance for a Fault Condition	4.115
Figure 4.75	Loss-of-Potential Logic	4.118
Figure 4.76	General Logic Flow of Directional Control for Ground Overcurrent Elements	4.120
Figure 4.77	Directional Element Enables (32QE and 32QGE) Logic for Negative-Sequence Voltage-Polarized Directional Elements	4.122
Figure 4.78	Directional Element Enable (32VE) Logic for Zero-Sequence Voltage-Polarized Directional Elements	4.123
Figure 4.79	Best Choice Ground Directional Logic	4.123
Figure 4.80	Negative-Sequence Voltage-Polarized Directional Element for Ground Overcurrent Elements	4.124
Figure 4.81	Zero-Sequence Voltage-Polarized Directional Element for Ground Overcurrent Elements	4.125
Figure 4.82	Routing of Directional Elements for Ground Directional Elements	4.125

Figure 4.83	General Logic Flow of Directional Control for Negative-Sequence Overcurrent and Phase Overcurrent Elements.....	4.126
Figure 4.84	Negative-Sequence Voltage-Polarized Directional Element for Negative-Sequence and Phase Overcurrent Elements.....	4.128
Figure 4.85	Positive-Sequence Voltage-Polarized Directional Element for Phase Overcurrent Elements	4.129
Figure 4.86	Routing of Directional Elements to Negative-Sequence and Phase Overcurrent Elements	4.130
Figure 4.87	Zero-Sequence Impedance Network and Relay Polarity	4.138
Figure 4.88	Zero-Sequence Impedance Plot for Solidly Grounded, Mostly Inductive System	4.138
Figure 4.89	Low-Impedance Grounded Distribution System With a Ground Fault on Feeder 1	4.139
Figure 4.90	Zero-Sequence Impedance Network for Low-Impedance Grounded Distribution System With a Ground Fault on Feeder 1	4.140
Figure 4.91	Decreasing Neutral Resistance R_G Results in Increasing Zero-Sequence Current I_{0G}	4.141
Figure 4.92	Decreasing Neutral Resistance R_G Results in Increasing Zero-Sequence Current $I_{0(1)}$ (Seen by Control 1).....	4.141
Figure 4.93	Zero-Sequence Impedance Plots for Ground Fault on Low-Impedance Grounded Distribution System	4.142
Figure 4.94	ZOMTA Setting Provides Forward/Reverse Ground Fault Discrimination in a Low-Impedance Grounded Distribution System	4.143
Figure 4.95	Minimum Response Time Added to a Negative-Sequence Time-Overcurrent Element 51QT	4.147
Figure 4.96	Distribution Feeder Protective Devices.....	4.148
Figure 4.97	Traditional Phase Coordination.....	4.149
Figure 4.98	Phase-to-Phase Fault Coordination	4.150
Figure 4.99	Negative-Sequence Overcurrent Element Derived From Equivalent Phase Overcurrent Element 51EP	4.151
Figure 4.100	Block Diagram of HIF Detection	4.153
Figure 4.101	Sample HIZ Report	4.158
Figure 4.102	Ground Instantaneous Overcurrent Element 50GHIZ	4.159
Figure 4.103	Counter CPUDO for Assertion/Deassertion of Ground Fault Overcurrent Element 50GHIZ.....	4.160
Figure 4.104	Counter CHIZ for High Impedance Ground Fault Detection	4.161
Figure 4.105	50GHIZA Relay Word bit.....	4.161
Figure 5.1	Trip Logic.....	5.3
Figure 5.2	Factory-Default Trip Logic Settings	5.4
Figure 5.3	Disturbance Detector Logic	5.6
Figure 5.4	Minimum Trip Duration Timer Operation	5.8
Figure 5.5	Pole Open Logic.....	5.10
Figure 5.6	Load Current Detection Logic.....	5.10
Figure 5.7	Switch-On-to-Fault (SOTF) Logic	5.11
Figure 5.8	SOTF Logic Output ($52AEND \neq OFF$)	5.12
Figure 5.9	SOTF Logic Output ($CLOEND \neq OFF$)	5.12
Figure 5.10	Programmable Front-Panel Target LED Logic	5.16
Figure 6.1	Close Logic and Reclosing Relay Logic Overview for Three-Phase and Single-Phase Reclosers.....	6.2
Figure 6.2	Breaker Status Logic	6.4
Figure 6.3	Close Logic	6.6
Figure 6.4	Close Conditions—Other Than Automatic Reclosing (Three-Phase, Factory Default)	6.8
Figure 6.5	Unlatch Close Conditions (Three-Phase, Factory Default).....	6.9
Figure 6.6	Reclose Supervision Logic (Following Open-Interval Time-Out)	6.11
Figure 6.7	Reclose Supervision Limit Timer Operation (Refer to Bottom of Figure 6.6)	6.12
Figure 6.8	SEL-651R-2 Recloser Controls Installed at Both Ends of a Transmission Line in a High-Speed Reclose Scheme	6.15
Figure 6.9	Reclosing Relay States and General Operation.....	6.19
Figure 6.10	Example Reclosing Sequence From Reset to Lockout	6.21
Figure 6.11	Factory-Default Drive-to-Lockout Logic Settings	6.28
Figure 6.12	Factory-Default Skip-Shot Logic	6.30

Figure 6.13	Skip-Shot Sequence.....	6.31
Figure 6.14	Reclose Blocking for Islanded Generator	6.32
Figure 6.15	Sequence Coordination Between the SEL-651R-2 Recloser Control and a Downstream Recloser.....	6.35
Figure 6.16	Operation of SEL-651R-2 Shot Counter for Sequence Coordination With Downstream Recloser (Additional 79SEQ Settings Example 1)	6.35
Figure 6.17	Operation of SEL-651R-2 Shot Counter for Sequence Coordination With Downstream Recloser (Additional 79SEQ Settings Example 2)	6.37
Figure 7.1	Rising Edge Operator Example.....	7.5
Figure 7.2	Falling Edge Operator Example	7.6
Figure 7.3	Operation Time Comparison of Analog Quantity IA and Protection Quantity IA for a No-Load Condition on A-Phase	7.7
Figure 7.4	SELOGIC Control Equation Variables/Timers	7.8
Figure 7.5	Dedicated Breaker Failure Scheme Created With SELOGIC Control Equation Variables/Timers	7.9
Figure 7.6	Traditional Latching Relay.....	7.10
Figure 7.7	Latch Control Switches Drive Latch Bits LT01 Through LT32.....	7.11
Figure 7.8	SCADA Contact Pulses Input IN104 to Enable/Disable Reclosing Relay	7.12
Figure 7.9	Single Input to Enable/Disable Reclosing.....	7.12
Figure 7.10	Latch Control Switch Operation Time Line.....	7.12
Figure 7.11	Latch Control Switch (With Time-Delay Feedback) Operation Time Line	7.13
Figure 7.12	Up/Down Counters.....	7.15
Figure 7.13	SELOGIC Variable SV10 Timing Logic Used in Example 7.1	7.16
Figure 7.14	SELOGIC Variable SV10 Timer Output	7.16
Figure 7.15	SELOGIC Control Equation Counter Example	7.18
Figure 7.16	Pulse LED and Lock Pushbuttons Example.....	7.19
Figure 7.17	SELOGIC Control Equation Time and Counter	7.20
Figure 7.18	Example Operation of Recloser Status Inputs.....	7.21
Figure 7.19	Example Operation of Optoisolated Inputs.....	7.22
Figure 7.20	ON/OFF/MOMENTARY Remote Control Switch.....	7.23
Figure 7.21	SCADA Contact Pulses Input IN105 to Switch Active Settings Group Between Settings Groups 1 and 4.....	7.26
Figure 7.22	SELOGIC Control Equation Variable Timer SV08T Used in Settings Group Switching	7.27
Figure 7.23	Active Settings Group Switching (With Single Input) Timing	7.29
Figure 7.24	Rotating Selector Switch Connected to Inputs IN101, IN102, IN103, and IN104 for Active Settings Group Switching	7.29
Figure 7.25	Active Settings Group Switching (With Rotating Selector Switch) Time Line	7.31
Figure 7.26	Trip and Close Mapping and Output Logic	7.32
Figure 7.27	Trip and Close Mapping and Output Logic With Interlocking Logic and Excess Trip and Close Logic	7.33
Figure 7.28	Output Contact Forms	7.36
Figure 7.29	Logic Flow for Example Output Contact Operation	7.37
Figure 8.1	Example Phasor Diagram of Phantom Voltage Adjustment.....	8.5
Figure 8.2	Response of Thermal and Rolling Demand Meters to a Step Input (Setting DMTC = 15 Minutes)	8.8
Figure 8.3	Voltage V_S Applied to Series RC Circuit	8.8
Figure 8.4	Demand Current Logic Outputs	8.11
Figure 8.5	Raise Pickup of Residual Ground Time-Overcurrent Element for Unbalance Current.....	8.12
Figure 8.6	Metering Threshold Logic for Energy and Demand Metering	8.20
Figure 8.7	Plotted Breaker Maintenance Points for a 25 kV Circuit Breaker	8.27
Figure 8.8	SEL-651R-2 Breaker Maintenance Curve for a 25 kV Circuit Breaker	8.29
Figure 8.9	Operation of SELOGIC Control Equation Breaker Monitor Initiation Setting	8.30
Figure 8.10	Breaker Monitor Accumulates 10 Percent Wear.....	8.33
Figure 8.11	Breaker Monitor Accumulates 25 Percent Wear.....	8.34
Figure 8.12	Breaker Monitor Accumulates 50 Percent Wear.....	8.35
Figure 8.13	Breaker Monitor Accumulates 100 Percent Wear.....	8.36
Figure 8.14	Involved Phase and Ground Counters and Fault Alarm (EBMON := Y1)	8.40

Figure 8.15	Input IN106 Connected to Trip Bus for Breaker Monitor Initiation.....	8.41
Figure 9.1	U.S. Moderately Inverse Curve: U1	9.6
Figure 9.2	U.S. Inverse Curve: U2	9.7
Figure 9.3	U.S. Very Inverse Curve: U3	9.8
Figure 9.4	U.S. Extremely Inverse Curve: U4.....	9.9
Figure 9.5	U.S. Short-Time Inverse Curve: U5.....	9.10
Figure 9.6	IEC Class A Curve (Standard Inverse): C1.....	9.11
Figure 9.7	IEC Class B Curve (Very Inverse): C2	9.12
Figure 9.8	IEC Class C Curve (Extremely Inverse): C3	9.13
Figure 9.9	IEC Long-Time Inverse Curve: C4.....	9.14
Figure 9.10	IEC Short-Time Inverse Curve: C5.....	9.15
Figure 9.11	Recloser Control Response Curves A, C, N, and W	9.17
Figure 9.12	Recloser Control Response Curves B, R, 2, and 3	9.18
Figure 9.13	Recloser Control Response Curves D, 8PLUS, and 16.....	9.19
Figure 9.14	Recloser Control Response Curves F, H, J, and 1.....	9.20
Figure 9.15	Recloser Control Response Curves G, V, 6, and 13	9.21
Figure 9.16	Recloser Control Response Curves E, P, and 18.....	9.22
Figure 9.17	Recloser Control Response Curves KG, Y, Z, and 5	9.23
Figure 9.18	Recloser Control Response Curves KP, M, T, and 17	9.24
Figure 9.19	Recloser Control Response Curves 4, 9, 11, and 14	9.25
Figure 9.20	Recloser Control Response Curves L, 7, 8, and 15	9.26
Figure 9.21	Terminal Assignments for Single-Phase and Phase-to-Phase Voltage Connections	9.32
Figure 9.22	Voltage Divider Connections and Relative Voltage Phase Angles for 8 Vac LEA Voltage Inputs.....	9.44
Figure 9.23	Voltage Divider Connections and Relative Voltage Phase Angles for 8 Vac LEA Voltage Inputs (Tavrida OSM AI-2 [Rectangular 32-Pin]).....	9.45
Figure 9.24	Voltage Divider Connections and Relative Voltage Phase Angles for 8 Vac LEA Voltage Inputs.....	9.46
Figure 9.25	Voltage Divider Connections and Relative Voltage Phase Angles for Eaton NOVA LEA Voltage Inputs (for Eaton NOVA Reclosers)	9.47
Figure 9.26	Voltage Divider Connections and Relative Voltage Phase Angles for Siemens LEA Voltage Inputs (for Siemens SDR [40-Pin] Reclosers)	9.48
Figure 9.27	Voltage Divider Connections and Relative Voltage Phase Angles for 120 Vac, 1M Lindsey SVMI LEA Voltage Inputs	9.49
Figure 9.28	Overview of Transition Between A-B-C Worlds Inside and Outside the SEL-651R-2	9.55
Figure 9.29	Single-Phase Trip Capable Recloser With Straight-Through Connections	9.56
Figure 9.30	Single-Phase Trip Capable Recloser With Complex Connections	9.58
Figure 9.31	Operation of SPE, VSELY, and VSELZ Relay Word Bits From Enable Settings	9.60
Figure 9.32	Global Settings (SHO G) With Factory-Default Values	9.64
Figure 9.33	Group Settings (SHO) With Factory-Default Values	9.65
Figure 9.34	Logic Settings (SHO L) With Factory-Default Values	9.66
Figure 9.35	Front-Panel Settings (SHO F) With Factory-Default Values (Without Tricolor LED Option)	9.67
Figure 9.36	Report Settings (SHO R) With Factory-Default Values	9.68
Figure 9.37	Port 1 Settings (SHO P 1) With Factory-Default Values	9.69
Figure 9.38	Port 2 Settings (SHO P 2) With Factory-Default Values	9.69
Figure 9.39	Port 3 Settings (SHO P 3) With Factory-Default Values	9.69
Figure 9.40	Port F Settings (SHO P F) With Factory-Default Values	9.69
Figure 9.41	Port 5 Settings (SHO P 5) With Factory-Default Values	9.70
Figure 10.1	Self-Healing Ring Using Internal Ethernet Switch	10.8
Figure 10.2	Failover Network Topology	10.8
Figure 10.3	DB-9 Connector Pinout for EIA-232 Serial Ports.....	10.10
Figure 10.4	Web Server Login Screen	10.19
Figure 10.5	Web Server Device Features Selection	10.20
Figure 10.6	Web Server Show Settings Screen	10.20
Figure 10.7	CFG.TXT File	10.26
Figure 10.8	FILE DIR Command Example Response	10.52
Figure 10.9	GOOSE Command Response (Continued)	10.54

Figure 10.10	Sample PIN Command Responses.....	10.70
Figure 11.1	SEL-651R-2 Front-Panel Pushbuttons—Overview	11.2
Figure 11.2	Access Level Security Padlock Symbol.....	11.3
Figure 11.3	Password Entry Screen.....	11.3
Figure 11.4	Front-Panel Pushbuttons	11.4
Figure 11.5	SEL-651R-2 Front-Panel Menu Hierarchy	11.5
Figure 11.6	OFF/MOMENTARY Local Control Switch.....	11.8
Figure 11.7	ON/OFF Local Control Switch	11.9
Figure 11.8	OFF/MOMENTARY Local Control Switch.....	11.9
Figure 11.9	ON/OFF/MOMENTARY Local Control Switch.....	11.10
Figure 11.10	GROUP 1 Heading Example.....	11.13
Figure 11.11	Traditional Panel Light Installations	11.15
Figure 11.12	Rotating Display Replaces Traditional Panel Light Installations	11.15
Figure 11.13	Factory-Default Front-Panel LEDs (Dual-Door Enclosure)	11.20
Figure 11.14	Factory-Default Front-Panel LEDs (Single-Door Enclosure).....	11.20
Figure 11.15	Operator Control Pushbuttons and LEDs (Dual-Door Enclosure).....	11.23
Figure 11.16	Operator Control Pushbuttons and LEDs (Single-Door Enclosure)	11.23
Figure 12.1	Example Behavior for Back-to-Back Event Reports	12.7
Figure 12.2	Example Event Summary	12.7
Figure 12.3	Event Summary Targets' Correspondence to Front-Panel Targets.....	12.10
Figure 12.4	Sample Event History.....	12.11
Figure 12.5	Sample COMTRADE .HDR Header File	12.13
Figure 12.6	Sample COMTRADE .CFG Configuration File Data	12.14
Figure 12.7	Example Synchrophasor—Level Precise Event Report 1/32-Cycle Resolution.....	12.32
Figure 12.8	Example Standard 15-Cycle Event Report 1/4-Cycle Resolution (Continued)	12.36
Figure 12.9	Derivation of Event Report Current Values and RMS Current Values From Sampled Current Waveform.....	12.37
Figure 12.10	Derivation of Phasor RMS Current Values From Event Report Current Values.....	12.38
Figure 12.11	Example SER Report	12.41
Figure 12.12	Example Sag/Swell/Interruption (SSI) Report	12.47
Figure 12.13	Sample HIF Summary	12.48
Figure 12.14	Sample Compressed ASCII HIF Summary.....	12.50
Figure 12.15	Sample HIF Event History	12.51
Figure 12.16	Sample Compressed HIF History Report	12.52
Figure 12.17	Sample HIF COMTRADE .HDR Header File	12.54
Figure 12.18	Sample HIF COMTRADE .CFG Configuration File Data	12.54
Figure 13.1	MAIN Menu	13.5
Figure 13.2	TARGETS Menu and TARGETS Display	13.5
Figure 13.3	Low-Level Test Interface (J8 or J14) Connector	13.7
Figure B.1	Prepare the Device (Step 1 of 4)	B.6
Figure B.2	Load Firmware (Step 2 of 4)	B.7
Figure B.3	Load Firmware (Step 3 of 4)	B.8
Figure B.4	Verify Device Settings (Step 4 of 4)	B.8
Figure B.5	List of Commands Available in SELBOOT.....	B.11
Figure B.6	Selecting New Firmware to Send to the Relay	B.12
Figure B.7	Transferring New Firmware to the Relay	B.13
Figure B.8	Firmware Upload File Selection Page.....	B.17
Figure B.9	Firmware Upgrade With Front-Panel Confirmation Required	B.17
Figure B.10	Front-Panel Confirmation Time-Out Message.....	B.18
Figure B.11	Firmware Upgrade Without Front-Panel Confirmation Required	B.18
Figure D.1	Automatic Source Transfer Application	D.1
Figure D.2	Relay-to-Relay Logic Communication	D.2
Figure E.1	Application Confirmation Timing With URETRY := 2	E.7
Figure E.2	Message Transmission Timing.....	E.8
Figure E.3	Sample Response to SHO D Command	E.15
Figure E.4	Sample Custom DNP3 AI Map Settings	E.17
Figure E.5	Analog Input Map Entry in QuickSet	E.18
Figure E.6	AI Point Label, Scaling, Dead Band, and Class in QuickSet.....	E.18

Figure E.7	Sample Custom DNP3 BO Map Settings.....	E.19
Figure E.8	Binary Output Map Entry in QuickSet.....	E.19
Figure J.1	High-Accuracy Clock Controls Reference Signal (60 Hz System)	J.2
Figure J.2	Waveform at Relay Terminals May Have Phase Shift	J.3
Figure J.3	Correction of Measured Phase Angle.....	J.3
Figure J.4	Example Calculation of Real and Imaginary Components of Synchrophasor.....	J.4
Figure J.5	TCP Connection	J.12
Figure J.6	UDP_T and UDP_U Connections.....	J.12
Figure J.7	UDP_S Connection	J.12
Figure J.8	Sample MET PM Command Response.....	J.18
Figure J.9	Confirming the High-Accuracy Timekeeping Relay Word Bits.....	J.24
Figure L.1	SEL-651R-2 Datasets	L.6
Figure L.2	SEL-651R-2 Predefined Reports.....	L.7
Figure L.3	Example of a Poorly Constructed GOOSE Dataset	L.12
Figure L.4	Example of a Properly Constructed GOOSE Dataset	L.12
Figure L.5	Example Receive GOOSE Dataset	L.15
Figure L.6	Example Transmit GOOSE Dataset.....	L.19
Figure M.1	Ethernet II Frame	M.6
Figure M.2	MACsec-Enabled Ethernet II Frame.....	M.6
Figure M.3	MACsec on Point-to-Point ICS LAN.....	M.7
Figure M.4	Secure Communication Using MACsec	M.8
Figure M.5	Point-to-Point Architecture	M.9
Figure M.6	MKA Verification	M.9
Figure M.7	Automatic MKA CAK Rotation	M.10
Figure M.8	Example SLR Report	M.18

Preface

Manual Overview

The SEL-651R-2 Recloser Control Instruction Manual describes common aspects of recloser control application and use. It includes the necessary information to install, set, test, and operate the relay and more detailed information about settings and commands.

An overview of each manual section and topics follows:

Preface. Describes the manual organization and conventions used to present information.

Section 1: Introduction and Specifications. Introduces SEL-651R-2 features, options, and accessories. This section also summarizes relay functions and applications; lists relay specifications, type tests, and ratings.

Section 2: Installation. Details enclosure dimensions, mounting, external cable connections, and grounding. Shows recloser control module front- and rear-panel features. Contains instructions for connecting extra I/O, communications, and 12 V auxiliary power. Explains how to access and set recloser control module main board jumpers. Describes the differences in control cable and internal cabinet wiring for the various supported reclosers.

Section 3: PC Software. Explains how to use ACCELERATOR QuickSet SEL-5030 Software.

Section 4: Protection Functions. Describes the function of various relay protection elements and how the relay processes these elements. Provides detailed specifics on protection scheme logic.

Section 5: Trip and Target Logic. Describes the factory-default tripping logic for single-phase (single-phase or three-phase tripping) and three-phase reclosers; includes switch-onto-fault logic and factory-default target logic.

Section 6: Close and Reclose Logic. Describes the factory-default close and reclose logic for single-phase and three-phase reclosers.

Section 7: SELOGIC Control Equation Programming. Describes SELOGIC control equations and how to apply these equations; discusses SELOGIC control equation features such as operands, timers, latches, counters, and analog comparisons. Explains debounce timers for recloser control inputs and extra optoisolated inputs. Details trip and close output logic and the extra programmable output contact logic.

Section 8: Metering and Monitoring. Provides information on viewing fundamental and rms metering quantities for voltages and currents, as well as power and energy metering data. Describes how to set the recloser/circuit breaker contact wear monitor and the battery monitor function.

Section 9: Settings. Provides a list of all SEL-651R-2 settings and defaults. The organization of the settings is the same as for the settings organization in the relay and in QuickSet. Provides detailed information required to set the SEL-651R-2. It includes default settings and setting sheets.

Section 10: Communications. Explains the physical interfaces of the SEL-651R-2. Describes the various SEL software protocols and references appendices with detailed information on these protocols. Provides an alphabetical listing of all ASCII commands with examples for each ASCII command option.

Section 11: Front-Panel Operations. Describes the liquid crystal display (LCD) messages and menu screens. Shows how to use programmable front-panel targets, operator-control pushbuttons, and LEDs to provide local control.

Section 12: Analyzing Events. Explains how to obtain event summaries and history reports, obtain and interpret filtered and unfiltered event reports, obtain SER reports, and obtain SSI reports.

Section 13: Testing and Troubleshooting. Describes techniques for testing, troubleshooting, and maintaining the SEL-651R-2. Includes the list of status notification messages and a troubleshooting chart.

Appendix A: Firmware and Manual Versions. Lists the current firmware versions and details differences between the current and previous versions.

Appendix B: Firmware Upgrade Instructions. Describes the procedure to update the firmware stored in flash memory.

Appendix C: Compressed ASCII Commands. Contains a summary and description of the Compressed ASCII commands supported by the SEL-651R-2.

Appendix D: MIRRORED BITS Communications. Describes how SEL protective relays and other devices can directly exchange information quickly, securely, and with minimal cost.

Appendix E: DNP3 Communications. Describes the DNP3 communications protocol and how to apply this protocol to substation integration and automation.

Appendix F: Relay Word Bits. Contains a summary of Relay Word bits.

Appendix G: Analog Quantities. Contains a summary of analog quantities.

Appendix H: Fast SER Protocol. Describes special binary Fast Sequential Events Recorder (SER) messages.

Appendix I: Configuration, Fast Meter, and Fast Operate Commands.

Contains a summary and description of the Binary Fast Meter and Fast Operate messages as well as the ASCII configuration messages supported by the SEL-651R-2.

Appendix J: Synchrophasors. Describes the C37.118 synchrophasor protocol and how to apply this protocol to monitor voltages and currents throughout the system.

Appendix K: Modbus RTU and TCP Communications. Describes the Modbus communications protocol and how to apply this protocol to substation integration and automation.

Appendix L: IEC 61850. Describes the IEC 61850 protocol and how to apply this protocol to substation integration and automation.

Appendix M: Cybersecurity Features. Describes the mechanisms within the SEL-651R-2 for managing electronic access.

SEL-651R-2 Recloser Control Command Summary. Briefly describes the communications port commands that are fully described in *Section 10: Communications*.

Safety Information

Dangers, Warnings, and Cautions

This manual uses three kinds of hazard statements, defined as follows:

DANGER

Indicates an imminently hazardous situation that, if not avoided, **will** result in death or serious injury.

WARNING

Indicates a potentially hazardous situation that, if not avoided, **could** result in death or serious injury.

CAUTION

Indicates a potentially hazardous situation that, if not avoided, **may** result in minor or moderate injury or equipment damage.

Safety Symbols

The following symbols are often marked on SEL products.

	 CAUTION Refer to accompanying documents.	 ATTENTION Se reporter à la documentation.
	Earth (ground)	Terre
	Protective earth (ground)	Terre de protection
	Direct current	Courant continu
	Alternating current	Courant alternatif
	Both direct and alternating current	Courant continu et alternatif
	Instruction manual	Manuel d'instructions

Other Safety Marks (Sheet 1 of 3)

 DANGER Disconnect or de-energize all external connections before opening this device. Contact with hazardous voltages and currents inside this device can cause electrical shock resulting in injury or death.	 DANGER Débrancher tous les raccordements externes avant d'ouvrir cet appareil. Tout contact avec des tensions ou courants internes à l'appareil peut causer un choc électrique pouvant entraîner des blessures ou la mort.
 DANGER Do not access/move jumpers while the unit is powered up.	 DANGER Ne pas accéder aux cavaliers ou les changer quand l'unité est sous tension.

Other Safety Marks (Sheet 2 of 3)

DANGER If the recloser is energized while the control cable is disconnected from the recloser control, the CT secondaries in the control cable may generate dangerously high voltages. Do not come in contact with the pins or pin sockets in the control cable. Contact with high voltage can cause serious injury or death.	DANGER Si le réenclencheur est sous tension tandis que le câble de commande est débranché de la commande du réenclencheur, le secondaire des transformateurs de courant (TC) dans le câble de commande peut présenter des tensions dangereusement élevées. Ne pas toucher les broches du câble de commande. Tout contact avec une tension élevée peut entraîner des blessures graves ou la mort.
DANGER The removed cables for connections J201, J202, and J205 are still energized. Contact with such terminals can cause electrical shock that can result in injury or death.	DANGER Les câbles retirés des raccordements J201, J202 et J205 sont encore sous tension. Le contact avec ces câbles peut causer des chocs électriques qui peuvent entraîner des blessures ou la mort.
WARNING Do not transport the SEL-651R-2 with the battery inside the enclosure.	AVERTISSEMENT Ne pas transporter le SEL-651R-2 avec la batterie à l'intérieur du coffret.
WARNING Have only qualified personnel service this equipment. If you are not qualified to service this equipment, you can injure yourself or others, or cause equipment damage.	AVERTISSEMENT Seules des personnes qualifiées peuvent travailler sur cet appareil. Si vous n'êtes pas qualifiés pour ce travail, vous pourriez vous blesser avec d'autres personnes ou endommager l'équipement.
WARNING Setting 79CLSD = OFF can create an indefinite "standing close" condition. This is usually not desirable in practice.	AVERTISSEMENT Le réglage 79CLSD=OFF peut créer une condition de commande de fermeture permanente. Cette pratique n'est normalement pas recommandée.
WARNING Take proper precautions to prevent personal injury or equipment damage when lifting and mounting the SEL-651R-2. Make sure doors are latched closed. Secure lifting attachments to the lifting holes. Lift slowly. Do not transport the SEL-651R-2 with the battery inside the enclosure.	AVERTISSEMENT Prendre les précautions appropriées pour éviter les blessures au personnel et les dommages à l'équipement quand on soulève et qu'on monte le SEL-651R-2. S'assurer que les portes sont verrouillées. Fixer les attaches sur les trous prévus pour l'élévation. Soulever lentement. Ne pas transporter le SEL-651R-2 avec la batterie dans le coffret.
WARNING This device is shipped with default passwords. Default passwords should be changed to private passwords at installation. Failure to change each default password to a private password may allow unauthorized access. SEL shall not be responsible for any damage resulting from unauthorized access.	AVERTISSEMENT Cet appareil est expédié avec des mots de passe par défaut. A l'installation, les mots de passe par défaut devront être changés pour des mots de passe confidentiels. Dans le cas contraire, un accès non-autorisé à l'équipement peut être possible. SEL décline toute responsabilité pour tout dommage résultant de cet accès non-autorisé.
CAUTION Disconnect the battery from the relay module (using the Quick Disconnect) before disconnecting the battery terminals and removing the battery. Connect the Quick Disconnect last when installing the battery.	ATTENTION Débrancher la batterie du module du relais (en utilisant le "Quick Disconnect") avant de débrancher les bornes de la batterie et ensuite retirer la batterie. Rebrancher le "Quick Disconnect" en dernier lorsqu'on replace la batterie.
CAUTION Do not connect the SEL-651R-2 to an energized recloser until all control settings have been properly programmed and verified. Failure to comply can result in control and recloser misoperation, equipment damage, and personal injury.	ATTENTION Ne pas raccorder le SEL-651R-2 à un réenclencheur sous-tension avant que tous les réglages de la commande n'aient été proprement programmés et vérifiés. Toute dérogation à cette directive peut entraîner une opération intempestive de la commande ou du réenclencheur, des dommages à l'équipement ou des blessures au personnel.
CAUTION Equipment components are sensitive to electrostatic discharge (ESD). Undetectable permanent damage can result if you do not use proper ESD procedures. Ground yourself, your work surface, and this equipment before removing any cover from this equipment. If your facility is not equipped to work with these components, contact SEL about returning this device and related SEL equipment for service.	ATTENTION Les composants de cet équipement sont sensibles aux décharges électrostatiques (DES). Des dommages permanents non-décelables peuvent résulter de l'absence de précautions contre les DES. Raccordez-vous correctement à la terre, ainsi que la surface de travail et l'appareil avant d'en retirer un panneau. Si vous n'êtes pas équipés pour travailler avec ce type de composants, contacter SEL afin de retourner l'appareil pour un service en usine.

Other Safety Marks (Sheet 3 of 3)

!CAUTION Never apply voltage signals greater than 9 V peak-peak to the low-level test interface (J14) or equipment damage may result.	!ATTENTION Au risque de causer des dommages à l'équipement, ne jamais appliquer un signal de tension supérieur à 9 V crête à crête à l'interface de test de bas niveau (J14).
!CAUTION The battery temperature sensor board contains exposed components that are sensitive to Electrostatic Discharge (ESD). When working with this board, work surfaces and personnel must be properly grounded or equipment damage may result.	!ATTENTION Le capteur de température de la batterie contient des composants à découvert qui sont sensibles aux décharges électrostatiques. Lorsqu'on travaille sur cette carte, les surfaces de travail et le personnel doivent être adéquatement mis à la terre sans quoi des dommages à l'équipement pourraient survenir.
!CAUTION The recloser control must be mounted on the same pole as the recloser when low-energy analog (LEA) inputs are used. This practice reduces surges that may damage the recloser control. Shielded cables are recommended when using LEA inputs.	!ATTENTION La commande du réenclencheur doit être montée sur le même poteau que le réenclencheur quand des entrées analogiques de bas niveau sont utilisées. Cette pratique réduit les bruits impulsifs qui pourraient endommager les circuits de commande du réenclencheur. Des câbles blindés sont recommandés avec ce type d'entrées.
!CAUTION The relay contains devices sensitive to Electrostatic Discharge (ESD). When working on the relay with the front panel removed, work surfaces and personnel must be properly grounded or equipment damage may result.	!ATTENTION Le relais contient des pièces sensibles aux décharges électrostatiques. Quand on travaille sur le relais avec les panneaux avant ou du dessus enlevés, toutes les surfaces et le personnel doivent être mis à la terre convenablement pour éviter les dommages à l'équipement.
!CAUTION There is danger of explosion if the battery is incorrectly replaced. Replace only with Rayovac no. BR2335 or equivalent recommended by manufacturer. See Owner's Manual for safety instructions. The battery used in this device may present a fire or chemical burn hazard if mistreated. Do not recharge, disassemble, heat above 100°C or incinerate. Dispose of used batteries according to the manufacturer's instructions. Keep battery out of reach of children.	!ATTENTION Une pile remplacée incorrectement pose des risques d'explosion. Remplacez seulement avec un Rayovac no BR2335 ou un produit équivalent recommandé par le fabricant. Voir le guide d'utilisateur pour les instructions de sécurité. La pile utilisée dans cet appareil peut présenter un risque d'incendie ou de brûlure chimique si vous en faites mauvais usage. Ne pas recharger, démonter, chauffer à plus de 100°C ou incinérer. Éliminez les vieilles piles suivant les instructions du fabricant. Gardez la pile hors de la portée des enfants.

General Information

Typographic Conventions

There are four ways to communicate with the SEL-651R-2:

- Using a command line interface on a PC terminal emulation window.
- Using a command line interface through the virtual terminal interface of a DNP3 communications link.
- Using the front-panel menus and pushbuttons.
- Using QuickSet.

The instructions in this manual indicate these options with specific font and formatting attributes. The following table lists these conventions:

Example	Description
STATUS	Commands typed at a command line interface on a PC.
n SHO n	Variables determined based on an application (in bold if part of a command).
<Enter>	Single keystroke on a PC keyboard.
<Ctrl+D>	Multiple/combo keystroke on a PC keyboard.
Start > Settings	PC software dialog boxes and menu selections. The > character indicates submenus.

Example	Description
CLOSE	Relay front-panel pushbuttons.
ENABLE	Relay front- or rear-panel labels.
MAIN > METER	Relay front-panel LCD menus and relay responses visible on the PC screen. The > character indicates submenus.
Are you sure?	Relay responses visible on the PC screen.

Examples

This instruction manual uses several example illustrations and instructions to explain how to effectively operate the SEL-651R-2. These examples are for demonstration purposes only; the firmware identification information or settings values included in these examples may not necessarily match those in the current version of your SEL-651R-2.

Trademarks

All brand or product names appearing in this document are the trademark or registered trademark of their respective holders. No SEL trademarks may be used without written permission.

SEL trademarks appearing in this manual are shown in the following table.

ACCELERATOR Analytic Assistant®	Best Choice Ground Directional Element®
ACCELERATOR Architect®	Compass®
ACCELERATOR QuickSet®	MIRRORED BITS®
ACCELERATOR TEAM®	SEL-2407®
Arc Sense™	SELOGIC®

Technical Support

We appreciate your interest in SEL products and services. If you have questions or comments, please contact us at:

Schweitzer Engineering Laboratories, Inc.
2350 NE Hopkins Court
Pullman, WA 99163-5603 U.S.A.
Tel: +1.509.338.3838
Fax: +1.509.332.7990
Internet: selinc.com/support
Email: info@selinc.com

Section 1

Introduction and Specifications

The SEL-651R-2 Recloser Control builds upon the success of the SEL-651R-0/1 Recloser Control, with new features and wider applicability. Apply the SEL-651R-2 in urban and rural distribution systems for increased system reliability. Connect the SEL-651R-2 to existing traditional reclosers and newer single-phase trip/reclose-capable reclosers, as detailed in following information.

This section introduces the SEL-651R-2 Recloser Control and provides information on the following topics:

- *Features on page 1.1*
- *Models and Options on page 1.4*
- *Applications on page 1.6*
- *Specifications on page 1.9*

Features

The SEL-651R-2 contains many protection, automation, and control features. *Figure 1.1* presents a simplified functional overview of the relay.




Figure 1.1 Functional Overview

Automatic Network Reconfiguration

Augment system reliability by using Automatic Network Reconfiguration to automatically isolate faulted line sections and restore service to the unaffected areas of the system. The SEL-651R-2 includes six voltage inputs to monitor both source-side and load-side voltages, ensuring safe and secure Automatic Network Reconfiguration automation. Automatic Network Reconfiguration automation is especially applicable in urban areas.

Intertie Protection and Control

Interconnect Distributed Energy Resources (DER) and implement protection requirements associated with IEEE Standard 1547-2018 “IEEE Standard for Interconnection and Interoperability of Distributed Energy Resources with

Associated Electric Power System Interfaces.” Apply voltage, frequency, vector shift, and fast rate-of-change-of-frequency elements to trip DER for abnormal system conditions. Connect DER using autosynchronization capabilities and generator specific synchronism check functions.

Ethernet Communication

Communicate using Ethernet ports via DNP3, Modbus, FTP, web server, SNTP, and optionally IEC 61850. Firmware upgrades can also be performed through use of the Ethernet ports. Use the Ethernet ports for local and remote engineering access, SCADA, real-time protection and control, loop restoration, islanding detection, blocking, and fast bus-tripping schemes.

Firmware Upgrade Over Web Server

Reduce firmware upgrade time and costs by uploading firmware over an Ethernet connection by using the web server interface. This feature is enabled through an Ethernet port setting with the option to require front-panel confirmation upon completion of the file being uploaded. The firmware is digitally signed and compressed. Upon upload completion, the relay verifies the signature for security.

Single-Phase Tripping/Reclosing

Reduce system and customer impacts because of faults. With single-phase tripping, interrupt only faulted phases while maintaining service to unaffected customers. Select single-phase or three-phase lockout, depending on connected loads. Single-phase operation is especially applicable in rural areas (requires a single-phase capable recloser).

PC Software

In addition to communicating and setting the relay through use of an ASCII terminal, you can use the PC-based ACCELERATOR QuickSet SEL-5030 Software to more easily configure the SEL-651R-2 and analyze fault records with relay element response.

USB Port

Use the standard front-panel USB port to speed up local communication and file transfers such as reading/writing settings and firmware upgrades.

Substantial Auxiliary Power Supply

Adequately power demanding 12 Vdc accessories with a built-in 40 W (continuous) auxiliary power supply.

Large Cabinet (Ordering Option)

Front and rear doors provide fast and easy access for front-panel operation or rear-panel connections. Large internal volume and 19" rack system allow plenty of room for accessory installation. The removable connector panel at bottom of enclosure accommodates custom hole sizes/fittings.

Extensive Recloser Compatibility (Ordering Option)

The Control Cable Interface selections in *Models and Options on page 1.4* shows the compatible reclosers. Select the desired control cable interface for the SEL-651R-2 at ordering time. Learn the setting and operation of this one recloser control and retrofit numerous existing recloser installations and equip new recloser installations.

Low-Energy Analog (LEA) Voltage Inputs (Ordering Option)

Connect the low-level voltage outputs from less-costly power system voltage transducers to three-phase LEA voltage inputs on the SEL-651R-2.

Accessories (Ordering Option)

Order additional accessories for the SEL-651R-2, such as:

- 19" rack mount accessory shelf for radios, etc.
- Vandal sleeves to prevent cable connection tampering.
- Fuse blocks for voltage input and control power protection.
- AC transfer switch for alternative control power source switching—especially useful in Automatic Network Reconfiguration operation.
- Heater (100 W; operating voltage 110 to 250 V [ac or dc]) with thermostat (setting range 0 to 60°C) to help keep out condensation or keep the enclosure temperature above a minimum value.

Models and Options

See the latest SEL-651R-2 Model Option Table at selinc.com.

SEL-651R Models

This instruction manual covers the SEL-651R-2 models introduced in 2012. *Table 1.1* describes distinguishing features of products covered and not covered by this manual. Use any row of the table to distinguish between recloser controls covered and not covered by this manual.

Table 1.1 SEL-651R Product Features

Distinguishing Feature	SEL-651R Recloser Controls Covered by This Instruction Manual	SEL-651R Recloser Controls Not Covered by This Instruction Manual
Model Number ^a	0651R-2	0651R-0/1
Ethernet Port(s) on Relay Module ^b	Yes	No
Serial Port +5 V Jumpers Accessible from JMP 2 3 Opening on Relay Module ^b	Yes	No
Firmware Revision Number	FID=SEL-651R-2-R4xx and higher	FID=SEL-651R-1-R3xx and lower

^a The model numbers used in this table are derived from the SEL-651R Model Option Tables. These numbers should not be used to order an SEL-651R. To order an SEL-651R, refer to the actual Model Option Tables.

^b See Figure 2.5 and Figure 2.9.

Recloser Compatibility

To determine the recloser interface of an SEL-651R-2, inspect the recloser control cable receptacle (see *Figure 2.35*). The part number (found on the serial number sticker inside the SEL-651R-2 enclosure) can also be checked and compared to the SEL-651R-2 Model Option Table.

Option Considerations

Consider the following options when ordering and configuring the SEL-651R-2 Recloser Control.

- Control Cable Interface
 - Traditional Retrofit (14-pin)
 - G&W Viper-ST, G&W Viper-LT, ABB Elastimold MVR, ABB GridShield, Eaton NOVA NX-T, Eaton NOVA NX-STS, or Togami FAULT CLEAR (27 kV model) (32-pin, single-phase trip capable)
 - ABB OVR-3/VR-3S (15 and 27 kV models) (24-pin, single-phase trip capable)
 - G&W Control Power Viper-S or Control-Powered Eaton NOVA (19-pin)

- ABB Joslyn TriMod 600R (27-pin, single-phase trip capable)
- Eaton NOVA-TS or NOVA-STS Triple-Single (26-pin, single-phase trip capable)
- Siemens SDR Triple-Single (40-pin, single-phase trip capable)
- Siemens SDR Three-Phase (40-pin)
- Multi-Recloser Interface (42-pin), see *Table 2.6* for compatible reclosers
- Enclosure Type
 - Dual door (side mount)
 - Single door (rear mount)
- Enclosure Material
 - Painted steel
 - Type 304 stainless steel
- Door Latching
 - Three-point latch
- Secondary Input Voltage Ratings
 - Two three-phase 300 Vac sets
 - One three-phase 8 Vac LEA set
 - One three-phase 300 Vac set
 - One three-phase 8 Vac LEA set
 - One three-phase “Lindsey SVMI LEA” set
 - One three-phase “Eaton NOVA LEA” set
 - One three-phase 300 Vac set
 - One three-phase “Eaton NOVA LEA” set
 - One three-phase “Lindsey SVMI LEA” set
 - One three-phase 300 Vac set
 - One three-phase “Lindsey SVMI LEA” set
 - Two three-phase 8 Vac LEA sets
 - One three-phase 300 Vac set
 - One three-phase “Siemens LEA” set
 - One three-phase “Lindsey SVMI LEA” set
 - One three-phase “Siemens LEA” set
 - Two three-phase “Siemens LEA” sets
- Extra Inputs/Outputs
 - Seven 12 Vdc optoisolated inputs and eight output contacts
 - Two 125 Vdc optoisolated inputs, five 12 Vdc optoisolated inputs, and eight output contacts
 - Two 48 Vdc optoisolated inputs, five 12 Vdc optoisolated inputs, and eight output contacts
 - Two 220 Vdc optoisolated inputs, five 12 Vdc optoisolated inputs, and eight output contacts
- Communications Ports/Interfaces
 - Dual Copper Ethernet
 - Dual or Single Fiber Ethernet

- Single Copper and Single Fiber Ethernet
- IEC 61850 Protocol
- USB
- EIA-485
- Power Supply
 - 120 Vac (includes GFCI [Ground-Fault Circuit Interrupter] outlet)
 - 230 Vac
 - 125 Vdc (battery charger not included)
 - 48 Vdc (battery charger not included)
- Battery
 - 12 V lead-acid, 16 Ah
 - 12 V lead-acid, 40 Ah
- User Interface
 - Configurable labels
 - Tricolor LEDs
- Accessories

Contact the SEL factory or your local Technical Service Center for particular part number and ordering information (see *Technical Support on page 13.15*). You can also view the latest part number and ordering information on the SEL website at selinc.com.

Applications

As stated in preceding subsections, the SEL-651R-2 can be applied to:

- Traditional Retrofit (14-pin)
- G&W Viper-ST, G&W Viper-LT, ABB Elastimold MVR, ABB GridShield, Eaton NOVA NX-T, Eaton NOVA NX-STS, or Togami FAULT CLEAR (32-pin, single-phase trip capable)
- ABB OVR-3/VR-3S (15 and 27 kV models) (24-pin, single-phase trip capable)
- G&W Control Power Viper-S or Control-Powered Eaton NOVA (19-pin)
- ABB Joslyn TriMod 600R (27-pin, single-phase trip capable)
- Eaton NOVA-TS or NOVA-STS Triple-Single (26-pin, single-phase trip capable)
- Tavrida OSM A1_2 (32-pin, rectangular receptacle)
- Siemens SDR Triple-Single (40-pin, single-phase trip capable)
- Siemens SDR Three-Phase (40-pin)
- Multi-Recloser Interface (42-pin), see *Table 2.6* for compatible reclosers

Note that G&W Viper-ST, G&W Viper-LT, ABB Elastimold MVR, ABB GridShield (32-pin), ABB OVR-3/VR-3S (24-pin, 15 and 27 kV models), ABB Joslyn TriMod 600R, Eaton NOVA-TS, Eaton NOVA-STS

Triple-Single, Eaton NOVA NX-T, Eaton NOVA NX-STS, Siemens SDR Triple-Single, Togami FAULT CLEAR, and some of the Multi-Recloser Interface reclosers include single-phase trip/reclose capability. They can also include three-phase trip/reclose and combinations in between (e.g., single-phase trip/reclose and three-phase lockout).

Figure 1.2 shows principal connections to the SEL-651R-2, with full voltage connections on each side. Complete voltage connections are used in such applications as Automatic Network Reconfiguration. *Figure 1.3* shows Automatic Network Reconfiguration augmented by MIRRORED BITS communications between SEL-651R-2 Recloser Controls. Automatic Network Reconfiguration operation automatically isolates faulted line sections and restores service to the rest of the system.




Figure 1.2 Connect Three-Phase Load and Source Voltages to SEL-651R-2




Figure 1.3 Implement Automatic Network Reconfiguration With SEL-651R-2 Recloser Controls

Specifications

Compliance

Designed and manufactured under an ISO 9001 certified quality management system

General

AC Current Inputs

Channels IA, IB, IC

1 A Nominal: 3 A continuous (4 A continuous at 55°C), linear to 20 A symmetrical; 100 A for 1 s; 250 A for 1 cycle

Burden: 0.13 VA @ 1 A, 1.31 VA @ 3 A

Channel IN

0.2 A Nominal: 15 A continuous, linear to 5.5 A symmetrical; 100 A for 1 s; 250 A for 1 cycle

Burden: <0.5 VA @ 0.2 A

AC Voltage Inputs

300 V (PT): 300 V_{L-N} continuous (ideally connect voltage no higher than 240 Vac nominal, thus providing 60 Vac margin for accurately measuring overvoltage conditions); 600 Vac for 10 s.

Burden: <0.03 VA @ 67 V
<0.06 VA @ 120 V
<0.80 VA @ 300 V

8 V LEA: 8 V_{L-N} continuous (ideally connect voltage no higher than 6.5 Vac nominal, thus providing 1.5 Vac margin for accurately measuring overvoltage conditions); 300 Vac for 10 s.

Burden: Relay Input Z = 1 MΩ

Common Mode Voltage

Operation: 3 Vac

Without Damage: 50 Vac

Eaton NOVA LEA: 37 V_{L-N} continuous (ideally connect voltage no higher than 29.6 Vac nominal, thus providing 7.4 Vac margin for accurately measuring overvoltage conditions); 250 Vac for 10 s.

Burden: Relay Input Z = 165 kΩ

Common Mode Voltage

Operation: 3 Vac

Without Damage: 53 Vac

Lindsey SVMI LEA: 200 V_{L-N} continuous (ideally connect voltage no higher than 160 Vac nominal, thus providing 40 Vac margin for accurately measuring overvoltage conditions); 250 Vac for 10 s.

Burden: Relay Input Z = 1 MΩ

Common Mode Voltage

Operation: 3 Vac

Without Damage: 25 Vac

Siemens LEA: 8.49 V_{L-N} continuous (ideally connect voltage no higher than 6.79 Vac nominal, thus providing 1.7 Vac margin for accurately measuring overvoltage conditions); 155 Vac for 10 s.

Burden: Relay Input Z = 24.22 kΩ

Common Mode Voltage

Operation: 3 Vac

Without Damage: 50 Vac

Frequency and Rotation

Note: 60/50 Hz system frequency and ABC/ACB phase rotation are user-settable.

Frequency Tracking Range: 40–66 Hz

Maximum Rate of Change: ~20 Hz/s
(The relay will not measure faster-changing frequencies and will revert to nominal frequency if the condition is maintained for longer than 0.25 s)

Note: Voltage V_{nY} or V_{nZ} (where n = 1, 2, or 3) required for frequency tracking, depending upon Global setting FSELECT.

Power Supply

120 Vac Supply

Rated Voltage: 120 Vac

Rated Frequency: 50/60 Hz

Operational Range: 85–264 Vac

Operational Frequency Range: 40–70 Hz

Maximum Burden: 125 VA average, 450 VA peak

Inrush: <50 A (I²t < 1.5 A² • s)

230 Vac Supply

Rated Voltage: 230 Vac

Rated Frequency: 50/60 Hz

Operational Range: 85–264 Vac

Operational Frequency Range: 40–70 Hz

Maximum Burden: 125 VA average, 450 VA peak

Inrush: <50 A (I²t < 4.5 A² • s)

125 Vdc Supply

Rated Voltage: 125 Vdc

Operational Range: 85–300 Vdc

Maximum Burden: 25 W continuous (with no 12 V Accessory Power Supply Load), 105 W continuous, 405 W peak

Inrush: <50 A (I²t < 1.5 A² • s)

48 Vdc Supply

Rated Voltage: 48 Vdc

Operational Range: 40–65 Vdc

Maximum Burden: 25 W continuous, 300 W for 1.5 s

12 V Accessory Power Supply

For Models With 120 Vac and 230 Vac Power Supplies

12.7 Vdc nominal ±10%, 40 W continuous, 60 W for 6 s every 60 s, 90 W for 2 s every 30 s

10.5–16.2 V when operating on battery power

For Models with 125 Vdc Power Supplies

12.7 Vdc nominal $\pm 10\%$, 40 W continuous, 60 W for 6 s every 60 s, 90 W for 2 s every 30 s

For Models with 48 Vdc Power Supplies

12 Vdc nominal $\pm 10\%$, 3 W (0.25 A) continuous

9–14 Vdc during Power-up and Trip/Close operations

Output Contacts (Except Trip and Close)

Make: 30 A per IEEE C37.90-2005, Section 5.8

Carry: 6 A continuous carry at 70°C
4 A continuous carry at 85°C

1 s Rating: 50 A

MOV Protection: 270 Vac, 360 Vdc, 40 J

Pickup Time: <5 ms

Update Rate: 1/8 cycle

Breaking Capacity (10,000 Operations):

24 V	0.75 A	L/R = 40 ms
48 V	0.50 A	L/R = 40 ms
125 V	0.30 A	L/R = 40 ms
250 V	0.20 A	L/R = 40 ms

Cyclic Capacity (1 Cycle/Second):

24 V	0.75 A	L/R = 40 ms
48 V	0.50 A	L/R = 40 ms
125 V	0.30 A	L/R = 40 ms
250 V	0.20 A	L/R = 40 ms

Note: Per IEC 60255-0-20:1974, using the simplified assessment method.

AC Output Ratings

Maximum Operational Voltage (U_E) Rating: 240 Vac

Insulation Voltage (U_I) Rating (Excluding EN 61010-1): 300 Vac

Utilization Category: AC-15 (control of electromagnetic loads >72 VA)

Contact Rating Designation: B300 (B = 5 A, 300 = rated insulation voltage)

Voltage Protection Across Open Contacts: 270 Vac, 40 J

Rated Operational Current (I_E): 3 A @ 120 Vac
1.5 A @ 240 Vac

Conventional Enclosed Thermal Current (I_{THE}) Rating: 5 A

Rated Frequency: 50/60 ± 5 Hz

Electrical Durability Make VA Rating: 3600 VA, cos ϕ = 0.3

Electrical Durability Break VA Rating: 360 VA, cos ϕ = 0.3

Trip and Close Outputs

Traditional Interface Rating

Coil Voltage: 24 ± 2.4 Vdc

Coil Current: 15.5 A (Close), 12.2 A (Trip)

G&W Viper-ST/-LT, ABB Elastimold MVR, ABB GridShield, Togami FAULT CLEAR (32-Pin and 42-Pin Versions), Eaton NOVA NX-T (32-pin Version Only), and Eaton NOVA NX-STS (32-pin Version Only) Rating

Coil Voltage: 155 ± 5 , -3 Vdc

Pulse Duration: 52–55 ms (Close), 27–30 ms (Trip)

ABB OVR-3/VR-3S (24-Pin, 15 and 27 kV Models) Rating

Coil Voltage: 48 ± 5 , -3 Vdc

Pulse Duration: 85 ms (Close), 45 ms (Trip)

Control-Powered Eaton NOVA Rating

Coil Voltage: 48 ± 5 , -3 Vdc

ABB Joslyn TriMod 600R Rating

Coil Voltage: 155 ± 5 , -3 Vdc

Pulse Duration: 35 ms (Close), 14 ms (Trip)

Eaton NOVA-TS or NOVA-STS Triple-Single Rating

Coil Voltage: 48 ± 5 , -3 Vdc

Tavrida OSM AI_2 Rating

Coil Voltage: 155 ± 5 , -3 Vdc

Pulse Duration: 60 ms (Close), 15 ms (Trip)

Tavrida OSM AI_4 Rating

Coil Voltage: 155 ± 5 , -3 Vdc

Pulse Duration: 60 ms (Close), 40 ms (Trip)

Siemens SDR Triple-Single Rating

Coil Voltage: 155 ± 5 , -3 Vdc

Pulse Duration: 65 ms (Close), 40 ms (Trip)

Siemens SDR Three-Phase Rating

Coil Voltage: 155 ± 5 , -3 Vdc

Pulse Duration: 65 ms (Close), 40 ms (Trip)

Eaton NOVA NX-T or NOVA NX-STS Rating (42-pin Version Only)

Coil Voltage: 155 ± 5 , -3 Vdc

Pulse Duration: 45 ms (Close), 10 ms (Trip)

Romagnole iGrid (15 kV and 27 kV models) Rating

Coil Voltage: 155 ± 5 , -3 Vdc

Pulse Duration: 45 ms (Close), 15 ms (Trip)

Romagnole iGrid (38 kV model) Rating

Coil Voltage: 155 ± 5 , -3 Vdc

Pulse Duration: 45 ms (Close), 30 ms (Trip)

Note: Supports an entire trip-close-trip-close-trip-close-trip-close-trip-lockout sequence every minute.

Optoisolated Inputs (Optional)

When Used With DC Control Signals

12 Vdc: On for 9.6–27 Vdc

48 Vdc: On for 38.4–60 Vdc; off below 28.8 Vdc

125 Vdc: On for 105–150 Vdc; off below 75 Vdc

220 Vdc: On for 176–264 Vdc; off below 132 Vdc

When Used With AC Control Signals

48 Vdc: On for 32.8–60 Vac; off below 20.3 Vac

125 Vdc: On for 89.6–150.0 Vac; off below 53.0 Vac

220 Vdc: On for 150.3–264 Vac; off below 93.2 Vac

Note: AC mode is selectable for Inputs IN101 and IN102 when ordered with 48 Vdc, 125 Vdc, and 220 Vdc options via Global settings IN101D and IN102D. AC input recognition delay from time of switching: 0.75 cycles maximum pickup, 1.25 cycles maximum dropout.

Note: All optoisolated inputs draw less than 10 mA of current at nominal voltage or AC rms equivalent.

Status Inputs

DC Dropout Range:	0–4 Vdc
DC Pickup Range:	8–28 Vdc
Current Draw:	1–10 mA

Communications Ports

EIA-232:	One front, two rear
EIA-485:	One rear with 2100 Vdc of isolation
Per Port Data Rate Selections:	300, 1200, 2400, 4800, 9600, 19200, 38400, 57600
USB:	One front port (Type B connector, CDC class device)
Ethernet:	One 10/100BASE-T rear port (RJ45 connector) (discontinued option) Two 10/100BASE-T rear ports optional (RJ45 connector) One or two 100BASE-FX rear ports optional (LC connectors multimode) One 10/100BASE-T (RJ45 Connector) and one 100BASE-FX (LC connector multimode) rear ports optional Internal Ethernet switch included with second Ethernet port

Time-Code Inputs

Recloser Control accepts demodulated IRIG-B time-code input at Port 2 or the BNC input.
Port 2, Pin 4 Input Current: 1.8 mA typical at 4.5 V (2.5 kΩ resistive)
BNC Input Current: 4 mA typical at 4.5 V (750 Ω resistive when input voltage is greater than 2 V)

Synchronization Accuracy

Internal Clock:	±1 µs
Synchrophasor Reports (e.g., MET PM, EVE P, CEV P):	±10 µs
All Other Reports:	±5 ms

Simple Network Time Protocol (SNTP) Accuracy

Internal Clock:	±5 ms
-----------------	-------

Unsynchronized Clock Drift

Relay Powered:	2 minutes per year typical
----------------	----------------------------

Operating Temperature

Relay Module:	−40° to +85°C (−40° to +185°F)
Batteries:	−40° to +80°C (−40° to +176°F)
Entire SEL-651R-2 unit:	−40° to +55°C (−40° to +131°F)

Note: LCD contrast impaired for temperatures below −20°C (−4°F). The entire SEL-651R-2 unit is operationally tested to +70°C (+158°F). The 15°C (27°F) difference between the +55°C rating and +70°C is for direct sunlight temperature rise.

Weight

<114 kg (<250 lb)

Battery Specifications

Base Version Requirements

Type:	12 V lead-acid
Normal Capacity:	16 ampere-hours @ 25°C
Run Time (Relay Electronics Operate Plus One Trip/Close Cycle):	≥9.6 hours @ 25°C ≥3.2 hours @ −40°C
Recharge Time (Deep Discharge to Fully Charged):	≤9.6 hours @ 25°C
Estimated Life:	≥4 years @ 25°C ≥1 year @ +80°C

Extended Capacity Option Requirements

Type:	12 V lead-acid
Normal Capacity:	40 ampere-hours @ 25°C
Run Time (Relay Electronics Operate Plus One Trip/Close Cycle):	≥24 hours @ 25°C ≥8 hours @ −40°C
Recharge Time (Deep Discharge to Fully Charged):	≤24 hours @ 25°C
Estimated Life:	≥4 years @ 25°C ≥1 year @ +80°C

Processing Specifications and Oscillography

AC Voltage and Current Inputs

128 samples per power system cycle, 3 dB low-pass filter cut-off frequency of 3 kHz.

Digital Filtering

Digital low-pass filter then decimate to 32 samples per cycle followed by one-cycle cosine filter.
Net filtering (analog plus digital) rejects dc and all harmonics greater than the fundamental.

Protection and Control Processing

Most Elements:	Four times per power system cycle
Time-Overcurrent Elements:	Two times per power system cycle

Oscillography

Length:	15, 30, or 60 cycles
Total Storage:	11 s of analog and binary
Sampling Rate:	128 samples per cycle unfiltered 32 and 16 samples per cycle unfiltered and filtered 4 samples per cycle filtered
Trigger:	Programmable with Boolean expression
Format:	ASCII and Compressed ASCII Binary COMTRADE (128 samples per cycle unfiltered)
Time-Stamp Resolution:	1 µs when high-accuracy time source is connected (EVE P or CEV P commands)
Time-Stamp Accuracy:	See <i>Time-Code Inputs</i> in these specifications.

Sequential Events Recorder

Time-Stamp Resolution:	1 ms
Time-Stamp Accuracy (With Respect to Time Source):	±5 ms

Control Element Settings Ranges and Accuracies

Instantaneous/Definite-Time Overcurrent Elements (50)

Current Pickup Range (A Secondary)

Phase and Neg.-Seq.:	0.05–20.00 A, 0.01 A steps
Ground:	0.005–20.000 A, 0.001 A steps
Neutral:	0.005–2.500 A

Steady-State Pickup Accuracy

Phase and Neg.-Seq.:	±0.01 A plus ±3% of setting
Ground:	±0.001 A plus ±3% of setting (IN < 4.7 A) ±0.010 A plus ±3% of setting (IN ≥ 4.7 A)
Neutral:	±0.001 A plus ±3% of setting
Transient Overreach:	±5% of pickup
Pickup/Dropout Time:	1.25 cycles
Time Delay Range:	0.00–16,000.00 cycles, 0.25-cycle steps
Time Delay Accuracy:	±0.25 cycle plus ±0.1% of setting

Time-Overcurrent Elements (51)

Current Pickup Range (A Secondary)

Phase and Neg.-Seq.:	0.05–3.20 A, 0.01 A steps
Ground:	0.005–3.200 A, 0.001 A steps
Neutral:	0.005–0.640 A, 0.001 A steps

Steady-State Pickup Accuracy

Phase and Neg.-Seq.:	±0.01 A plus ±3% of setting
Ground:	±0.001 A plus ±3% of setting (IN < 4.7 A) ±0.010 A plus ±3% of setting (IN ≥ 4.7 A)
Neutral:	±0.001 A plus ±3% of setting
Time Dials	
U.S.:	0.5–15.0, 0.01 steps
IEC:	0.05–1.00, 0.01 steps
Recloser Curves:	0.10–30.0, 0.01 steps ^a
Curve Timing Accuracy:	±1.50 cycles plus ±4% of setting, between 2 and 30 multiples of pickup

Second-Harmonic Blocking Elements

Pickup Range:	5% to 100% of fundamental, 1% steps
Steady-State Pickup Accuracy:	2.5 percentage points
Pickup/Dropout Time:	<1.25 cycles
Time Delay:	0.00–16,000.00 cycles, 0.25-cycle steps
Timer Accuracy:	±0.25 cycle and ±0.1% of setting

Undervoltage (27), Overvoltage (59), Inverse-Time Undervoltage (27I), and Inverse-Time Overvoltage (59I)

Pickup Ranges (V Secondary)

300 V Maximum Inputs

Phase:	1.00–300.00 V, 0.01 V steps
Phase-to-Phase:	1.76–520.00 V, 0.02 V steps
Sequence:	2.00–300.00 V, 0.02 V steps

8 V LEA Maximum Inputs

Phase:	0.03–8.00 V ^b
Phase-to-Phase:	0.05–13.87 V ^b
Sequence:	0.05–8.00 V ^b

Eaton NOVA LEA Inputs (37 Vac Maximum)

Phase:	0.12–37.09 V ^b
Phase-to-Phase:	0.21–64.24 V ^b
Sequence:	0.25–37.09 V ^b

Lindsey SVMI LEA Inputs (200 Vac Maximum)

Phase:	1.00–200.00 V
Phase-to-Phase:	1.76–346.00 V
Sequence:	2.00–200.00 V
Steady-State Pickup Accuracy	
300 V Maximum	

Phase:	±0.5 V plus ±1% of setting
Phase-to-Phase:	±1 V plus ±2% of setting
Sequence:	±1.5 Vac plus ±3% of setting @ 12.5–300 Vac

8 V LEA Maximum^b

Phase:	±10 mV plus ±1% of setting
Phase-to-Phase:	±20 mV plus ±2% of setting
Sequence:	±30 mVac plus ±3% of setting @ 0.33–8.00 Vac

Eaton NOVA LEAb

Phase:	±60 mV plus ±1% of setting
Phase-to-Phase:	±120 mV plus ±2% of setting
Sequence:	±180 mVac plus ±3% of setting @ 1.55–37.09 Vac

Lindsey SVMI LEAb

Phase:	±0.5 V plus ±1% of setting
Phase-to-Phase:	±1 V plus ±2% of setting
Sequence:	±1.5 Vac plus ±3% of setting @ 12.5–200 Vac

Siemens LEAb

Phase:	±10 mV plus ±1% of setting
Phase-to-Phase:	±20 mV plus ±2% of setting
Sequence:	±30 mVac plus ±3% of setting @ 0.33–8.49 Vac

27I 59I Pickup Accuracy: <1.25 + 4% of curve

Pickup/Dropout Time: <1.25 cycles

Vector Shift (78S)

Pickup Range:	2.0°–30.0°, 0.1-degree increment
Accuracy:	±1.5°, ±10% of setting
Pickup Time:	<3 cycles

Synchronism-Check Elements (25)

Slip Frequency Pickup Range:	0.005–0.500 Hz, 0.001 Hz steps
Slip Frequency Pickup Accuracy:	±0.003 Hz
Phase Angle Range:	0–80°, 0.01° steps
Phase Angle Accuracy:	±4°

Under- and Overfrequency Elements (81)

Frequency Range:	40.00–66.00 Hz, 0.01 Hz steps
Frequency Accuracy:	±0.01 Hz
Cycle-Based Delay Timers	
Time Delay Range:	2.00–16,000.00 cycles, 0.25-cycle steps
Time Delay Accuracy:	±0.25 cycle plus ±0.1%
Seconds-Based Delay Timers	
Time Delay Range:	0.10–1000.00 s, 0.01 s steps
Time Delay Accuracy:	±6 ms plus ±0.1% of setting
Undervoltage Frequency Element Block Range	
300 V Inputs:	12.50–300.00 V ^b

Frequency Window Elements (81W)

Frequency Range:	44.00–66.00 Hz, 0.01 Hz steps
Frequency Accuracy:	±0.01 Hz
Time Delay Range:	0.00–1,000.00 s, 0.01 s steps
Time Delay Accuracy:	±6 ms plus ±0.1% of setting

Rate-of-Change-of-Frequency Element (81R)

Pickup Range:	0.10–15.00 Hz/s, 0.01 Hz/s steps
Dropout:	95% of pickup
Pickup Accuracy:	±100 mHz/s and ±3.33% of pickup
Pickup Time:	See <i>Equation 4.9</i>
Pickup Time Delay:	0.10–60.00 s, 0.01-second steps
Dropout Time Delay:	0.00–60.00 s, 0.01-second steps
Timer Accuracy:	±6 ms and ±0.1% of setting

Autosynchronizing

Frequency Matching	
Speed (Frequency) Control Outputs	
Raise:	Digital output, adjustable pulse duration and interval
Lower:	Digital output, adjustable pulse duration and interval
Frequency Synchronization	
Timer:	5–3600 s, 1 s increments
Frequency Adjustment Rate:	0.01–10.00 Hz/s, 0.01 Hz/s increment
Frequency Pulse Interval:	1–120 s, 1 s increment
Frequency Pulse Minimum:	0.02–60.00 s, 0.01 s increment
Frequency Pulse Maximum:	0.10–60.00 s, 0.01 s increment
Kick Pulse Interval:	1–120 s, 1 s increments
Kick Pulse Minimum:	0.02–2.00 s, 0.01 s increments
Kick Pulse Maximum:	0.02–2.00 s, 0.01 s increments

Voltage Matching

Voltage Control Outputs	
Raise:	Digital output, adjustable pulse duration and interval
Lower:	Digital output, adjustable pulse duration and interval
Voltage Synchronized Timer:	5–3600 s, 1 s increments
Voltage Adjustment Rate (Control System):	0.01–30.00 V/s, 0.01 V/s increment
Voltage Pulse Interval:	1–120 s, 1 s increment
Voltage Control Pulse Minimum:	0.02–60.00 s, 0.01 s increment
Voltage Control Pulse Maximum:	0.10–60.00 s, 0.01 s increment
Timing Accuracy:	±0.5% plus ±1/4 cycle

Power Elements^c

Minimum Current:	0.01 A
Minimum Voltage:	40 V
Steady-State Pickup Accuracy:	0.58 W plus ±5% of setting at unity power factor
Pickup/Dropout Time:	<3.75 cycles
Time Delay Accuracy:	±0.25 cycle plus ±0.1% of setting

Load Encroachment^c

Minimum Current:	0.1 A
Minimum Voltage:	12.5 Vac
Forward Load Impedance:	0.5–640.0 Ω secondary
Forward Positive Load Angle:	–90° to +90°
Forward Negative Load Angle:	–90° to +90°
Negative Load Impedance:	0.50–640 Ω secondary
Negative Positive Load Angle:	+90° to +270°
Negative Negative Load Angle:	+90° to +270°
Pickup Accuracy	
Impedance:	±3%
Angle:	±2°

SELogic Control Equation Variable Timers

Pickup Ranges	
0.00–999,999.00 Cycles:	0.25-cycle steps (programmable timers)
Pickup/Dropout Accuracy:	±0.25 cycle plus ±0.1% of setting

Metering Accuracies

Accuracies specified at 20°C and at nominal system frequency unless noted otherwise.

Instantaneous and Maximum/Minimum Metering

Voltages

VAY, VBY, VCY, VAZ, VBZ, VCZ:	±0.2% (50–300 V), ±0.5° for PTs ±0.2% (0.67–8.00 V), ±0.5° for 8 V LEAs ±0.2% (3.09–37.09 V), ±0.5° for Eaton NOVA LEAs ±0.2% (25–200.00 V), ±0.5° for Lindsey SVMI LEAs ±0.2% (0.71–8.49 V), ±0.5° for Siemens SDR LEAs
VABY, VBCY, VCAY, VABZ, VBCZ, VCAZ:	±0.4% (50–300 V), ±1.0° for PTs ±0.4% (1.16–13.86 V), ±1.0° for 8 V LEAs ±0.4% (5.35–64.28 V), ±1.0° for Eaton NOVA LEAs ±0.4% (43.30–346.41 V), ±1.0° for Lindsey SVMI LEAs ±0.4% (1.22–14.70 V), ±1.0° for Siemens SDR LEAs
3V0Y, V1Y, V2Y, 3V0Z, V1Z, V2Z:	±0.6% (50–300 V), ±1.0° for PTs ±0.6% (0.67–8.00 V), ±1.0° for 8 V LEAs ±0.6% (3.09–37.09 V), ±1.0° for Eaton NOVA LEAs ±0.6% (25.00–200.00 V), ±1.0° for Lindsey SVMI LEAs ±0.6% (0.71–8.49 V), ±1.0° for Siemens SDR LEAs

Currents

IA, IB, IC ^d :	±0.5 mA plus ±0.1% of reading (0.1–2 A), ±0.5°
IN:	±0.08 mA plus ±0.1% of reading (0.005–4.5 A), ±1°
3I1, 3I0, 3I2:	±0.01 A plus ±3% of reading (0.1–2 A), ±1°

Power

Apparent (MVA)	
MVAA, MVAB, MVAC, MVA3P:	±1.2% (V _{phase} > 50 Vac ^e , I _{phase} > 0.1 A)
Real (MW)	
MWA, MWB, MWC, MW3P:	±0.7% @ PF = 1, ±1.0% @ PF > 0.87 (V _{phase} > 50 Vac ^e , I _{phase} > 0.1 A)
Reactive (MVAR)	
MVARA, MVARB, MVARC, MVAR3P:	±0.7% @ PF = 0, ±1.0% @ PF < 0.50 (V _{phase} > 50 Vac ^e , I _{phase} > 0.1 A)

Energy

Megawatt Hours (In and Out)	
MWhA, MWhB, MWhC, MWh3P:	+1.2% @ PF = 1, (V _{phase} > 50 Vac ^e , I _{phase} > 0.1 A)
Megavar Hours (In and Out)	
MVARhA, MVARhB, MVARhC, MVARh3P:	+1.2% @ PF = 0, (V _{phase} > 50 Vac ^e , I _{phase} > 0.1 A)

Demand Metering

Currents

IA, IB, IC:	±0.25% (0.1–2 A)
IN (Measured):	±0.25% (0.005–4.5 A)
3I2, 3I0 (IG):	±3% ± 0.01 A, (0.1–20.0 A)

Synchrophasor Accuracy

Maximum Data Rate in Messages per Second

IEEE C37.118 Protocol:	60 (nominal 60 Hz system) 50 (nominal 50 Hz system)
------------------------	--

SEL Fast Message Protocol:	1
IEEE C37.118-2005 Accuracy:	Level 1 at maximum message rate when phasor has the same frequency as A-phase voltage, frequency-based phasor compensation is enabled (PHCOMP := Y), and the narrow band filter is selected (PMAPP := N). Out-of-band interfering frequency (Fs) test, 10 Hz ≤ Fs ≤ (2 • NFREQ).

Current Range:	(0.2–2.0) • I _{nom} (I _{nom} = 1 A phase, 0.2 A neutral)
----------------	--

Frequency Range:	±5 Hz of nominal (50 or 60 Hz)
------------------	--------------------------------

Voltage Range:	30–250 V for PTs 0.8–8.0 V for 8 V LEA inputs 3.71–37.09 V for Eaton NOVA LEA inputs 30–300 V for Lindsey SVMI LEA inputs 0.85–8.49 V for Siemens SDR LEA inputs
Phase Angle Range:	−179.99° to +180.00°

Harmonic Metering

Voltages

VAY, VBY, VCY, VAZ, VBZ, VCZ:	Accuracies valid for THD < 100%, 30 V < fundamental < 200 V sec, 50 Hz or 60 Hz
----------------------------------	---

Fundamental Magnitude:	±5%
02–16 Harmonic Percentage:	±5 percentage points ^f
Currents	
IA, IB, IC:	Accuracies valid for THD < 100%, fundamental voltage < 200 V, 50 Hz or 60 Hz
1 A and 0.2 A Nominal:	0.02 A < fundamental current < 1 A sec
Fundamental Magnitude:	±5%
02–16 Harmonic Percentage:	±5 percentage points ^f

RMS Metering

Voltages

VAY, VBY, VCY, VAZ, VBZ, VCZ:	±1.2% V _{phase} > 50 Vac ^e for PTs
----------------------------------	--

Currents	
IA, IB, IC:	±0.5 mA plus ±0.2% (0.1–2.0 A)
IN (Measured):	±0.08 mA plus ±0.20% (0.005– 4.500 A)
Average Real Power (MW)	

MWA, MWB, MWC, MW3P:	±2.0% @ PF = 1 (V _{phase} > 50 Vac ^d , I _{phase} > 0.1 A)
-------------------------	---

Type Tests

Recloser Type Tests

IEEE C37.60-2003, Section 6.13 Control Electronic Elements Surge Withstand Capability (SWC) Tests

6.13.1 Oscillatory and fast transient surge tests (a control-only test, performed in accordance with IEEE C37.90.1-2002)

6.13.2 Simulated surge arrester operation test (performed with the control connected to the following reclosers)

G&W Viper-ST: 27 kV, 12.5 kA interrupting,
 800 A continuous
 38 kV, 12.5 kA interrupting,
 800 A continuous

ABB Elastimold MVR: 15/17 kV, 12.5 kA interrupting,
 800 A continuous
 38 kV, 12.5 kA interrupting,
 800 A continuous

Eaton NOVA: 27 kV, 12.5 kA interrupting,
 630 A continuous

Eaton Recloser Type "WVE-27": 38 kV, 8 kA interrupting,
 560 A continuous

ABB OVR-3: 27 kV, 12.5 kA interrupting,
 630 A continuous

Eaton NOVA-TS: 15.5 kV, 8 kA interrupting,
 400 A continuous

Eaton NOVA (Control Powered): 27 kV, 12.5 kA interrupting,
 630 A continuous

Tavrida OSM AI_2: 27 kV, 12.5 kA interrupting,
 600 A continuous

Tavrida OSM AI_4: 27 kV, 12.5 kA interrupting,
 600 A continuous

IEC 62271-111:2012/IEEE C37.60-2012, Section 6.111 Control Electronic Elements Surge Withstand Capability (SWC) Tests

6.111.2 Oscillatory and fast transient surge tests

6.111.3 Simulated surge arrester operation test

Both performed with the control connected to the following reclosers:

G&W Electric Viper-ST, Solid Dielectric

Voltage Rating: 38 kV

Current Break
Rating: 12.5 kA

Continuous Current
Rating: 800 A

Eaton Type NOVA 15, Aux. Power

Voltage Rating: 15.5 kV

Current Break
Rating: 12.5 kA

Continuous Current
Rating: 630 A

Tavrida OSM25_AI_2(630_150_2)

Voltage Rating: 27 kV

Current Break
Rating: 12.5 kA

Continuous Current
Rating: 630 A

ABB GridShield TS Recloser (32-Pin)

Voltage Rating: 27 kV

Current Break
Rating: 12.5 kA

Continuous Current
Rating: 1000 A

Togami FAULT CLEAR

Voltage Rating: 27 kV

Current Break
Rating: 16 kA

Continuous Current
Rating: 800 A

IEC 62271-111:2019/IEEE C37.60-2018, Section 7.111 Control Electronic Elements Surge Withstand Capability (SWC) Tests

7.111.1 Oscillatory and fast transient surge tests

7.111.2 Simulated surge arrester operation test

Both performed with the control connected to the following reclosers:

G&W Electric Viper-ST

Voltage Rating: 38 kV

Current Break
Rating: 12.5 kA

Continuous Current
Rating: 800 A

G&W Electric Viper-S

Voltage Rating: 27 kV

Current Break
Rating: 12.5 kA

Continuous Current
Rating: 800 A

Romagnole iGrid IJ-SR1

Voltage Rating: 17.5 kV

Current Break
Rating: 16 kA

Continuous Current
Rating: 800 A

Romagnole iGrid IJ-SR2

Voltage Rating: 27 kV

Current Break
Rating: 16 kA

Continuous Current
Rating: 800 A

Romagnole iGrid IJ-SR3

Voltage Rating: 38 kV

Current Break
Rating: 16 kA

Continuous Current
Rating: 800 A

Electromagnetic Compatibility Emissions^g

Radiated and Conducted Emissions:	EN/IEC 60255-26:2013, Section 7.1 CISPR 22:2008 EN 55022:2010 + AC:2011 CISPR 11:2009 + A1:2010 EN 55011:2009 + A1:2010 EN 55032:2015 + A11:2020 CISPR 32:2015 + A11:2020 47 CFR Part 15.107:2014 47 CFR Part 15.109:2014 Severity Level: Class A Canada ICES-001 (A) / NMB-001 (A)
-----------------------------------	---

Electromagnetic Compatibility Immunity^g

Radiated RF Immunity:	EN/IEC 60255-26:2013, Section 7.2.4 IEC 61000-4-3:2006 + A1:2007 + A2:2010 EN 61000-4-3:2006 + A1:2008 + A2:2010 Severity Level: 10 V/m IEEE C37.90.2-2004 Severity Level: 20 V/m (average) 35 V/m (peak)
Conducted RF Immunity:	EN/IEC 60255-26:2013, Section 7.2.8 IEC 61000-4-6:2008 EN 61000-4-6:2009 Severity Level: 10 Vrms
Electrostatic Discharge Immunity:	EN/IEC 60255-26:2013, Section 7.2.3 IEC 61000-4-2:2008 Levels 2, 4, 6, and 8 kV contact; Levels 2, 4, 8, and 15 kV air IEEE C37.90.3-2001 Levels 2, 4, and 8 kV contact; Levels 4, 8, and 15 kV air
Electrical Fast Transient Burst Immunity:	EN/IEC 60255-26:2013, Section 7.2.5 EN/IEC 61000-4-4:2012 4 kV, 5 kHz on power supply, I/O, and ground 2 kV, 5 kHz on communications ports
Surge Immunity ^{h, i:}	EN/IEC 60255-26:2013, Section 7.2.7 Severity Level: Zone A Severity Level: Zone B on IRIG-B IEC 61000-4-5:2005 EN 61000-4-5:2006 Severity Level 4: 2 kV line-to-line 4 kV line-to-earth Severity Level 3 on IRIG-B: 2 kV line-to-earth
Surge Withstand Capability:	EN/IEC 60255-26:2013, Section 7.2.6 IEC 61000-4-18:2006 + A1:2010 EN 61000-4-18:2007 + A1:2010 Severity Level: Power supply and I/O 2.5 kV common mode 1.0 kV differential mode Communications ports 1.0 kV common mode IEEE C37.90.1-2012 2.5 kV oscillatory 4.0 kV fast transient

Environmental

Cold ^g :	IEC 60068-2-1:2007 Test Ad: 16 hours at -40°C
Damp Heat, Cyclic ^g :	IEC 60068-2-30:2005 Test Db: 25° to 55°C, 6 cycles, Relative Humidity: 95%
Dry Heat ^g :	IEC 60068-2-2:2007 Test Bd: Dry heat, 16 hours at +85°C

Vibration^g:

IEC 60255-21-1:1988
EN 60255-21-1:1995
Severity Level:
Endurance Class 1
Response Class 2
IEC 60255-21-2:1988
EN 60255-21-2:1995
Severity Level:
Shock Withstand, Bump Class 1
Shock Response Class 2
IEC 60255-21-3:1993
EN 60255-21-3:1995
Severity Level:
Quake Response Class 2

Enclosure Ingress Protection^j:

IEC 60529:2001 + CRGD:2003
[BS EN 60529 Second Edition—1992
+ REAF:2004]
IP45

Safety^g

Insulation Coordination

IEC 60255-27:2013, Section 10.6.4
EN 60255-27:2014, Section 10.6.4
IEEE C37.90-2005, Section 8
Severity Level—HiPot:
2.5 kVdc on optoisolated inputs, contact outputs, CTs, and PTs
0.75 kVdc on IRIG-B, EIA-485, and Ethernet ports
3.6 kVdc on power supply
Type tested for one minute

Severity Level—Impulse:
5.0 kV on optoisolated inputs, contact outputs, CTs, PTs, and power supply
0.8 kV on IRIG-B, EIA-485, and Ethernet ports

- ^a Devices with R500 firmware and earlier support a time dial range of 0.1-2.0.
- ^b See Section 9: Settings for details on how to set voltage elements when using LEA inputs.
- ^c Voltage, Power, and Impedance values listed for 300 Vbase (PT) inputs.
- ^d Accuracies specified with balanced phase voltages at 120 Vac.
- ^e Voltage threshold for given accuracy is 0.67 Vac for 8 V LEA inputs, 1.70 Vac for Eaton NOVA LEA inputs, 14.00 Vac for Lindsey SVMI LEA inputs, and 0.60 Vac for Siemens SDR LEA inputs.
- ^f For example, for a particular harmonic value applied at 10% of fundamental, the harmonic value meters in the range of 5% to 15%.
- ^g SEL enclosure excluded from test.
- ^h Serial cable (non-fiber) lengths assumed to be <3 m.
- ⁱ The following pickup/dropout delays are used:
Under- and overvoltage elements: 0.0/0.0 cycles
(Eaton NOVA and Lindsey LEAs required 6.0/6.0 cycles)
Phase instantaneous overcurrent elements: 0.5/1.0 cycles
Neutral instantaneous overcurrent elements: 0.0/4.0 cycles
Digital inputs: 0.5/0.5 cycles
- ^j SEL enclosure included in test.

Section 2

Installation

Overview

In addition to a general hardware overview and standard installation information, this section contains the following detail information for the various reclosers that are compatible with the SEL-651R-2 Recloser Control:

- Drill and cutout dimensions for connector panel at bottom of enclosure (see *Figure 2.10–Figure 2.26*)
- Voltage connections, including low-energy analog (LEA) voltage inputs available with some reclosers (see *Figure 2.46–Figure 2.51*)
- Control cable receptacle pinouts (see *Figure 2.35*)
- Current, trip/close and recloser status connections that pass through the control cable (see *Figure 2.54–Figure 2.88*)

Dual-Door Enclosure Hardware Overview

The control consists of four major pieces:

- Enclosure
- Power Module
- Relay Module
- Battery

These pieces are shown in *Figure 2.1* and are described briefly in the following text.



Figure 2.1 SEL-651R-2 Front View With Enclosure Front Door Open (Dual-Door Enclosure)

Enclosure

NOTE: Serial number stickers are provided for the enclosure, power module, and relay module.

NOTE: A lock with a 9.53 mm (3/8-inch) diameter shackle will work with any padlockable handle. The cold rolled steel enclosure with a single-point latch will accept a shackle with a diameter as large as 12.7 mm (0.5 inches).

Select the painted cold-rolled steel enclosure (NEMA 3R rated) for normal applications or the painted type 304 stainless steel enclosure (NEMA 3RX rated) to reduce corrosion in harsh environments. Each enclosure provides a 19-inch rack and ample space for mounting of the relay module, power supply module, and accessories (e.g., radio). It includes a front door for fast and easy access to the front-panel HMI and a rear door for easy access to wiring and fuses. SEL fiber-optic transceivers can mount on serial ports, with enough room for training the fiber-optic cable.

The front-door document holder is 22.9 cm (9 in) wide, by 3.0 cm (1.2 in) deep. It can carry items weighing as much as 0.902 kg (2 lb).

Near the upper corner of the enclosure (side near the pole), a small louvered vent is installed for the venting of battery gases.

Painted cold-rolled steel enclosures without a three-point latch have a padlockable handle on the front door, and a quarter-turn padlockable latch on the rear door. Painted stainless steel enclosures and cabinets with the three-point latches have padlockable handles on the front and rear doors.

The internal 19-inch rack system is designed according to the IEC 297 19-inch rack standard and accepts #10-32 screws.

Power Module

Figure 2.2 provides an overview of the major interconnections among the components within the SEL-651R-2 enclosure.




Figure 2.2 Major Interconnections Between SEL-651R-2 Components—Rear View (Dual-Door Enclosure)

The power module is ordered with one input power option:

- 120 Vac (includes a GFCI [Ground Fault Circuit Interrupter] convenience outlet on front)
- 230 Vac (two-wire)
- 125 Vdc
- or 48 Vdc

If two sources of ac power are brought to the power module, they must first be routed through a transfer switch on the power module. The output of the transfer switch is then connected to the power module inputs, as shown in *Figure 2.2*.

12 Vdc is output from the power module to power the relay module. The trip/close capacitor is charged inside the power module and this energy source is connected (via wire harness) to the trip and close output circuits in the relay module.




Figure 2.3 Rear View of SEL-651R-2 Power Module (Dual-Door Enclosure, Optional Features Shown)

Relay Module

Each SEL-651R-2 relay module provides protection, control, and monitoring features. The relay module is powered from 12 Vdc from the power module, as shown in *Figure 2.2*. This 12 Vdc also powers the battery charger in the relay module and is available as auxiliary power, such as for powering a radio. Secondary currents and voltages from the power system and recloser status are input to the relay module.

Trip and close signals are output from the relay module, with the trip/close capacitor (connected from the power module) providing the energy to actuate the trip or close operation.

Slide-in configurable front-panel labels can be customized for unique applications.




Figure 2.4 Front View of SEL-651R-2 Relay Module (Dual-Door Enclosure)




Figure 2.5 Rear View of SEL-651R-2 Relay Module (Dual-Door Enclosure, Optional Features Shown)

The internal wiring details of SEL-651R-2 relay module connectors J202, J203, J204, and J206 are shown in the following locations:

- J202 (BATTERY) is shown in *Figure 2.29*.
- J203 (INPUTS), J204 (INPUTS), and J206 (TRIP & CLOSE) are shown in *Recloser Interface Connection Details (Control Cable Interface)* on page 2.62.

The internal wiring details for connectors J201 (DC POWER IN) and J205 (CAPACITORS) are not shown. J201 and J205 should only be connected to the factory-supplied harnesses emanating from the SEL-651R-2 power module. See *Figure 2.2* for an overview of such major interconnections.

Battery

Either a 16 or 40 Ah extended temperature 12 V battery is shipped with the recloser control. The battery sits upon a slightly raised platform. This platform provides space underneath for the battery temperature monitor, as shown in *Figure 2.2*.

See *Battery Installation and Connection* on page 2.30 and *Battery and Fuse Replacement* on page 2.60 for more information on battery service and characteristics.

Single-Door Enclosure Hardware Overview

The control consists of four major pieces:

- Enclosure
- Power Module
- Relay Module
- Battery

These pieces are shown in *Figure 2.6* and are described briefly in the following text.



Figure 2.6 SEL-651R-2 Front View With Enclosure Door Open (Single-Door Enclosure)

Enclosure

NOTE: Serial number stickers are provided for the enclosure, power module, and relay module.

NOTE: A lock with a 9.53 mm (3/8-inch) diameter shackle will work with any padlockable handle. The cold rolled steel enclosure with a single-point latch will accept a shackle with a diameter as large as 12.7 mm (0.5 inches).

Select the painted cold-rolled steel enclosure (NEMA 3R rated) for normal applications or the painted type 304 stainless steel enclosure (NEMA 3RX rated) to reduce corrosion in harsh environments. Each single-door enclosure provides space for mounting of the relay module, power supply module, and accessories (e.g., radio). It includes a door for fast and easy access to the front-panel HMI and a swing-panel for easy access to wiring and fuses.

The front-door document holder is 22.9 cm (9 in) wide, by 3.0 cm (1.2 in) deep. It can carry items weighing as much as 0.902 kg (2 lb).

At the rear of the enclosure (near the mounting bracket), a small louvered vent is installed for the venting of battery gases.

Power Module

Figure 2.7 provides an overview of the major interconnections between the components within the SEL-651R-2 enclosure.




Figure 2.7 Major Interconnections Between SEL-651R-2 Components—Front View (Single-Door Enclosure)

The power module is ordered with one input power option:

- 120 Vac (includes a GFCI [Ground Fault Circuit Interrupter] convenience outlet in the cabinet)
- 230 Vac (two-wire)
- 125 Vdc
- or 48 Vdc

If two sources of ac power are brought to the power module, they must first be routed through a transfer switch. The output of the transfer switch is then connected to the power module inputs, as shown in *Figure 2.7*.

The power module outputs 12 Vdc to power the relay module. The trip/close capacitor is charged inside the power module and this energy source is connected (via wire harness) to the trip and close output circuits in the relay module.




Figure 2.8 Front View of SEL-651R-2 Modules (Single-Door Enclosure, Optional Features Shown)

Relay Module

Each SEL-651R-2 relay module provides protection, control, and monitoring features. The relay module is powered from 12 Vdc from the power module, as shown in *Figure 2.7*. This 12 Vdc also powers the battery charger in the relay module and is available as auxiliary power, such as for powering a radio. Secondary currents and voltages from the power system and recloser status are input to the relay module.

Trip and close signals are output from the relay module, with the trip/close capacitor (connected from the power module) providing the energy to actuate the trip or close operation.

Slide-in configurable front-panel labels can be customized for unique applications.




Figure 2.9 View of SEL-651R-2 Relay Module (Single-Door Enclosure, Optional Features Shown)

The internal wiring details of SEL-651R-2 relay module connectors J202, J203, J204, and J206 are shown in the following locations:

- J202 (BATTERY) is shown in *Figure 2.29*.
- J203 (INPUTS), J204 (INPUTS), and J206 (TRIP & CLOSE) are shown in *Recloser Interface Connection Details (Control Cable Interface) on page 2.62*.

The internal wiring details for connectors J201 (DC POWER IN) and J205 (CAPACITORS) are not shown. J201 and J205 should only be connected to the factory-supplied harnesses emanating from the SEL-651R-2 power module (see *Figure 2.7* for an overview of such major interconnections).

Battery

Either a 16 or 40 Ah extended temperature 12 V battery is shipped with the recloser control. The battery sits upon a slightly raised platform. This platform provides space underneath for the battery temperature monitor, as shown in *Figure 2.7*.

See *Battery Installation and Connection on page 2.30* and *Battery and Fuse Replacement on page 2.60* for more information on battery service and characteristics.

No Enclosure Options

CHOOSE HORIZONTAL OR VERTICAL

Choose between horizontal (Figure 2.3, Figure 2.4, and Figure 2.5) or vertical (Figure 2.8 and Figure 2.9) relay and power modules for the **no enclosure** option.

CAUTION

The battery temperature sensor board contains exposed components that are sensitive to Electrostatic Discharge (ESD). When working with this board, work surfaces and personnel must be properly grounded or equipment damage may result.

SEL-651R-2 recloser controls can be ordered from SEL without enclosures. This option might be used where the control will be installed in a substation environment or where a custom enclosure will be used. An SEL-651R-2 ordered with no enclosure consists of four items:

- Relay Module
- Power Module
- Battery Temperature Sensor (with cables) (ac powered models only)
- Wiring Harnesses

All hardware is as described in the previous sections. See *Installation Steps and Drawings on page 2.10* and *Recloser Interface Connection Details (Control Cable Interface) on page 2.62* for details on wiring the recloser control.

Installation Steps and Drawings

Dual-Door Control Mounting

WARNING

Have only qualified personnel service this equipment. If you are not qualified to service this equipment, you can injure yourself or others, or cause equipment damage.

The drill plan detailed in *Figure 2.10* (37 inches on center) is the same as the traditional drill plan for double-size Eaton enclosures. If a retrofit of such an enclosure is taking place, no extra drilling of the pole or mounting structure is needed.

Mounting Bolts/Washers: SEL does not provide the 5/8-inch mounting bolt/washer assemblies required for mounting the SEL-651R-2. The mounting hole on the enclosure is 2 inches in diameter, so any washer used with the mounting bolt must be less than 2 inches in diameter.

The SEL-651R-2 has one 1.5-inch diameter lifting hole on the mounting-bracket (angled out on top at 45 degrees) and one 1.5-inch diameter lifting hole on the smaller centered bracket at the top of the other side of the enclosure.

- Step 1. Secure lifting attachments to the lifting holes.
- Step 2. Lift slowly.
- Step 3. Slip the top mounting hole/keyway over the top mounting bolt/washer assembly.
- Step 4. Rest the unit on the bolt, settled in the keyway slot.
- Step 5. Secure the bottom mounting bracket with another mounting bolt/washer assembly.
- Step 6. Secure both top and bottom mounting bolt/washer assemblies.

DANGER

If the recloser is energized while the control cable is disconnected from the recloser control, the CT secondaries in the control cable may generate dangerously high voltages. Do not come in contact with the pins or pin sockets in the control cable. Contact with high voltage can cause serious injury or death.

The unit weighs (fully featured) 68 kg (≤ 150 lb), without the battery. Battery weights are given in *Table 2.2*.

Dual-Door Drawings

POLE-MOUNT ENCLOSURE





Figure 2.10 SEL-651R-2 Enclosure Dimensions and Mounting Drill Plan (Dual-Door Enclosure)



NOTE 1: CONTROL CABLE INSTALLED HERE

Figure 2.11 Connector Panel at Bottom of Enclosure for Traditional Retrofit, Control-Powered Eaton NOVA, and G&W Control Power Viper-S Reclosers (Dual-Door Enclosure)




Figure 2.12 Connector Panel at Bottom of Enclosure for G&W Viper-ST, G&W Viper-LT, ABB Elastimold MVR, ABB GridShield, Eaton NOVA NX-T, Eaton NOVA NX-STS, or Togami FAULT CLEAR (32-Pin) Reclosers (Dual-Door Enclosure)






Figure 2.13 Connector Panel at Bottom of Enclosure for ABB OVR-3/VR-3S (24-Pin, 15 and 27 kV Models) Recloser (Dual-Door Enclosure)



NOTE 1: CONTROL CABLE INSTALLED HERE

Figure 2.14 Connector Panel at Bottom of Enclosure for ABB Joslyn TriMod 600R Recloser (Dual-Door Enclosure)



i8165d

Figure 2.15 Connector Panel at Bottom of Enclosure for Eaton NOVA-TS or NOVA-STS Triple-Single Recloser (Dual-Door Enclosure)





Figure 2.16 Connector Panel at Bottom of Enclosure for Tavrida OSM AI_2 and Multi-Recloser Interface (Dual-Door Enclosure)



NOTE 1: CONTROL CABLE INSTALLED HERE

Figure 2.17 Connector Panel at Bottom of Enclosure for Siemens SDR Triple-Single and Siemens SDR Three-Phase (40-Pin) Reclosers (Dual-Door Enclosure)

RACK-MOUNT SHELF




Figure 2.18 Accessory Shelf (Optional) (Dual-Door Enclosure)

Single-Door Control Mounting

WARNING

Have only qualified personnel service this equipment. If you are not qualified to service this equipment, you can injure yourself or others, or cause equipment damage.

WARNING

Take proper precautions to prevent personal injury or equipment damage when lifting and mounting the SEL-651R-2. Make sure doors are latched closed. Secure lifting attachments to the lifting holes. Lift slowly. Do not transport the SEL-651R-2 with the battery inside the enclosure.

DANGER

If the recloser is energized while the control cable is disconnected from the recloser control, the CT secondaries in the control cable may generate dangerously high voltages. Do not come in contact with the pins or pin sockets in the control cable. Contact with high voltage can cause serious injury or death.

The drill plan detailed in *Figure 2.19* (37 inches on center) is the same as the traditional drill plan for double-size Eaton enclosures. If a retrofit of such an enclosure is taking place, no extra drilling of the pole or mounting structure is needed.


Mounting Bolts/Washers: SEL does not provide the 5/8-inch mounting bolt/washer assemblies required for mounting the SEL-651R-2. The mounting hole on the enclosure is 2 inches in diameter, so any washer used with the mounting bolt must be less than 2 inches in diameter.



The SEL-651R-2 has one 1.5-inch diameter lifting hole on each side of the enclosure.

- Step 1. Secure lifting attachments to the lifting holes.
- Step 2. Lift slowly.
- Step 3. Slip the top mounting hole/keyway over the top mounting bolt/washer assembly.
- Step 4. Rest the unit on the bolt, settled in the keyway slot.
- Step 5. Secure the bottom mounting bracket with another mounting bottom bolt/washer assembly.
- Step 6. Secure both top and bottom mounting bolt/washer assemblies.

The unit weighs (fully featured) 68 kg (≤ 150 lb), without the battery. Battery weights are given in *Table 2.2*.



Single-Door Drawings






NOTE 1: CONTROL CABLE INSTALLED HERE


Figure 2.20 Connector Panel at Bottom of Enclosure for Traditional Retrofit, Control-Powered Eaton NOVA, and G&W Control Power Viper-S Reclosers (Single-Door Enclosure)



DETAIL A



DETAIL B



DETAIL C

LEGEND
in
(mm)

NOTE 1: CONTROL CABLE INSTALLED HERE

Figure 2.21 Connector Panel at Bottom of Enclosure for G&W Viper-ST, G&W Viper-LT, ABB Elastimold MVR, ABB GridShield, Eaton NOVA NX-T, Eaton NOVA NX-STS, or Togami FAULT CLEAR (32-Pin) Reclosers (Single-Door Enclosure)







Figure 2.22 Connector Panel at Bottom of Enclosure for ABB OVR-3/VR-3S (24-Pin, 15 and 27 kV Models) Recloser (Single-Door Enclosure)



LEGEND
← in (mm) →

NOTE 1: CONTROL CABLE INSTALLED HERE

Figure 2.23 Connector Panel at Bottom of Enclosure for ABB Joslyn TriMod 600R Recloser (Single-Door Enclosure)




Figure 2.24 Connector Panel at Bottom of Enclosure for Eaton NOVA-TS or NOVA-STS Triple-Single Recloser (Single-Door Enclosure)





Figure 2.25 Connector Panel at Bottom of Enclosure for Tavrida OSM AI_2 and Multi-Recloser Interface (Single-Door Enclosure)





Figure 2.26 Connector Panel at Bottom of Enclosure for Siemens SDR Triple-Single and Siemens SDR Three-Phase (40-Pin) Reclosers (Single-Door Enclosure)

ACCESSORY SHELF



EQUIPMENT MOUNTS





Figure 2.27 Accessory Shelf (Optional) (Single-Door Enclosure)

Control Grounding



IMPORTANT: All devices interfacing to the SEL-651R-2 recloser control must be connected to the same pole ground. Figure 2.28 shows a suggested method of making these connections.

IMPORTANT: All connections to the SEL-651R-2 recloser control must be routed in close proximity to and parallel to their corresponding ground paths for adequate surge protection. The connections and their ground paths should be approximately equal in length. Use applicable IEEE and IEC grounding standards. Follow the proceeding recommendations to reduce high potentials from surges that can damage equipment.

Figure 2.28 SEL-651R-2 Recloser Control Customer Ground Connection to Required System Grounding

- Step 1. Connect the pole ground to the grounding lug on the bottom of the recloser control enclosure as shown in *Figure 2.28*.

The grounding lug accommodates No. 10–No. 4 conductors (solid or stranded) (as many as two No. 4). A protective shield around the pole ground is suggested to help prevent physical damage to the ground wire, such as preventing an open circuit.

- Step 2. Ground all devices interfacing to the recloser control at the same pole ground.

Devices include: recloser, power transformer, potential transformers/voltage transducers, and SCADA. Even devices on adjacent poles with their own pole ground (e.g., power transformer) must still connect to the pole ground for the recloser control.

- Step 3. Route the control cable in close proximity to and parallel with the recloser ground.

- Step 4. Route ac supply voltage (power) and power system voltages in parallel with their transformer ground paths.

GROUNDING INSIDE ENCLOSURE

As referenced in the accompanying steps, all grounding inside the enclosure should be brought to the 5/16-inch diameter bolt that protrudes through the floor of the enclosure. On the outside of the enclosure, this bolt is integral to the grounding lug shown in Figure 2.28 and discussed in the first steps of this subsection (Control Grounding).

ENCLOSURE OPENINGS

No openings into the SEL-651R-2 enclosure should be left uncovered, with the exception of the vented hole plugs provided by SEL. Any conduit or other wire entry must be properly sealed.

- Step 5.** Bring all points inside the enclosure that require grounding (e.g., shielding on wires connected to inputs IN101–IN107 or output contacts OUT101–OUT108; radio chassis) to the 5/16-inch diameter bolt that protrudes through the floor of the enclosure.

Make sure these grounding connections are secure.

Note that the relay module and power module are both grounded inside the enclosure at this protruding 5/16-inch diameter bolt.

- Step 6.** When installing the recloser control and recloser, include the following according to the manufacturers' recommendations:
- Protection of the recloser and the power transformer with lightning arresters.
 - Grounding of the recloser head and tank.
 - Grounding of the power transformer tank.
 - Grounding of the control cabinet.

Battery Installation and Connection




Figure 2.29 Battery Wiring Harness Connections (Shown Connected to Relay Module)

CAUTION

The Quick disconnect shown in Figure 2.29 should be the **first** connection pulled apart (disconnected) when removing the battery, and the **last** connection pushed together (connected) when installing the battery. Do not leave the battery wiring harness connected via the Quick Disconnect without the battery also connected to the battery wiring harness. This prevents the energized battery wiring harness positive (+; red) and negative (-; black) terminals from short-circuiting by coming in contact with the enclosure floor or each other.

- Step 1.** Follow any manufacturer installation recommendations and warnings for the battery.
- Step 2.** Pull apart (disconnect) the Quick Disconnect shown in Figure 2.29, if not already separated (see ).
- Step 3.** Connect the piece of the now separated battery harness with Connector J202 into corresponding receptacle J202 on the relay module (if not already connected). The Quick Disconnect should still be pulled apart (disconnected).
- Step 4.** Outside the enclosure, connect the other piece of the battery harness piece to the 12 V battery, following the manufacturer's torque recommendations. The positive (+) battery terminal

connects to the terminal of the red wire. The negative (-) battery terminal connects to the terminal of the black wire. The Quick Disconnect should still be pulled apart (disconnected).

- Step 5. Inside the enclosure, unbuckle and move the two side-release buckle straps so that the raised battery platform is clear.

The straps should already be fitted underneath the slots provided on the raised platform, one strap oriented in one horizontal dimension and the other strap in the other horizontal dimension.

- Step 6. Set the 12 V battery on the raised battery platform, with the terminals up and oriented toward the center of the enclosure.

- Step 7. Fasten and secure the two side-release buckle straps over the battery, keeping the battery terminals clear.

- Step 8. Push together (connect) the Quick Disconnect and ensure that it is fully engaged. Notice that making this last connection does not yet energize or turn on the control.

Proceed to *Wake Up* to turn on the control by using the **WAKE UP** pushbutton. The front panel will remain dark until you press the **WAKE UP** pushbutton.

See *Battery and Fuse Replacement* on page 2.60 for more battery information.

See *Battery System Monitor* on page 8.42 for help on testing the battery.

WARNING

Do not transport the SEL-651R-2 with the battery inside the enclosure.

Wake Up

With the battery installed, press the front-panel **WAKE UP** pushbutton to energize the SEL-651R-2.

- If the unit turns on, the **ENABLED** LED illuminates and the **BATTERY PROBLEM** LED remains extinguished.
- If the unit does not turn on, check the following items:
 - Battery condition.
 - Battery fuse (panel-mount fuse F201 on the rear panel of the relay module, next to separable connector J202). See *Figure 2.29* and *Table 2.3*.

Note that application of Vac power (120 or 230 Vac, depending on unit) always energizes the SEL-651R-2.

Power Supply Connections

Order the power supply of the SEL-651R-2 at one of the following nominal voltage levels:

- 120 Vac (includes a Ground-Fault Circuit Interrupter [GFCI] convenience outlet on the front)
- 230 Vac
- 125 Vdc
- 48 Vdc

The serial number label lists the power supply rating. *Figure 2.30* shows the simplest 120 Vac power connections, *Figure 2.31*–*Figure 2.32* show the 230 Vac connections, *Figure 2.33* shows the 125 Vdc connections, and *Figure 2.34* shows the 48 Vdc connections. These connections are made in the upper-right corner of the rear panel of the power module (dual-door enclosure, *Figure 2.3*) or below the front panel (single-door enclosure, *Figure 2.8*). Note that fuse protection is provided for all scenarios. The fuse blocks have integral

NOTE: When 120 Vac (or 230 Vac, depending on ordered unit) power is correctly connected to the SEL-651R-2, the front-panel **SUPPLY** LED illuminates. If it is still extinguished, check fuse F412 (see Figure 2.30 for the 120 Vac power supply) or both fuses (see Figure 2.31 and Figure 2.32 for the 230 Vac power supply)—see Table 2.3. The **SUPPLY** LED illuminates if the relay module is powered-up/functional and the battery is not discharging. The **SUPPLY** LED may flicker at times when tripping or closing, because of the battery momentarily discharging.

The connected 120 Vac or 230 Vac power source is isolated from the power module chassis ground.

120 VAC (GFCI) CONVENIENCE OUTLET WIRING FOR SINGLE-DOOR ENCLOSURE UNITS

In single-door enclosure units (see Figure 2.6, lower right of open enclosure), the 120 Vac (GFCI) convenience outlet is wired externally to power module terminals C02 and C03. It does not use fuse F411 internal wiring as shown in Figure 2.30 (for dual-door enclosure units, see Figure 2.1). The external 120 Vac (GFCI) convenience outlet for single-door enclosure units is protected with a separate external fuse (unlabeled) of the same value as fuse F411 (see Table 2.3).

fuse pullers, for ease of safely removing/installing fuses. Pull these fuses to de-energize/isolate the modules, although battery power can still keep the modules on. Fuse values are given in *Table 2.3*.

For additional 120 Vac power supply accessory options see *120 Vac Power Supply Connection Options and Accessories on page 2.43*.




Figure 2.30 120 Vac Power Connection

For the 120 Vac connection, the screws on terminals C01 and C04 are #10-32 (use max. width 11.4 mm [0.45 in] ring terminals; tightening torque of 1.0 to 2.0 Nm [9 to 18 in-lb]).

The 120 Vac power option has other possible connection options and accessories, detailed in *Figure 2.42–Figure 2.44*.






Figure 2.31 230 Vac Power Connection for Dual-Door Units

For the two-wire 230 Vac connection on dual-door units, the screws on fuse blocks F411 and F412 are #10-32 (use max. width 11.4 mm [0.45 in] ring terminals; tightening torque of 1.0 to 2.0 Nm [9 to 18 in-lb]).

**Figure 2.32 230 Vac Power Connection for Single-Door Units**

For the two-wire 230 Vac connection on single-door units, strip the wire ends to 12 mm (0.47 in) on fuse blocks F407 and F408. Use 4 to 16 AWG wire and a tightening torque of 2.5–3.0 Nm (23.0–27.0 in-lb).

No front-panel GFCI convenience outlet is provided with the 230 Vac power option.

**Figure 2.33 125 Vdc Power Connection**

For the 125 Vdc connection, the screws on terminals C01 and C04 are #10-32 (use max. width 11.4 mm [0.45 in] ring terminals; tightening torque of 1.0 to 2.0 Nm [9 to 18 in-lb]).

The 125 Vdc power option has only the connection in *Figure 2.33*. No front-panel GFCI convenience outlet is provided with the 125 Vdc power option.




Figure 2.34 48 Vdc Power Connection

For the 48 Vdc connection, the screws on terminals C01 and C04 are #10-32 (use max. width 11.4 mm [0.45 in] ring terminals; tightening torque of 1.0 to 2.0 Nm [9 to 18 in-lb]).

The 48 Vdc power option has only the connection in *Figure 2.34*. No front-panel GFCI convenience outlet is provided with the 48 Vdc power option.

Verify Settings/Set Date and Time

CAUTION

Do not connect the SEL-651R-2 to an energized recloser until all control settings have been properly programmed and verified. Failure to comply can result in control and recloser misoperation, equipment damage, and personal injury.

Note that this step presumes that the factory-set **ALTERNATE SETTINGS** operator control is operative.

Step 1. If the alternate settings are not going to be used, copy the main settings (Settings Group 1) to the alternate settings (Settings Group 2) with the **COPY** command (i.e., **COP 1 2**).

The settings in both settings groups will then be the same. If the **ALTERNATE SETTINGS** operator control pushbutton is accidentally pressed (switching the active settings group), the SEL-651R-2 still operates on the same settings.

Step 2. Set the date and time with the **DATE** and **TIME** commands (**DAT** and **TIM**, respectively).

Disable Ground

Note that this step presumes that the factory-set **GROUND ENABLED** operator control is operative.

Disable ground overcurrent tripping with the **GROUND ENABLED** operator control on the SEL-651R-2 (corresponding LED extinguishes). Set other operator controls as desired for normal operation or whatever your standard commissioning procedure dictates.

Connect the Control Cable

Note that the control cable carries the currents among other signals, between the recloser and the SEL-651R-2. The phase current inscriptions for terminals Z01-Z06 in *Figure 2.5* and *Figure 2.9* (I1, I2, I3) have no permanent A-, B-, or C-phase designation. Phase designation is determined by Global setting **IPCONN**. See *Current Connection Setting (IPCONN)* on page 9.28 for more information on this setting.

The SEL-651R-2 can be ordered with only one control cable receptacle (for connection to the desired recloser). This interface cannot be changed in the field.

DANGER

If the recloser is energized while the control cable is disconnected from the recloser control, the CT secondaries in the control cable may generate dangerously high voltages. Do not come in contact with the pins or pin sockets in the control cable. Contact with high voltage can cause serious injury or death.

The following help identify the control cable receptacle at the bottom of the SEL-651R-2 enclosure to which the control cable should be connected:

- The applicable figure of the connector panel at the bottom of the enclosure (see *Figure 2.11–Figure 2.26*)
- The pinout of the applicable control cable receptacle (see *Figure 2.35*)

Presuming that the control cable is already connected to the recloser, connect the other end to the control cable receptacle at the bottom of the SEL-651R-2 enclosure. Pay attention to possible keying of the cable end and receptacle for proper connection.

Figure 2.35 shows the pinouts for the available control cable receptacles (view from inside enclosure). The common uses for the different pins are shown in the following figures:

- Traditional Retrofit control cable: *Figure 2.54* and *Figure 2.55*
- G&W Viper-ST, G&W Viper-LT, ABB Elastimold MVR, ABB GridShield, Eaton NOVA NX-T, Eaton NOVA NX-STS, or Togami FAULT CLEAR (32-pin) control cable: *Figure 2.48*, *Figure 2.57*, *Figure 2.58*, and *Figure 2.59*
- ABB OVR-3/VR-3S (24-pin, 15 and 27 kV models) control cable: *Figure 2.60*, *Figure 2.61*, and *Figure 2.62*
- Control-Powered Eaton NOVA or G&W Control Power Viper-S control cable: *Figure 2.64* and *Figure 2.65*
- ABB Joslyn TriMod 600R control cable: *Figure 2.67*, *Figure 2.68*, and *Figure 2.69*
- Eaton NOVA-TS or NOVA-STS Triple-Single control cable: *Figure 2.70*, *Figure 2.71*, and *Figure 2.72*
- Tavrida OSM Al_2 control cable: *Figure 2.73* and *Figure 2.74*
- Siemens SDR Triple-Single control cable: *Figure 2.75*, *Figure 2.77*, and *Figure 2.79*
- Siemens SDR Three-Phase control cable: *Figure 2.76*, *Figure 2.78*, and *Figure 2.80*
- Multi-Recloser Interface control cable: *Figure 2.81* through *Figure 2.88*




Figure 2.35 Control Cable Receptacle Pinouts

Metering Check

- Step 1. Using the front-panel LCD and navigation buttons, go to the fundamental (instantaneous) metering screens.
- Step 2. Scroll through the fundamental metering values (primary), checking current IA, IB, and IC magnitude and angle for expected phase rotation.

The ground (IG) and neutral (IN) current displays should show relatively low current magnitudes, when compared to IA, IB, and IC, if system loading is well-balanced. The

negative-sequence (3I2) current display should show relatively low current magnitude, when compared to IA, IB, and IC, if system loading is well-balanced and phase rotation is correct.

- Step 3. If system loading is well-balanced, but current display 3I2 shows an abnormally high current level (i.e., at a level near the phase current levels or above), suspect a wiring problem or setting problem (see settings listed below).
 - a. Solve this problem before enabling ground overcurrent tripping.
 - b. This may require taking the SEL-651R-2 out of service.
- Step 4. Do similar checks for the voltage connections with the instantaneous metering screens, comparing phase voltages VAY, VBY, VCY (VY-side) and VAZ, VBZ, VCZ (VZ-side) with corresponding negative-sequence voltage values (V2Y and V2Z). If system voltage (VY-side or VZ-side) is well-balanced, but the corresponding negative-sequence voltage (V2Y or V2Z) shows an abnormally high voltage level, such as a level near the phase voltage levels, suspect a wiring problem or setting problem (see settings listed below).Check current and voltage-connection Global settings IPCONN, VYCONN, and VZCONN in case of problems (see *Table 9.8* and *Table 9.9*).
- Step 5. Check the phase rotation setting, too (Global setting PHROT). See *Recloser Interface Connection Details (Control Cable Interface)* on page 2.62 for details on voltage connections.

Enable Ground

Again, note that this step presumes that the factory-set **GROUND ENABLED** operator control is operative.

If desired for normal operation, enable ground overcurrent tripping with the **GROUND ENABLED** operator control on the SEL-651R-2 (corresponding LED illuminates), or whatever your standard commissioning procedure dictates.

This is the last of the basic installation steps. Information on extra connections and supporting material follow.

Hardware Details and Standard Accessories

AC Transfer Switch

The AC Transfer Switch in *Figure 2.36–Figure 2.39* is used in automatic network reconfigurations, to switch the SEL-651R-2 to an alternative source of power if the primary source is unavailable. Two separate 120 Vac or 230 Vac (depending on option ordered) power sources are brought to the Transfer Switch. The Transfer Switch is a break-before-make switch, so the two power sources are never paralleled. The Transfer Switch is often mounted on the right side of the rear panel of the power module for dual-door units and on the cabinet wall for single-door units.

ADDITIONAL AC TRANSFER SWITCH DETAILS

See applicable Figure 2.40 or Figure 2.41.

AC TRANSFER SWITCH CONNECTIONS

Connections to Terminals 1-2 use #6-32 screws, ring terminals, and a tightening torque of 1.0 Nm (9 in-lb).

Connections to Terminals 3-8 use #8-32 screws, ring terminals, and a tightening torque of 1.36 Nm (12 in-lb).




Figure 2.36 120 Vac AC Transfer Switch Power Connections

Power sources for recloser controls are typically provided by dedicated distribution power transformers (e.g., 5 kVA), mounted on adjacent poles/structures (see *Figure 2.28*). *Figure 2.46* and *Figure 2.48* in the following subsection show other possible wiring to provide 120 Vac power.

Figure 2.37 shows the combination of the Universal Fuse Block and the 120 Vac AC Transfer Switch, with the Universal Fuse Block providing fuse protection for the Transfer Switch and every 120 Vac circuit beyond it.




Figure 2.37 120 Vac Universal Fuse Block/120 Vac AC Transfer Switch Power Connections

Figure 2.38 shows the 230 Vac ac transfer switch for dual-door units.




Figure 2.38 230 Vac AC Transfer Switch for Dual-Door Units

Figure 2.39 shows the 230 Vac ac transfer switch for single-door units; in this case, the Universal fuse is included as part of the transfer switch accessory.




Figure 2.39 230 Vac AC Transfer Switch Power Connections for Single-Door Units

Figure 2.40 and Figure 2.41 provide the extra transfer switch connection and operational details, as compared to Figure 2.36–Figure 2.39. The transfer switch routes power either through Terminals 5/6 or Terminals 7/8. This routing is controlled by the dc coil shown in Figure 2.40 and Figure 2.41 (the dc coil is internal to the transfer switch and connected via Terminals 1 and 2).

- DC coil energized: Form A contacts corresponding to Terminals 5/6 **close** and Form B contacts corresponding to Terminals 7/8 **open** (power is routed through Terminals 5/6)
- DC coil de-energized: Form A contacts corresponding to Terminals 5/6 **open** and Form B contacts corresponding to Terminals 7/8 **close** (power is routed through Terminals 7/8)




Figure 2.40 120 Vac AC Transfer Switch AC/DC Voltage Connections




Figure 2.41 230 Vac AC Transfer Switch AC/DC Voltage Connections

The energization or de-energization of the dc coil is dependent on the presence or absence, respectively, of the preferred ac power source. The preferred or primary source is the ac power connected to Terminals 5/6 of the Transfer Switch.

An ac to dc voltage conversion is needed to convert the preferred ac power source signal to a dc voltage to energize the dc coil. The electronics behind connector J402 do this conversion. In *Figure 2.40* and *Figure 2.41*, note the ac voltage signal input into connector J402 comes from Terminals 5/6 (preferred source) on the Transfer Switch. The Vdc output from connector J402 is then connected across the dc coil, via Transfer Switch Terminals 1/2.

The effective voltage operation range (120 Vac base; *Figure 2.40*) of the dc coil of the transfer switch is the following:

- Maximum Pickup Voltage: 75 Vac
- Minimum Dropout Voltage: 20 Vac

The effective voltage operation range (230 Vac base; *Figure 2.41*) of the dc coil of the transfer switch is the following:

- Maximum Pickup Voltage: 140 Vac
- Minimum Dropout Voltage: 40 Vac

Note that the preferred power source signal is supervised by Form B output contact OUT202. If no special SELOGIC setting is made for output contact OUT202, then output contact OUT202 remains closed and has no effect on the operation of the Transfer Switch. The Transfer Switch operates based on the presence or absence of the preferred ac power source connected to Terminals 5/6 of the Transfer Switch. If a special SELOGIC setting is made for output contact OUT202, then output contact OUT202 can open under control of the SELOGIC setting and cause the Transfer Switch to switch from the preferred ac power source (Terminals 5/6) to the alternative (failover) ac power source (Terminals 7/8), for reasons other than the loss of the preferred source. See *Output Contacts on page 7.36* for more information on output contact OUT202.

120 Vac Power Supply Connection Options and Accessories

Figure 2.42–Figure 2.44 show additions to the simple 120 Vac power connection in *Figure 2.30*. The Universal Fuse Block, 3-Pin Power Receptacle, and Low-Voltage Close accessories, discussed herein, can be installed on a 120 Vac powered unit.

Universal Fuse Block

The Universal Fuse Block in *Figure 2.42* appears to provide redundant fusing (fuse F407 in line with fuses F411 and fuse F412). But, with the addition of the low-voltage (120 Vac) close option for Traditional Retrofit reclosers (see *Figure 2.44*), the Universal Fuse Block provides protection for this effective 120 Vac exposure going out to the recloser. The fuse blocks have integral fuse pullers, for ease of safely removing or installing fuses. Fuse values are given in *Table 2.3*.




Figure 2.42 Universal Fuse Block Power Connection

For universal fuse blocks with screw terminal connections, the screws on fuse blocks F407–F410 are #10-32. Use max. width 11.4 mm (0.45 in) ring terminals and a tightening torque of 1.0 to 2.0 Nm (9 to 18 in-lb).

For universal fuse blocks with wire insertion connections, strip the wire ends to 12 mm (0.47 in). Use 4 to 16 AWG and a tightening torque of 2.5–3.0 Nm (23.3–27.0 in-lb).

3-Pin Power Receptacle

To ease connection and removal of 120 Vac power, install the 3-pin power receptacle accessory (see *Figure 2.43*). A 3-pin power receptacle can be applied for a single power source installation such as in *Figure 2.30*; and two 3-pin power receptacles can be applied in dual-power source installations using the ac transfer switch such as in *Figure 2.36*, where 120 Vac, Power In (User Connection) is listed.




Figure 2.43 3-Pin Power Receptacle

This 3-pin power receptacle accessory is installed at the bottom of the enclosure (male pins to the outside), ready for receiving an outside cable (female sockets on cable). Such an outside cable then connects to a 120 Vac power source. Note in *Figure 2.43* that Pin C on the receptacle is connected to the ground stud that protrudes through the floor of the enclosure.

The key for the receptacle (to help in guiding outside cable connection) is oriented toward the rear door of the enclosure.

Low-Voltage Close Power (Traditional Retrofit Recloser Only)

Many Traditional Retrofit reclosers need 120 Vac power to close the main recloser contacts. Close operations for traditional reclosers are started with the 24 Vdc close circuit (see *Figure 2.55*), but the power required to close the main contacts and compress the tripping springs in the recloser is usually either 120 Vac, as discussed here, or primary voltage. This depends on recloser construction.

For convenience, such 120 Vac power can be brought out to the bottom of the enclosure from terminals C01 (120 Vac) and C04 (neutral) on the power module (see *Figure 2.44*). This low-voltage close power accessory has a 2-socket receptacle at the bottom of the enclosure (female sockets to the outside), ready for receiving an outside 2-pin (male) cable connection. This outside cable (SEL-C515) then takes the 120 Vac power out to the recloser.




Figure 2.44 Low-Voltage Close Power Connections

The key for the receptacle (to help in guiding outside cable connection) is oriented toward the rear door of the enclosure.

Recloser Tank Heater Power

Some reclosers contain heaters that require power (typically 120 Vac) to be brought into the recloser tank. Recloser interfaces, such as the 24-pin (see *Figure 2.63*), 19-pin (see *Figure 2.66*), and the two 40-pin interfaces (see *Figure 2.79* and *Figure 2.80*), provide this functionality through wiring that is integral to the control cable. Others like the Eaton Nova-STS recloser require heater power to be brought in through separate means such as a 2-position cable.

For convenience, such power can be brought out to the bottom of the SEL-651R enclosure. This heater power accessory has a 2-socket receptacle at the bottom of the enclosure (female sockets to the outside), ready for receiving an outside 2-pin (male) cable connection. This outside cable (SEL-C515) then takes the power out to the recloser. *Figure 2.45* shows typical 120 Vac heater power connections.

NOTE: Some ordering options wire to C02 and C03 instead of C01 and C04.




Figure 2.45 Heater Power Connections

The key for the receptacle (to help in guiding outside cable connection) is oriented toward the rear of the enclosure.

Voltage Connections

In addition to traditional three-phase voltage connections, this subsection discusses:


- 8-pin receptacles for ease of connection and removal of power system secondary voltages
- Low-energy analog (LEA) voltage inputs connections
- Settings for designating phase connections
- Single-phase (line-neutral) and phase-to-phase voltage connections

Three-Phase Voltage Connections

Figure 2.46 shows two three-phase, Y-connected voltage circuits connected to the relay module voltage inputs (terminals Z09–Z16; voltage inputs rated as high as 300 Vac, line-neutral), via the Voltage Input Fuse Block. The Voltage Input Fuse Block can be installed as an accessory. The fuse blocks have integral fuse pullers, for ease of safely removing or installing fuses. Pull these fuses to simulate loss of voltage. Fuse values are given in *Table 2.3*.

If desired, the three-phase voltage circuits can be connected directly to the relay module voltage inputs (terminals Z09–Z16) in *Figure 2.46*, without going through the Voltage Input Fuse Block, although it is recommended that there be some kind of overcurrent protection on such voltage circuits. The three-phase voltage connections are used for Automatic Network Reconfiguration, under-/overvoltage elements, synchronism-check elements, power elements, metering, and so forth.

If the three-phase, Y-connected voltage circuits brought into the Voltage Input Fuse Block are capable of providing 120 Vac line-neutral power for the 120 Vac-powered unit, then additional wiring can be installed, as shown traversing to the right in *Figure 2.46*. This single-phase power is wired from the source side of the Voltage Input Fuse Block and available for connection to the power input circuitry portrayed in preceding *Figure 2.30*, *Figure 2.42*, *Figure 2.36*, and *Figure 2.37*. The power connections portrayed in *Figure 2.46* arbitrarily show line-neutral connections to the middle phases (i.e., V2Y-NY and V2Z-NZ).

**Figure 2.46 Three-Phase Voltage Connections for 300 Vac Voltage Inputs**

For voltage input connections, the screws on terminals Z09–Z16 are #8-32. Use max. width 9.1 mm (0.36 in) ring terminals; tightening torque of 1.0 to 2.0 Nm (9 to 18 in-lb).

For voltage input fuse blocks with screw terminal connections, the screws on fuse blocks F401–F406 are #10-32. Use max. width 11.4 mm (0.45 in) ring terminals and a tightening torque of 1.0 to 2.0 Nm (9 to 18 in-lb).

For voltage input fuse blocks with wire insertion connections, strip the wire ends to 12 mm (0.47 in). Use 4 AWG to 16 AWG wire and a tightening torque of 2.5–3.0 Nm (23.0–27.0 in-lb). These newer fuse blocks also have wiring positions (unfused) NY and NZ for the respective voltage neutral connections (see *Figure 2.46*, *Figure 2.48*, and *Figure 2.50*).

8-Pin Receptacle for Voltage Connections

NOTE: In some cases when using low-energy analog (LEA) voltage input connections, not all connections are made.

For ease of connection and removal of power system secondary voltages, like those in *Figure 2.46*, install the 8-pin receptacle accessory for voltage inputs. *Figure 2.47* describes the 8-pin receptacle accessory. It is wired up directly to relay module voltage inputs Z09–Z16 or to the intermediate Voltage Input Fuse Block, if installed, as shown in *Figure 2.46*.




Figure 2.47 8-Pin Receptacles for Voltage Connections

This 8-pin receptacle at the bottom of the enclosure has male pins to the outside, ready for receiving an outside 8-socket (female) cable connection. Such an 8-socket cable then connects to the power system secondary voltages (e.g., three-phase, Y-connected voltages from both sides of the recloser).

The key for the receptacle (to help in guiding outside cable connection) is oriented toward the rear door of the enclosure.

LEA (Low-Energy Analog) Voltage Inputs Connections

8 Vac LEA Inputs Voltage Connections

8 VAC LEA OPTIONS


There are more 8 VAC LEA input options than just those shown in Figure 2.48. See Recloser Interface Connection Details (Control Cable Interface) on page 2.62 for details on voltage connections corresponding to each control cable. See the SEL-651R-2 Model Option Table.

FUSE BLOCK AND TERMINAL CONNECTION SPECIFICATIONS

See text following Figure 2.46.

SHIELDED CABLES

Shielded cables for LEA voltage inputs (not just 8 Vac LEA inputs) come preinstalled on some newer installations, with the shields effectively connected to ground at the bottom of the enclosure.



A single 120 Vac power source can be connected directly to power input terminals C01 (120 Vac) and C04 (neutral) in the upper-right corner of the power module. A Universal Fuse Block can be used in the single 120 Vac power source scenario, as shown in previous figures. (user connections)

Figure 2.48 8 Vac LEA Voltage Connections for VY-Terminal Voltages

Figure 2.48 varies from Figure 2.46 in that terminals Z09–Z12 (VY terminals) are rated as high as 8 Vac, line-to-neutral, instead of 300 Vac, line-to-neutral.

Figure 2.48 also varies from Figure 2.50 and Figure 2.51 in the voltage ratings of terminals Z13–Z16 (VZ terminals). The LEA ordering options for terminals Z09–Z12 accommodates the output of the three-phase capacitive screen voltage devices from one side of the recloser (if applicable). See *Recloser Interface Connection Details (Control Cable Interface)* on page 2.62 for more details on voltage connections corresponding to each control cable.

CAUTION

The recloser control must be mounted on the same pole as the recloser when LEA inputs are used. This practice reduces surges that may damage the recloser control. Shielded cables are recommended when using LEA inputs.


Note the partial control cable shown at the bottom of Figure 2.48. These three-phase low-level voltage signals are brought from one side of the recloser to the SEL-651R-2 in some standard control cables. The serial number label lists the phase voltage input ratings for the VY and VZ terminals.

These LEA voltage inputs can also be used with other low-level voltage signals, not exceeding 8 Vac. Such signals would be brought into the enclosure separately, such as through the 8-pin receptacle shown in Figure 2.46, not through any recloser control cable.

Eaton NOVA LEA Inputs Voltage Connections

EATON NOVA-TS OR NOVA-STS VOLTAGE CONNECTIONS

The Eaton NOVA-TS or NOVA-STS Triple-Single recloser can use the control cable to bring voltage sensor outputs to the SEL-651R-2 (see Figure 2.70).



① Refer to Figure 2.48, or Figure 2.50, for VZ-terminal voltage connections.

Figure 2.49 Eaton NOVA LEA Voltage Connections for VY-Terminal Voltages (Control-Powered Eaton NOVA Recloser Example)

The Eaton NOVA LEA inputs ordering option for terminals Z09–Z12 accommodates the internal voltage sensing outputs of Eaton NOVA reclosers.

The 4-pin Internal Voltage sensor receptacle is shown at the bottom of *Figure 2.49*. These three-phase low-level voltage signals are brought from the NOVA recloser (equipped with Internal Voltage sensors) to the SEL-651R-2 through a shielded 4-conductor cable provided by Eaton. The serial number label lists the phase voltage input ratings for the VY and VZ terminals.

Refer to VZ-terminal voltage connections in *Figure 2.48*, if VZ-terminal voltage inputs are rated as high as 300 Vac. Refer to VZ-terminal voltage connections in *Figure 2.50*, if VZ-terminal voltage inputs are Lindsey SVMI LEA inputs.


Lindsey SVMI LEA Inputs Voltage Connections

LINDSEY SVMI LEA OPTIONS

There are more Lindsey SVMI input options than just those shown in Figure 2.50. See the SEL-651R-2 Model Option Table.

FUSE BLOCK AND TERMINAL CONNECTION SPECIFICATIONS

See text following Figure 2.46.



① Refer to Figure 2.46, Figure 2.48, or Figure 2.49, for VY-terminal voltage connections.

Figure 2.50 Lindsey SVMI LEA Voltage Connections for VZ-Terminal Voltages

Lindsey SVMI LEA inputs ordering option for terminals Z13–Z16 accommodates Lindsey's Standard Voltage Monitoring Insulators (SVMI) with AC output voltage of 120 Vac and the Load impedance greater than 1 MΩ.

These three-phase low-level voltage signals are brought from Lindsey SVMI to the SEL-651R-2 through a shielded 4-conductor cable. The serial number label lists the phase voltage input ratings for the VY and VZ terminals.


Refer to VY-terminal voltage connections in *Figure 2.46*, if VY-terminal voltage inputs are rated as high as 300 Vac. Refer to VY-terminal voltage connections in *Figure 2.48*, if VY-terminal voltage inputs are 8 Vac LEA inputs. Refer to VY-terminal voltage connections in *Figure 2.49*, if VY-terminal voltage inputs are Eaton NOVA LEA inputs.

Siemens SDR (40-Pin) Models LEA Inputs Voltage Connections

SIEMENS SDR (40-PIN) MODELS LEA OPTIONS

There are more Siemens SDR LEA input options than just those shown in Figure 2.51. See the SEL-651R-2 Model Option Table.

NOTE: Multi-Recloser Interface models of the Siemens SDR Recloser do not use Siemens SDR (40-pin) model LEA inputs but instead use 8 V LEA inputs (see Figure 2.48).



① Refer to Figure 2.46 for VY-terminal voltage connections.

Figure 2.51 Siemens SDR LEA Voltage Connections for VZ-Terminal Voltages

Siemens SDR LEA inputs ordering option for terminals Z13–Z16 accommodates ac output voltage of 8.49 Vac.

These three-phase low-level voltage signals are brought from Siemens SDR (40-pin) models to the SEL-651R-2 through a shielded voltage sensor cable. The serial number label lists the phase voltage input ratings for the VY and VZ terminals.

Refer to VY-terminal voltage connections in *Figure 2.46*, if VY-terminal voltage inputs are rated as high as 300 Vac.

Phase Designations for Voltage Connections

The voltage inscriptions for terminals Z09–Z16 in *Figure 2.5*, *Figure 2.9*, *Figure 2.46*–*Figure 2.51*:

- V1Y, V2Y, V3Y, NY (VY-terminal connections)
- V1Z, V2Z, V3Z, NZ (VZ-terminal connections)

have no permanent A-, B- or C-phase designation. Phase designation is determined by Global settings:

- VYCONN for VY-terminal connections
- VZCONN for VZ-terminal connections

See *Current and Voltage Connections (Global Settings)* on page 9.28 for more information on these settings.

Single-Phase and Phase-to-Phase Voltage Connections

Any single-phase or phase-to-phase voltage connections are made between terminals V1Y-NY and V1Z-NZ for the VY and VZ sides, respectively. See *Current and Voltage Connections (Global Settings) on page 9.28* for information on how previously referenced Global settings VYCONN and VZCONN also handle single-phase or phase-to-phase voltage connections.

Additional Relay Connections

Connect extra I/O, IRIG-B time code, EIA-232 serial ports, and auxiliary 12 Vdc power as needed in the application.

Extra Inputs/Outputs

Optoisolated inputs IN101–IN107 and output contacts OUT101–OUT108 are an ordering option and available for connection at the top of the relay module rear panel, row 100. Output contacts OUT201 and OUT202 are standard and available for connection in the middle of the relay module rear panel, row 200. In *Figure 2.5* and *Figure 2.9* notice that the output contact types are:

- Form A (normally open): OUT101–OUT105
- Form C (normally closed/normally open): OUT106–OUT108, OUT201, OUT202

Notice that the Form C output contacts share a common terminal and that optoisolated inputs IN106 and IN107 also share a common terminal. Ratings for the optoisolated inputs and output contacts are found in *Specifications on page 1.9*. The serial number label lists the optoisolated input voltage rating (listed under label: **CONTACT INPUTS**).

For optoisolated inputs IN101–IN107 and output contacts OUT101–OUT108 connections, the screws on terminals A01–A32 are #8-32. Use max. width 9.1 mm (0.36 in) ring terminals; tightening torque of 1.35 Nm (12 in-lb), ±10%.

The screw terminal connectors for optoisolated inputs IN101–IN107 and output contacts OUT101–OUT108 can be removed by unscrewing the screws at each end of the connector block.

Step 1. Remove the connector by pulling the connector block straight out.

Note that the receptacle on the relay circuit board is keyed; you can insert each screw terminal connector in only one location on the rear panel.

Step 2. To replace the screw terminal connector proceed with the following steps:

- a. Confirm that you have the correct connector.
- b. Push the connector firmly onto the circuit board receptacle.
- c. Reattach the two screws at each end of the block.

This feature allows the terminal wiring to remain undisturbed.

Additionally, you can rotate these screw terminal connectors so that the connector wire dress position is the reverse of the factory-installed position, for example, wires entering the relay panel from below instead of from above. To rotate these connectors, you must change the screw terminal connector

keying. Inserts in the circuit board receptacles key the receptacles for only one screw terminal connector in one orientation. Each screw terminal connector has a missing web into which the key fits (see *Figure 2.52*). If you want to reverse the connector orientation, you must rearrange the receptacle keys to match the screw terminal connector block. Use long-nosed pliers to move the keys.




Figure 2.52 Screw Terminal Connector Keying

Standard Outputs

For output contacts OUT201–OUT202 connections, the screws on terminals B07–B12 are #8-32. Use max. width 9.1 mm (0.36 in) ring terminals and a tightening torque of 1.35 Nm (12 in-lb), $\pm 10\%$.

Alarm Output

From the factory, OUT201 is configured as an alarm. OUT202 is wired into the Transfer Switch scheme, when installed at the factory (see *Figure 2.40*).

IRIG-B Time-Code Input

The SEL-651R-2 accepts a demodulated IRIG-B time signal to synchronize the recloser control internal clock with an external source. The demodulated IRIG-B time signal can come from an SEL Communications Processor, the SEL-2100 Logic Processor, or from a satellite-synchronized clock such as the SEL-2407 or SEL-2401. The IRIG-B time signal can be input to the rear-panel BNC connector labeled IRIG or to Port 2.

A demodulated IRIG-B time code can be input into serial Port 2 by using an SEL-C273A cable to connect serial Port 2 of the SEL-651R-2 to an SEL Communications Processor.

Connect the rear-panel BNC connector directly to a high-accuracy satellite synchronized clock such as the SEL-2407 or SEL-2401 to synchronize the relay internal clock within one microsecond, and enable high-accuracy synchrophasors. See *Appendix J: Synchrophasors* for more information on enabling and using synchrophasors in the SEL-651R-2.

If a time code is input to serial Port 2 and the BNC IRIG connector, the recloser control synchronizes to the time code received on the BNC connector.

Serial Ports

All EIA-232 ports accept 9-pin D-subminiature male connectors. Port 2 includes the IRIG-B time-code signal input.

The pin definitions for all the ports are given on the relay rear panel and detailed in *Table 10.4–Table 10.6*.

Refer to *Section 10: Communications* for detailed cable diagrams for selected cables (cable diagrams follow *Table 10.6*).

+12 Vdc Auxiliary Power Supply

A +12 Vdc auxiliary power supply rated for 40 W continuous and surges to 90 W is a standard feature in ac and 125 Vdc powered units. 48 Vdc-powered units are rated at a lower level (see *Specifications on page 1.9* for ratings). Use this supply to power radios, small RTUs, or other accessories installed in the cabinet. Three +12 Vdc and three return terminal screws are provided for convenience. Fuse F202 protects this +12 Vdc supply (fuse F202 is in-line with the +12 Vdc rail; see *Table 2.3*).

For +12 Vdc and Return connections, the screws on terminals B01–B06 are #8-32. Use max. width 9.1 mm (0.36 in) ring terminals; tightening torque of 1.35 Nm (12 in-lb), ±10%.

Relay Module Main Board Jumpers and Clock Battery

The main board (top circuit board) in the SEL-651R-2 relay module has features that very infrequently (if at all) need to be set or changed. These features are:

- Access and Breaker Control jumpers
- Serial port voltage jumpers
- Clock battery

Gain access to the Access and Breaker Control jumpers by removing the front panel. Access the serial port voltage jumpers by removing the plastic cover over the opening labeled **JMP 2 3** on the relay module (near **Serial Port 3**). Access the clock battery by removing the front panel and then sliding out the main board. The procedures for doing so follow later in this subsection.

Access and Breaker Control Jumpers

The Access and Breaker Control jumpers are jumpers JMP2-A and JMP2-B, respectively, found at the front of the main board (see *Figure 2.53*). In this figure, notice that these jumpers are lettered left to right (D C B A).

Figure 2.53 shows the location, function, and factory-default configuration for the Access and Breaker Control jumpers.

When the Access jumper is installed, passwords are disabled, and connection to any enabled communications port is allowed full access to inspect/change/reset all reports, settings, etc., to upgrade firmware and to control the circuit breaker (if the Breaker Control jumper is installed as described below) without password authentication.

The Access jumper also affects the relay behavior for settings EPORT and MAXACC at startup as follows:

- For the front-panel serial port (Port F) and the USB port, the Access jumper overrides the port enable setting EPORT = N, and enables the port(s) with EIA-232 Port F default settings for PROTO, SPEED, BITS, PARITY, STOP, and RTSCTS. If the Port F setting EPORT was already set to Y, the front port(s) remain enabled, and the EIA-232 Port F uses its previous settings.
- For the front-panel serial port (Port F) and the USB port, the Access jumper overrides the Port F MAXACC setting and allows access to security levels 1, B, 2, or C without a password.
- For Serial Ports 1, 2, or 3, and Ethernet Port 5 (except FTP and HTTP), if that port has setting EPORT = Y, the Access jumper overrides the MAXACC setting of that port and allows access to security levels 1, B, 2, or C without a password.
- For Serial Ports 1, 2, or 3, and Ethernet Port 5, if that port has setting EPORT = N, the Access jumper has no effect and the port remains disabled.

If passwords are forgotten, put jumper JMP2-A temporarily in place (ON) to gain access to the relay and retrieve the password settings, via the **PASSWORD** command.

Use the Breaker Control jumper to enable or disable breaker control **OPEN**, **CLOSE**, and **PULSE** commands through the SEL ASCII protocol and breaker operations through the SEL Fast Operate protocol (DNP3, Modbus, IEC 61850) and the front-panel menu-driven user interface. Note that the Breaker Control jumper does *not* supervise operation of Local Bits, Remote Bits, or the **Trip/Close** pushbuttons shown in *Figure 2.4* and *Figure 2.8*.

In *Figure 2.53*, note there are two additional jumper positions, JMP2-C and JMP2-D. These two jumpers are not used and the positions (ON or OFF) of these jumpers are of no consequence.

Serial Port Voltage Jumpers

The jumpers listed in *Table 2.1* connect or disconnect +5 Vdc to Pin 1 on the corresponding EIA-232 serial ports. The +5 Vdc is rated at 0.5 A maximum for each port. See *Table 10.4* for all EIA-232 serial port pin functions.

CAUTION

Do not access/move jumpers while the unit is powered up.

The jumpers are accessible from the opening labeled **JMP 2 3** on the relay module (near Serial **Port 3**; see *Figure 2.5* and *Figure 2.9*). The jumper under label **2** (JMP1-P2) corresponds to Serial Port 2 and the jumper under label **3** (JMP1-P3) corresponds to Serial Port 3.

The +5 Vdc is **not** connected to Pin 1 on the corresponding EIA-232 serial ports when the jumpers are OFF (removed/**not** in place over both pins). Put the jumpers ON (in place over both pins) so that the +5 Vdc is connected to Pin 1 on the corresponding EIA-232 serial ports, if needed. This Pin 1 power source is useful for powering some types of external modems.

Table 2.1 Serial Port Voltage Jumper Positions

+5 VDC to Pin 1	Serial Port 2	Serial Port 3
Disconnected	JMP1-P2 = OFF	JMP1-P3 = OFF
Connected	JMP1-P2 = ON	JMP1-P3 = ON

Condition of Acceptability for North American Product Safety Compliance

To meet product safety compliance for end-use applications in North America, use an external fused rated 3 A or less in-line with the +5 Vdc source on Pin 1. SEL fiber-optic transceivers include a fuse that meets this requirement.

Clock Battery

Refer to *Figure 2.53* for clock battery location (front of main board). A lithium battery powers the relay clock (date and time) if the external power source (ac power or 12 V battery) is lost or removed. The clock battery is a 3 V lithium coin cell. At room temperature (25°C), the clock battery will nominally operate for 10 years at rated load.

If power is lost or disconnected, the clock battery powers the clock. When the relay is powered normally from an external source, the clock battery experiences a low self-discharge rate. Thus, clock battery life can extend well beyond the nominal 10 years because it rarely has to discharge after the relay is installed. The clock battery cannot be recharged.

If the relay does not maintain the date and time after power loss, replace the clock battery. Follow the main board removal instructions that follow.

Accessing the Relay Module Main Board in the Dual-Door Enclosure

Refer to *Figure 2.53*.



DANGER

Disconnect or de-energize all external connections before opening this device. Contact with hazardous voltages and currents inside this device can cause electrical shock resulting in injury or death.



DANGER

The removed cables for connections J201, J202, and J205 are still energized. Contact with such terminals can cause electrical shock that can result in injury or death.



CAUTION

Equipment components are sensitive to electrostatic discharge (ESD). Undetectable permanent damage can result if you do not use proper ESD procedures. Ground yourself, your work surface, and this equipment before removing any cover from this equipment. If your facility is not equipped to work with these components, contact SEL about returning this device and related SEL equipment for service.

- Step 1. Following your company's standard procedure, remove the SEL-651R-2 from service.
- Step 2. Make sure the unit remains grounded.
- Step 3. Remove any cables connected to serial ports on the front and rear panels.
- Step 4. Remove the IRIG-B cable, too.
- Step 5. De-energize the relay module by disconnecting the following cables from the rear panel in the following order (see *Figure 2.5* and *Figure 2.29*).
 - a. CAPACITORS (J205)
 - b. BATTERY (J202)
 - c. DC POWER IN (J201)
- Step 6. Loosen the four front-panel screws (they remain attached to the front panel).
- Step 7. Remove the relay module front panel (see *Figure 2.4*), disconnecting the large ribbon cable connected to it by operating the cable ejector latches on the front-panel circuit board.

- Step 8. Place the front panel in an ESD (Electrostatic Discharge)-safe place to prevent ESD damage.

At this point, you can access the Access and Breaker Control jumpers (JMP2-A and JMP2-B, respectively) and the clock battery (see *Figure 2.53*), if need be.

- Step 9. If changing the Access and Breaker Control jumpers, carefully remove and insert them in the desired configuration (ON or OFF).
- Step 10. If changing the clock battery, carefully remove the old battery. If necessary, use a small tool to lever the battery up so that it can be extracted from the clip that holds it down.
- Step 11. With the positive side (+) of the new battery face up, insert the battery at an angle to get it under the clip and then slide it into position.
- Step 12. Later, set the relay date and time via the serial communications port or front panel.
- Step 13. Reconnect the ribbon cable removed in *Step 7*.
- Step 14. Replace the relay front-panel cover.
- Step 15. Re-energize the relay module by reconnecting the following cables in the following order:
- DC POWER IN (J201)**
 - BATTERY (J202)**
 - CAPACITORS (J205)**
- Step 16. Replace any external cables previously connected to serial ports and IRIG-B port.
- Step 17. Following your company's standard procedure, put the SEL-651R-2 back in service.

Accessing the Relay Module Main Board in the Single-Door Enclosure

- Step 1. Following your company's standard procedure, remove the SEL-651R-2 from service.
- Step 2. Make sure the unit remains grounded.
- Step 3. Remove the swing panel that covers the relay module wiring.
- Step 4. Remove the left mounting bracket and the smaller right mounting bracket (containing the 120 Vac convenience outlet), and set them in an "out-of-the-way" position on the floor of the enclosure.
- Step 5. Remove any cables connected to the serial ports on the front and rear panels.
- Step 6. Remove the IRIG-B cable.
- Step 7. De-energize the relay module by disconnecting the following cables from the rear panel in the following order (see *Figure 2.9* and *Figure 2.29*).
- CAPACITORS (J205)**
 - BATTERY (J202)**
 - DC POWER IN (J201)**

CAUTION

There is danger of explosion if the battery is incorrectly replaced. Replace only with Rayovac no. BR2335 or equivalent recommended by manufacturer. See Owner's Manual for safety instructions. The battery used in this device may present a fire or chemical burn hazard if mistreated. Do not recharge, disassemble, heat above 100°C or incinerate. Dispose of used batteries according to the manufacturer's instructions. Keep battery out of reach of children.

- Step 8. Remove other individual connections to the power module (e.g., voltage and current connections), labeling them before removal so they can be reconnected correctly.
- Step 9. Remove the bottom and top row of nuts that fasten the respective bottom and top mounting plates (holding together the combined relay module/power module unit) to the enclosure. When these nuts are removed, the unit will still rest on the corresponding permanent mounting studs. Use caution to make sure the combined relay module/power module unit does not slide off the permanent mounting studs while the corresponding nuts are being removed.
- Step 10. With two people, lift the combined relay module/power module unit up and off the permanent mounting studs and out of the enclosure.
- Step 11. Take the combined relay module/power module unit to an ESD-safe area and follow standard ESD procedures in the following disassembly/reassembly procedure.
- Step 12. Remove the screws that hold the plate covering the back side of the relay module. Remove the plate and set aside.

At this point, you can access the Access and Breaker Control jumpers (JMP2-A and JMP2-B, respectively) and the clock battery (see *Figure 2.53*), if need be.
- Step 13. If changing the Access and Breaker Control jumpers, carefully remove and insert them in the desired configuration (ON or OFF).
- Step 14. If changing the clock battery, carefully remove the old battery. If necessary, use a small tool to lever the battery up so that it can be extracted from the clip that holds it down.
- Step 15. With the positive side (+) of the battery face up, insert the battery at an angle to get it under the clip and then slide it into position.
- Step 16. Later, set the relay time and date via the serial communications port or front panel.
- Step 17. Replace the plate that covers the back side of the relay module.
- Step 18. With two people, lift the combined relay module/power module down into the cabinet and onto the permanent mounting studs.
- Step 19. Replace the nuts that fasten the top and bottom mounting plates of the combined relay module/power module unit to the permanent mounting studs in the enclosure.
- Step 20. Reconnect all of the connections removed in *Step 5–Step 8*.
- Step 21. Replace the left and right mounting brackets removed in *Step 4*.
- Step 22. Replace the swing panel.
- Step 23. Following your company's standard procedure, put the SEL-651R-2 back in service.




Figure 2.53 Jumper, Connector, and Major Component Locations on the Main Board

Battery and Fuse Replacement

The SEL-651R-2 is shipped with either a 16 or 40 Ah extended temperature battery. Either of these battery types may be used as a replacement for the installed battery. The part numbers and characteristics are listed in *Table 2.2*. Full specifications are shown in *Battery Specifications on page 1.11*. Connections are shown in *Figure 2.29*. After replacing a failed battery, the **STA C** command should be issued to clear the failed battery condition (see *Section 10: Communications*). Perform a **BTT NOW** command to verify the condition of the replacement battery (see *Battery System Monitor on page 8.42* for help on testing the battery).

Table 2.2 Replacement Batteries for the SEL-651R-2

Function	Option 1	Option 2
Part Number	Enersys Genesis XE16X	Enersys Genesis XE40X
Capacity	16 Ah	40 Ah
Battery Life	≥4 years @ +25°C ≥1 year @ +80°C	≥4 years @ +25°C ≥1 year @ +80°C
Weight	6.4 kg (≤14.1 lb)	16.1 kg (≤35.4 lb)

See *Figure 2.5* and *Figure 2.9* for fuse positions F201–F203 on the rear panel of the relay module. See *Figure 2.3* for fuse positions F401–F412 on the rear panel of the power module. Fuses F407 and F408 (for a 230 Vac unit) are not shown in *Figure 2.3*, but the fuse blocks for these fuses are mounted in the same general area as the F411 and F412 panel-mounted fuse holders in *Figure 2.3*.

Table 2.3 Replacement Fuses for the SEL-651R-2 (Sheet 1 of 2)

Fuse Name/Figure Reference	Ampere Rating	Dimensions	Manufacturer	Catalog Numbers	Purpose
F201/relay module (<i>Figure 2.29</i>)	30 A	6.35 x 31.75 mm (0.25 x 1.25 in)	Littelfuse	0314030	Protect battery or battery charger circuitry from inadvertent short.
F202/relay module (AC and 125 Vdc power supply models only)	8 A	6.35 x 31.75 mm (0.25 x 1.25 in)	Littelfuse	0314008	Protect 12 Vdc aux power supply.
F202/relay module (48 Vdc power supply model only)	0.5 A	6.35 x 31.75 mm (0.25 x 1.25 in)	Bussman	MDL-1/2-R	Protect 12 Vdc aux power supply on models with 48 Vdc power supplies.
F203/relay module (Traditional Retrofit, Control-Powered Eaton NOVA, G&W Control Power Viper-S, and Eaton NOVA-TS or NOVA-STS Triple-Single reclosers only; <i>Figure 2.55</i> , <i>Figure 2.65</i> , and <i>Figure 2.71</i>)	7 A	6.35 x 31.75 mm (0.25 x 1.25 in)	Littelfuse	0313007	Protect from inadvertent +24 Vdc (or +53 Vdc) short when connecting control cable.
F401–F406/power module (<i>Figure 2.46</i> and <i>Figure 2.51</i>)	1 A	10.3 x 38.1 mm (0.41 x 1.5 in)	Eaton	KTK-1	Installed in Voltage Input Fuse Block accessory. Protect both three-phase voltage inputs on the relay module.
F407–F410/power module (<i>Figure 2.42</i> and <i>Figure 2.37</i>)	30 A	10.3 x 38.1 mm (0.41 x 1.5 in)	Littelfuse	0FLQ030	Installed in Universal Fuse Block accessory. Protect transfer switch and other 120 Vac power accessories on the power module.
F411/power module (120 Vac power supply only; <i>Figure 2.30</i>)	15 A	6.35 x 31.75 mm (0.25 x 1.25 in)	Littelfuse	0314015	Protect 120 Vac (GFCI) convenience outlet from overload or line-to-line short circuits (15 Amp load limit).
F412/power module (120 Vac or 125 Vdc power supply only; <i>Figure 2.30</i> and <i>Figure 2.33</i>)	10 A	6.35 x 31.75 mm (0.25 x 1.25 in)	Littelfuse	0314010	Protect 120 Vac or 125 Vdc power modules from overvoltage or internal short.
F412/power module (48 Vdc power supply only; <i>Figure 2.34</i>)	20 A	6.35 x 31.75 mm (0.25 x 1.25 in)	Littelfuse	0314020	Protect 48 Vdc power module from overvoltage or internal short.

Table 2.3 Replacement Fuses for the SEL-651R-2 (Sheet 2 of 2)

Fuse Name/Figure Reference	Ampere Rating	Dimensions	Manufacturer	Catalog Numbers	Purpose
F411 and F412/power module (dual-door 230 Vac power supply only; <i>Figure 2.31</i>) and F407 and F408/power module (single-door 230 Vac power supply only; <i>Figure 2.32</i>)	8 A	10.3 x 38.1 mm (0.41 x 1.5 in)	Littelfuse	OFLQ008	Protect 230 Vac power module from overvoltage or internal short.
100 W heater fuse (only on units with enclosure heater)	5 A	6.35 x 31.75 mm (0.25 x 1.25 in)	Littelfuse	0314005	Installed in 100 W heater accessory. Protect heater from internal short.

Recloser Interface Connection Details (Control Cable Interface)

Traditional Retrofit (14-Pin) Reclosers

Figure 2.54 shows the SEL-651R-2 factory wiring for current connections for Traditional Retrofit reclosers. Notice that the current transformers in the recloser are wired such that the residual path (through Pin K) is on the polarity side of the current transformer secondaries. This is nonstandard as far as traditional circuit breakers are concerned, but is easily accommodated by the wiring on the Z01–Z08 terminals of the relay module of the SEL-651R-2.




Figure 2.54 Current Connections and Polarity From Traditional Retrofit Recloser Primary to SEL-651R-2 Recloser Control Current Inputs

INTERNAL BATTERY-CHARGING TRANSFORMER

Some Eaton reclosers have an internal battery-charging transformer (current transformer). This charging transformer is not used by the SEL-651R-2: its 12 Vdc battery is charged from a user-supplied Vac power source. If one of these reclosers is connected to the SEL-651R-2, this charging transformer is electrically shorted at the control cable receptacle (Pins K and L are shorted together and grounded—see Figure 2.54).

RELAY WORD BIT TCCAP

Relay Word bit TCCAP indicates that the 24 Vdc voltage in Figure 2.55 is present for recloser operations (TCCAP = logical 1). The 24 Vdc voltage comes into the relay module via connector J205 (CAPACITORS), from the trip/close capacitors in the power module (see Figure 2.2, Figure 2.5, Figure 2.7, and Figure 2.9). If there is a problem with this connection or otherwise in the power module, then Relay Word bit TCCAP = logical 0. Relay Word bit TCCAP is used in factory-default close logic settings (see Figure 6.4 and Figure 6.5) and reclose supervision settings (see Table 6.8). Relay Word bit TCCAP does not detect an operation of fuse F203 in Figure 2.55.

Notice also that the phase current terminals are labeled I1, I2, I3 (not IA, IB, IC). A-B-C designations are given to the current channels with Global setting IPCONN. Current transformer polarity can effectively be changed with the global CTPOL setting, which is helpful for designating forward or reverse power flow, and so forth.

Figure 2.55 shows the SEL-651R-2 factory wiring for trip/close/recloser status for traditional reclosers; 24 Vdc power goes out Pin A to the recloser and then returns through the trip circuit and close circuit paths.

The trip circuit path (top to bottom) is described below:

Trip coil—SW1 (52a)—trip FET (controlled by Relay Word bit RCTR1X; see *Figure 7.26*)

Pins B, D are monitored by input IN203 and Pin C is monitored by input IN204. The 52a recloser status is derived from these inputs.

The close circuit path (top to bottom) is described below:

SW3 (52b)—SW2 (69)—close coil—close FET (controlled by Relay Word bit RCCL1X; see *Figure 7.26*)

Pin E is monitored by input IN202 and Pin F is monitored by input IN201. Contact SW2 (69) opens and stays open when the external yellow operating handle on the recloser is pulled to the lock-open position. With contact SW2 open, there is no way to close the recloser until the yellow operating lever is reset again. Contact SW2 is then closed.

The diode shown between terminals J203-4 and J203-1 in *Figure 2.55* provides voltage clamping (limiting) for possible flyback voltage across the close coil in traditional reclosers. This flyback voltage can occur when the SW3 (52b) contact interrupts substantial dc current for a close operation. Clamping this flyback voltage helps the traditional recloser achieve a successful close operation.




Figure 2.55 Trip/Close and Recloser Status Circuit Connections Between Compatible 14-Pin Reclosers and SEL-651R-2 Recloser Control

Motor-Operated Traditional Retrofit Reclosers

With factory settings, the SEL-651R-2 Recloser Control (ordered for a Traditional Retrofit recloser) also works with motor-operated reclosers, such as Eaton MVE, CVE, CXE, CZE, VSA, and VSO reclosers. Figure 2 in SEL Application Guide AG99-10, *Change Logic in SEL-351R Recloser Control for Motor-Operated Reclosers*, shows the internal differences for such reclosers, especially 52a at the top of trip circuit and diode bypassing SW1(52a). The SEL-651R-2 factory settings important for working with these motor-operated reclosers are Group settings:

TDURD := **40 cycles** (longer trip duration)

ULTR3P := **1** (set directly to logical 1; not dependent on NOT 52A3P to unlatch trip)

The **RECLOSER OPEN** LED is set as follows:

PB12_LED := **NOT(52A3P)**

For a regular Traditional Retrofit recloser, as shown in *Figure 2.55*, as opposed to a motor-operated recloser (see *Figure 2* in the aforementioned SEL Application Guide AG99-10) this setting can be changed to:

PB12_LED := NOT(52A3P) AND IN203

Input IN203 monitors Pins B/D, as shown in *Figure 2.55*. With this setting change, the RECLOSER OPEN LED will extinguish when the control cable is removed from the SEL-651R-2 Recloser Control.

If the recloser is *not* a motor-operated recloser, setting TDURD can be changed, if desired. See *Minimum Trip Duration Timer* on page 5.7 for more detail.

Inputs Connector J204/G&W 14-Pin Viper Recloser

INPUTS connector **J204** on the rear panel of the SEL-651R-2 relay module is for extra signaling back from the G&W Viper recloser, a Traditional Retrofit type recloser. *Figure 2.56* shows wetting voltage (24 Vdc) coming from connector **J204** Pin 1, routing through signaling contacts on the G&W Viper, and back to inputs IN205 and IN206 on connector **J204**.

The Form A contact connected to input IN205 indicates low SF6 gas pressure inside the G&W Viper recloser. The Form B contact connected to input IN206 indicates loss of 120 Vac low voltage close power at the G&W Viper recloser. Pin 3 on connector **J204** can be used as a ground return for a separate optoisolated input (e.g., IN101) wetted by the 24 Vdc on Pin 1.

NOTE: For the application in *Figure 2.56*, the wiring/cabling between the INPUTS connector **J204** on the SEL-651R-2 and the G&W Viper Recloser is not provided by SEL.




Figure 2.56 G&W Viper Recloser Extra Alarm Connections to SEL-651R-2

G&W Viper-ST, G&W Viper-LT, ABB Elastimold MVR, ABB GridShield, Eaton NOVA NX-T, Eaton NOVA NX-STS, or Togami FAULT CLEAR (32-Pin) Reclosers

SHIELDED CABLES

Shielded cables for LEA voltage inputs (see *Figure 2.57*) come preinstalled on newer G&W/ABB Elastimold recloser installations, with the shields effectively connected to ground at the bottom of the enclosure.

Figure 2.57 shows the SEL-651R-2 factory wiring for current connections for G&W Viper-ST, G&W Viper-LT, ABB Elastimold MVR, ABB GridShield, Eaton NOVA NX-T, Eaton NOVA NX-STS, or Togami FAULT CLEAR (32-pin) reclosers. The current transformers in the recloser are wired like a circuit breaker in that the residual path through control cable Pin D is on the nonpolarity side of the current transformer secondaries. This contrasts with the Traditional Retrofit recloser in *Figure 2.54*. Either wiring is easily accommodated by the wiring on the Z01–Z08 terminals of the SEL-651R-2 relay module.

Recloser Interface Connection Details (Control Cable Interface)**CAPACITIVE VOLTAGE SENSORS**

To make use of the standard capacitive voltage sensors at the bottom of Figure 2.57, the SEL-651R-2 needs to be ordered with 8 Vac LEA voltage inputs for the three-phase VY voltage inputs. If both the standard and optional capacitive voltage sensors are to be used, then the SEL-651R-2 needs to be ordered with 8 Vac LEA voltage inputs for both the three-phase VY and VZ voltage inputs.

Other voltage input options are available, though not using the control cable shown in Figure 2.57 (see SEL-651R-2 Model Option Table).




Figure 2.57 Current Connections and Polarity From Compatible 32-Pin Reclosers Primary to SEL-651R-2 Recloser Control Current Inputs (Voltage Connections Also Shown)

Notice also that the phase current terminals are labeled I1, I2, I3 (not IA, IB, IC). A-B-C designations are given to the current channels with Global setting IPConn. Current transformer polarity can effectively be changed with the global CTPOL setting, which is helpful for designating forward or reverse power flow and similar things.

Figure 2.58 shows the SEL-651R-2 factory wiring for trip/close for G&W Viper-ST, G&W Viper-LT, ABB Elastimold MVR, ABB GridShield, Eaton NOVA NX-T, Eaton NOVA NX-STS, or Togami FAULT CLEAR (32-pin) reclosers. Each pole of the recloser has its own trip/close coil, trip for current flow in one direction, close for current flow in the other direction. This facilitates single-phase tripping/reclosing, although the SEL-651R-2 factory settings have the recloser operating in a three-phase trip/close mode.

Note that the trip and close FETs in the SEL-651R-2 are stacked one atop another, between 155 Vdc power and ground, with a tap in the middle. For a given FET stack, both FETs can never be on at the same time or else there would be a direct short between the 155 Vdc power and ground. Interlocking logic prevents both FETs from being on at the same time.

Trace the trip path for Coil 1 in *Figure 2.58*:

Relay Word Bit RCTR1X (Trip 1; see *Figure 7.27*) turns on the bottom FET (ground) connected to terminal J206-3 and the top FET (155 Vdc) connected to terminal J206-9. This wiring goes through control cable Pins Y/10 and Z/22 to Coil 1. The 155 Vdc across Coil 1 (bottom to top) causes the current to flow in the indicated direction (Trip 1).

Trace the close path for Coil 1 in *Figure 2.58*:

Relay Word Bit RCCL1X (Close 1; see *Figure 7.27*) turns on the top FET (155 Vdc) connected to terminal J206-3 and the bottom FET (ground) connected to terminal J206-9. This wiring goes through control cable Pins Y/10 and Z/22 to Coil 1. The 155 Vdc across Coil 1 (top to bottom) causes the current to flow in the indicated direction (Close 1).

Tripping and closing for Coil 2 and Coil 3 operate similarly. The 69 contacts in the trip/close circuits open and stay open when the respective external yellow operating handles on individual poles of the recloser are pulled to the lock-open position (the ABB Elastimold MVR and ABB GridShield [32-pin] reclosers have only one yellow operating handle that simultaneously operates the 69 contacts in each pole). With Contact 69 open for a particular pole, there is no way to close that particular recloser pole until the yellow operating handle is reset again. Contact 69 is then closed.

RELAY WORD BIT TCCAP
Relay Word bit TCCAP indicates that the 155 Vdc voltage in *Figure 2.58* is present for recloser operations (TCCAP = logical 1). The 155 Vdc voltage comes into the relay module via connector J205 (CAPACITORS), from the trip/close capacitors in the power module (see *Figure 2.2*, *Figure 2.5*, *Figure 2.7*, and *Figure 2.9*). If there is a problem with this connection or otherwise in the power module, then Relay Word bit TCCAP = logical 0. Relay Word bit TCCAP is used in factory-default close logic settings (see *Figure 6.4* and *Figure 6.5*) and reclose supervision settings (see *Table 6.8*).


Recloser Interface Connection Details (Control Cable Interface)

Figure 2.58 Trip/Close Circuit Connections Between Compatible 32-Pin Recloser and SEL-651R-2 Recloser Control

Figure 2.59 shows inputs IN201–IN203 monitoring individual 52a recloser pole status. Input IN204 monitors the combined status of yellow operating handles for the individual recloser poles. The 69 contact closes for the corresponding yellow operating handle going to the lock-open position. Input IN204 is used in *Figure 5.2* logic.




Figure 2.59 Recloser Pole Status and Yellow Operating Handle Circuit Connections Between Compatible 32-Pin Recloser and SEL-651R-2 Recloser Control

ABB OVR-3/VR-3S (24-Pin, 15 and 27 kV Models) Reclosers

SHIELDED CABLES

Shielded cables for LEA voltage inputs (see Figure 2.57) come preinstalled on newer ABB recloser installations, with the shields effectively connected to ground at the bottom of the enclosure.

LEA CIRCUIT GROUNDING

Figure 2.60 shows the connection from terminal Z12 to ground at the bottom of the enclosure that comes for newer ABB recloser installations. This connection grounds the recloser LEA circuit.

Figure 2.60 shows the SEL-651R-2 factory wiring for current connections for ABB OVR-3/VR-3S (24-pin, 15 and 27 kV models) reclosers. The current transformers in the recloser are wired like a circuit breaker in that the residual path through control cable Pin 12 is on the nonpolarity side of the current transformer secondaries. This contrasts with the Traditional Retrofit recloser in Figure 2.54. Either wiring is easily accommodated by the wiring on the Z01–Z08 terminals of the SEL-651R-2 relay module.

The VY voltage connections shown in Figure 2.60 connect to low-energy analog (LEA) sensors internal to the ABB recloser (consult with ABB as to the location of their internal LEA sensors if their recloser is equipped with such). This requires that the VY voltage inputs on the SEL-651R-2 be ordered with 8 Vac LEA voltage inputs.

If the VY voltage inputs in Figure 2.60 are instead connected to traditional potential transformers (e.g., those with 120 Vac nominal output), then this requires that the VY voltage inputs on the SEL-651R-2 be ordered with 300 Vac voltage inputs and that such circuits are brought in via means other than the 24-pin control cable. VZ voltage inputs are also available, and any connections to them are via means other than the 24-pin control cable. See the SEL-651R-2 Model Option Table (MOT) at selinc.com for secondary input voltage options.




Figure 2.60 Current Connections and Polarity From Compatible 24-Pin Recloser Primary to SEL-651R-2 Recloser Control Current Inputs

Notice also that the phase current terminals are labeled I1, I2, I3 (not IA, IB, IC). A-B-C designations are given to the current channels with Global setting IPCONN. Current transformer polarity can effectively be changed with the global CTPOL setting, which is helpful for designating forward or reverse power flow and similar things.

Figure 2.61 shows the SEL-651R-2 factory wiring for trip/close for ABB OVR-3/VR-3S (24-pin, 15 and 27 kV models) reclosers. Each pole of the recloser has its own trip/close coil, trip for current flow in one direction, close for current flow in the other direction. This facilitates single-phase tripping/reclosing, although the SEL-651R-2 factory settings have the recloser operating in a three-phase trip/close mode.

Note that the trip and close FETs in the SEL-651R-2 are stacked one atop another, between 53 Vdc power and ground, with a tap in the middle. For a given FET stack, both FETs can never be on at the same time or else there would be a direct short between the 53 Vdc power and ground. Interlocking logic prevents both FETs from being on at the same time.

Trace the trip path for Coil 1 in *Figure 2.61*:

Relay Word Bit RCTR1X (Trip 1; see *Figure 7.27*) turns on the bottom FET (ground) connected to terminal J206-3 and the top FET (53 Vdc) connected to terminal J206-9. This wiring goes through control cable Pins 22 and 10 to Coil 1. The 53 Vdc across Coil 1 (bottom to top) causes the current to flow in the indicated direction (Trip 1).

Trace the close path for Coil 1 in *Figure 2.61*:

Relay Word Bit RCCL1X (Close 1; see *Figure 7.27*) turns on the top FET (53 Vdc) connected to terminal J206-3 and the bottom FET (ground) connected to terminal J206-9. This wiring goes through control cable Pins 22 and 10 to Coil 1. The 53 Vdc across Coil 1 (top to bottom) causes the current to flow in the indicated direction (Close 1).

Tripping and closing for Coil 2 and Coil 3 operate similarly.

RELAY WORD BIT TCCAP

Relay Word bit TCCAP indicates that the 53 Vdc voltage in *Figure 2.61* is present for recloser operations (TCCAP = logical 1). The 53 Vdc voltage comes into the relay module via connector J205 (CAPACITORS), from the trip/close capacitors in the power module (see *Figure 2.2*, *Figure 2.5*, *Figure 2.7*, and *Figure 2.9*). If there is a problem with this connection or otherwise in the power module, then Relay Word bit TCCAP = logical 0. Relay Word bit TCCAP is used in factory-default close logic settings (see *Figure 6.4* and *Figure 6.5*) and reclose supervision settings (see *Table 6.8*).


Recloser Interface Connection Details (Control Cable Interface)

Figure 2.61 Trip/Close Circuit Connections Between Compatible 24-Pin Recloser and SEL-651R-2 Recloser Control

Figure 2.62 shows inputs IN201–IN203 monitoring individual 52b recloser pole status and inputs IN105–IN107 monitoring individual 52a recloser pole status. Input IN204 monitors the status of the yellow operating handle. The 69 contact closes for the yellow operating handle going to the lock-open position.




Figure 2.62 Recloser Pole Status and Yellow Operating Handle Circuit Connections Between Compatible 24-Pin Recloser and SEL-651R-2 Recloser Control




Figure 2.63 120 Vac Power Circuit Connections Between SEL-651R-2 Recloser Control and Compatible 24-Pin Recloser

Figure 2.63 shows the routing of 120 Vac power through the 24-pin control cable to heaters in the ABB OVR-3/VR-3S (24-pin, 15 and 27 kV models) reclosers.

Control-Powered Eaton NOVA or G&W Control Power Viper-S (19-Pin) Reclosers

Figure 2.64 shows the SEL-651R-2 factory wiring for current connections for Control-Powered Eaton NOVA or G&W Control Power Viper-S reclosers. Notice that the current transformers in the recloser are wired such that the residual path (through Pin K) is on the polarity side of the current transformer secondaries. This is nonstandard as far as traditional circuit breakers are concerned, but is easily accommodated by the wiring on the Z01–Z08 terminals of the relay module of the SEL-651R-2.

Notice also that the phase current terminals are labeled I1, I2, I3 (not IA, IB, IC). A-B-C designations are given to the current channels with Global setting IPConn. Current transformer polarity can effectively be changed with the global CTPOL setting, which is helpful for designating forward or reverse power flow, and so forth.




Figure 2.64 Current Connections and Polarity From Compatible 19-Pin Recloser Primary to SEL-651R-2 Recloser Control Current Inputs

Figure 2.65 shows the SEL-651R-2 factory wiring for trip/close/recloser status for Control-Powered Eaton NOVA or G&W Control Power Viper-S reclosers; 53 Vdc power goes out Pins R, S, T to the recloser and then returns through the trip circuit and close circuit paths.


Pin C is monitored by input IN201. The 52a recloser status is derived from this input.

If the Control-Powered Eaton NOVA or G&W Control Power Viper-S reclosers are not VTC-equipped, then the signals to Pin F and IN206 can be ignored—they will not affect normal recloser operation. VTC-equipped reclosers cannot trip/close without the 24 Vdc signal to Pin F.

IN205 monitors the 53 Vdc trip/close voltage output from J204-1. When this voltage is present, IN205 is asserted. IN206 monitors the 12/24 Vdc converter. If the 12/24 Vdc converter is operating correctly, then IN206 is asserted. Use IN205 or IN206 as an alarm, routing it to an LED, front-panel display point, SCADA output, or an output contact (e.g., make the following settings: ESV := 2, SV02PU := 600 cycles, SV02DO := 600, SV02 := NOT [IN206], and OUT202 := SV02T. OUT202 asserts, providing an alarm, if the 12/24 Vdc converter fails).

RELAY WORD BIT TCCAP

Relay Word bit TCCAP indicates that the 53 Vdc voltage in Figure 2.65 is present for recloser operations (TCCAP = logical 1). The 53 Vdc voltage comes into the relay module via connector J205 (CAPACITORS), from the trip/close capacitors in the power module (see Figure 2.2, Figure 2.5, Figure 2.7, and Figure 2.9). If there is a problem with this connection or otherwise in the power module, then Relay Word bit TCCAP = logical 0. Relay Word bit TCCAP is used in factory-default close logic settings (see Figure 6.4 and Figure 6.5) and reclose supervision settings (see Table 6.8). Relay Word bit TCCAP does not detect an operation of fuse F203 in Figure 2.65.

Recloser Interface Connection Details (Control Cable Interface)

① See Figure 7.26.

Figure 2.65 Trip/Close and Recloser Status Circuit Connections Between Control Compatible 19-Pin Recloser and SEL-651R-2 Recloser Control

Figure 2.66 shows the routing of 120 Vac power through the 19-pin control cable to heaters in the Control-Powered Eaton NOVA or G&W Control Power Viper-S reclosers.




Figure 2.66 120 Vac Power Circuit Connections Between SEL-651R-2 Recloser Control and Compatible 19-Pin Recloser

ABB Joslyn TriMod 600R (27-Pin) Reclosers

Figure 2.67 shows the SEL-651R-2 factory wiring for current connections for ABB Joslyn TriMod 600R reclosers. The current transformers in the recloser are wired like a circuit breaker in that the residual path through control cable pins is on the nonpolarity side of the current transformer secondaries. This contrasts with the Traditional Retrofit recloser in *Figure 2.54*. Either wiring is easily accommodated by the wiring on the Z01–Z08 terminals of the SEL-651R-2 relay module.




Figure 2.67 Current Connections and Polarity From Compatible 27-Pin Recloser Primary to SEL-651R-2 Recloser Control Current Inputs

Notice also that the phase current terminals are labeled I1, I2, I3 (not IA, IB, IC). A-B-C designations are given to the current channels with Global setting IPCCONN. Current transformer polarity can effectively be changed with the global CTPOL setting, which is helpful for designating forward or reverse power flow and similar things.

Figure 2.68 shows the SEL-651R-2 factory wiring for trip/close for ABB Joslyn TriMod 600R reclosers. Each pole of the recloser has its own trip and close coils. This facilitates single-phase tripping/reclosing, although the SEL-651R-2 factory settings have the recloser operating in a three-phase trip/close mode.

RELAY WORD BIT TCCAP

Relay Word bit TCCAP indicates that the 155 Vdc voltage in Figure 2.68 is present for recloser operations (TCCAP = logical 1). The 155 Vdc voltage comes into the relay module via connector J205 (CAPACITORS), from the trip/close capacitors in the power module (see Figure 2.2, Figure 2.5, Figure 2.7, and Figure 2.9). If there is a problem with this connection or otherwise in the power module, then Relay Word bit TCCAP is logical 0. Relay Word bit TCCAP is used in factory-default close logic settings (see Figure 6.4 and Figure 6.5) and reclose supervision settings (see Table 6.8).

Trace the trip path for Coil 1 in Figure 2.68:

Relay Word Bit RCTR1X (Trip 1; see Figure 7.27) turns on the FET (155 Vdc) connected to terminal J206-9. This wiring goes through control cable Pins H and I to Trip Coil 1. The 155 Vdc across Trip Coil 1 causes the current to flow through the coil.

Trace the close path for Coil 1 in Figure 2.68:

Relay Word Bit RCCL1X (Close 1; see Figure 7.27) turns on the FET (155 Vdc) connected to terminal J206-3. This wiring goes through control cable Pins A and C to Coil 1. The 155 Vdc across Close Coil 1 causes the current to flow through the coil.

Tripping and closing for phases 2 and 3 operate similarly.




Figure 2.68 Trip/Close Circuit Connections Between Compatible 27-Pin Recloser and SEL-651R-2 Recloser Control

Figure 2.69 shows inputs IN201–IN203 monitoring individual 52a recloser pole status. Input IN204 monitors the status of the yellow operating handle. The yellow operating handle mechanically trips all three phases, and the 69 contact opens for the yellow operating handle going to the lock-open position.




Figure 2.69 Recloser Pole Status Circuit Connections Between Compatible 27-Pin Recloser and SEL-651R-2 Recloser Control

Eaton NOVA-TS or NOVA-STS Triple-Single (26-Pin) Reclosers

RESISTIVE VOLTAGE SENSORS

To make use of the optional resistive voltage sensors in Figure 2.70, the SEL-651R-2 needs to be ordered with Eaton NOVA LEA voltage inputs for the three-phase VY voltage inputs. See Table 9.11 for voltage phase angle correction settings for such voltage inputs.

Other voltage input options are available, though not using the control cable shown in Figure 2.70 (see SEL-651R-2 Model Option Table).

Figure 2.70 shows the SEL-651R-2 factory wiring for current connections for Eaton NOVA-TS or NOVA-STS Triple-Single reclosers. Notice that the current transformers in the recloser are wired such that the residual path (through Pin Y) is on the polarity side of the current transformer secondaries. This is nonstandard as far as traditional circuit breakers are concerned, but is easily accommodated by the wiring on the Z01–Z08 terminals of the relay module of the SEL-651R-2.

Notice also that the phase current terminals are labeled I1, I2, I3 (not IA, IB, IC). A-B-C designations are given to the current channels with Global setting IPCONN. Current transformer polarity can effectively be changed with the global CTPOL setting, which is helpful for designating forward or reverse power flow and similar things.




Figure 2.70 Current Connections and Polarity From Compatible 26-Pin Recloser Primary to SEL-651R-2 Recloser Control Current Inputs (Voltage Connections Also Shown)

Figure 2.71 shows the SEL-651R-2 factory wiring for trip/close for Eaton NOVA-TS or NOVA-STS Triple-Single reclosers. Each pole of the recloser has its own trip/close coils. This facilitates single-phase tripping/reclosing, although the SEL-651R-2 factory settings have the recloser operating in a three-phase trip/close mode.

Trace the trip path for Trip Coil 1 in Figure 2.71:

Relay Word Bit RCTR1X (Trip 1; see Figure 7.26) turns on the FET (ground) connected to terminal J206-3. This wiring goes through control cable Pin E and on to contact 52a_1 and Trip Circuitry 1.

Recloser Interface Connection Details (Control Cable Interface)**RELAY WORD BIT TCCAP**

Relay Word bit TCCAP indicates that the 53 Vdc voltage in Figure 2.71 is present for recloser operations (TCCAP = logical 1). The 53 Vdc voltage comes into the relay module via connector J205 (CAPACITORS), from the trip/close capacitors in the power module (see Figure 2.2, Figure 2.5, Figure 2.7, and Figure 2.9). If there is a problem with this connection or otherwise in the power module, then Relay Word bit TCCAP = logical 0. Relay Word bit TCCAP is used in factory-default close logic settings (see Figure 6.4 and Figure 6.5) and reclose supervision settings (see Table 6.8). Relay Word bit TCCAP does not detect an operation of fuse F203 in Figure 2.71.

UNIQUE INPUT OPERATION WHEN NOT CONNECTED TO ANY CIRCUIT

See adjacent descriptions of the operation of inputs IN204, IN205, and IN206 (and corresponding Relay Word bits IN204, IN205, and IN206).


Trace the close path for Close Coil 1 in *Figure 2.71*:

Relay Word bit RCCL1X (Close 1; see *Figure 7.26*) turns on the FET (ground) connected to terminal J206-9. This wiring goes through control cable Pin H and on to contact 52b_1 and Close Circuitry 1.

Tripping and closing for phases 2 and 3 operate similarly.


See *Figure 2.72*. Before any individual yellow lockout handle on the Eaton NOVA-TS or NOVA-STS Triple-Single recloser is operated, inputs IN204, IN205, and IN206 are effectively connected to ground via respective closed contacts 69_1, 69_2, and 69_3 (and corresponding Relay Word bits IN204, IN205, and IN206 deasserted to logical 0). The operation of any individual yellow lockout handle results in the opening/lockout of that phase (if not already open) and the opening of the corresponding “69” contact (69_1, 69_2, or 69_3) and the subsequent assertion of the corresponding input (IN204, IN205, or IN206) in the SEL-651R-2 (corresponding Relay Word bit IN204, IN205, or IN206 asserts to logical 1). Relay Word bits IN204, IN205, and IN206 are effectively used in default SELOGIC control equation trip setting TR3X to trip the other two phases when the yellow lockout handle of one phase is operated (see *Figure 5.2*).

The preceding description of the operation of inputs IN204, IN205, and IN206 presumes a complete field installation, where the SEL-651R-2 is connected to an Eaton NOVA-TS or NOVA-STS Triple-Single recloser via a 26-pin control cable. If inputs IN204, IN205, and IN206 are not connected to any circuit (as with a new SEL-651R-2 just taken out of its shipping box and turned on), corresponding Relay Word bits IN204, IN205, and IN206 assert to logical 1. This is a unique operation of these particular inputs for a 26-pin-configured SEL-651R-2 (similar to self/internal whetting). If any of these inputs are then connected to ground, its corresponding Relay Word bit deasserts to logical 0.



① See Figure 7.26; ② See Figure 2.72 and connection to Pin C from Terminal J204-1

Figure 2.71 Trip/Close and Recloser Pole Status Circuit Connections Between Compatible 26-Pin Recloser and SEL-651R-2 Recloser Control



① See Figure 2.71 for the continuation of the Pin C circuit in the recloser

Figure 2.72 Yellow Lockout Handle Circuit Connections Between Compatible 26-Pin Recloser and SEL-651R-2 Recloser Control

Tavrida OSM AI_2 (Rectangular 32-Pin) Recloser

Figure 2.73 shows the SEL-651R-2 factory wiring for current and voltage connections for the Tavrida OSM AI_2 recloser. The current transformers in the recloser are wired like a circuit breaker in that the residual path through control cable Pin 14 is on the nonpolarity side of the current transformer secondaries. This contrasts with the Traditional Retrofit recloser in Figure 2.54. Either wiring is easily accommodated by the wiring on the Z01–Z08 terminals of the SEL-651R-2 relay module.

Notice also that the phase current terminals are labeled I1, I2, I3 (not IA, IB, IC) in Figure 2.73. A-A-B-C designations are given to the current channels with Global setting IPCONN. Current transformer polarity can effectively be changed with the global CTPOL setting, which is helpful for designating forward or reverse power flow and similar things.

The Tavrida OSM AI_2 recloser has built-in capacitive voltage sensors (signified with capacitance C_1 in Figure 2.73) that are connected to the 8 Vac LEA voltage inputs of the SEL-651R-2 via capacitance C_2 (capacitances C_1 and C_2 making an effective voltage divider). See *Factory-Default Settings on page 9.63* for the required potential transformer ratio settings PTRY (for VY-terminal voltage inputs) and PTRZ (for VZ-terminal voltage inputs) that allow the SEL-651R-2 to meter correctly with the capacitive voltage sensors of the Tavrida OSM AI_2 recloser.





Figure 2.73 Current Connections and Polarity From Compatible Rectangular 32-Pin Recloser Primary to SEL-651R-2 Recloser Control Current Inputs (Voltage Connections Also Shown)



① See Figure 7.27

Figure 2.74 Trip/Close and Recloser Status Circuit Connections Between Compatible Rectangular 32-Pin Recloser and SEL-651R-2 Recloser Control

RELAY WORD BIT TCCAP

Relay Word bit TCCAP indicates that the 155 Vdc voltage in Figure 2.74 is present for recloser operations (TCCAP = logical 1). The 155 Vdc voltage comes into the relay module via connector J205 (CAPACITORS), from the trip/close capacitors in the power module (see Figure 2.2, Figure 2.5, Figure 2.7, and Figure 2.9). If there is a problem with this connection or otherwise in the power module, then Relay Word bit TCCAP = logical 0. Relay Word bit TCCAP is used in factory-default close logic settings (see Figure 6.4 and Figure 6.5) and reclose supervision settings (see Table 6.8).

The parallel connections shown between terminals 2, 4, 6, 8, 10, 12, 13, and 14 on the left-hand side of the intermediate terminal block in *Figure 2.73* are realized with hidden busing inside the intermediate terminal block itself. Terminal 14 of the intermediate terminal block is then taken to cabinet ground.

The Tavrida OSM A1_2 recloser operates as a three-phase trip/three-phase close device—it does not have single-phase tripping/closing capability. There is only one trip/close coil (referenced as SC/coil in *Figure 2.74*) for the Tavrida OSM A1_2 recloser: trip for current flow in one direction, close for current flow in the other direction.

In *Figure 2.74*, note that the trip and close FETs in the SEL-651R-2 are stacked on top of one another, between 155 Vdc power and ground, with a tap in the middle. For a given FET stack, both FETs can never be on at the same time or else there would be a direct short between the 155 Vdc power and ground. Interlocking logic prevents both FETs from being on at the same time.

Also, note that there are redundant trip/close circuits connected to SC/coil:

- Three FET stacks (top trip FET/bottom close FET) paralleled to terminals 19 and 20 of the intermediate terminal block in *Figure 2.74*
- Three FET stacks (top close FET/bottom trip FET) paralleled to terminals 17 and 18 of the intermediate terminal block in *Figure 2.74*

Trace one of the trip paths in *Figure 2.74*:

Relay Word Bit RCTR1X (Trip 1; see *Figure 7.27*) turns on the bottom trip FET (ground) connected to terminal J206-3 (then terminal 18 of the intermediate terminal block) and the top trip FET (155 Vdc) connected to terminal J206-9 (then terminal 20 of the intermediate terminal block). This wiring continues through control cable Pin 3 and Pin 1 to SC/coil in the Tavrida OSM A1_2 recloser. The 155 Vdc across SC/coil (top to bottom) causes the current to flow in the indicated trip direction.

Trace one of the close paths in *Figure 2.74*:

Relay Word Bit RCCL1X (Close 1; see *Figure 7.27*) turns on the top close FET (155 Vdc connected to terminal J206-3 (then terminal 18 of the intermediate terminal block) and the bottom close FET (ground) connected to terminal J206-9 (then terminal 20 of the intermediate terminal block). This wiring continues through control cable Pin 3 and Pin 1 to SC/coil in the Tavrida OSM A1_2 recloser. The 155 Vdc across SC/coil (bottom to top) causes the current to flow in the indicated close direction.

The other paralleled trip/close circuits in *Figure 2.74* operate similarly. Relay Word bits RCTR1X, RCTR2X, and RCTR3X all operate the same—their controlling SELOGIC settings (see *Figure 7.27*) are set the same in default settings. Likewise, Relay Word bits RCCL1X, RCCL2X, and RCCL3X all operate the same—their controlling SELOGIC settings (see *Figure 7.27*) are set the same in default settings.

A single 52b contact (AS1) is connected in parallel to inputs IN201, IN202, and IN203 as shown in *Figure 2.74* for recloser status. With the following *Factory-Default Settings* on page 9.63 for the Tavrida OSM A1_2 recloser:

Global setting BKTYP := 1

Group setting ESPB := N

Group settings 52A_A := NOT IN201, 52A_B := NOT IN202, 52A_C := NOT IN203

these three paralleled inputs only provide a three-phase open/three-phase closed status, not a per-pole recloser status (see resultant 52A3P Relay Word bit in *Figure 6.2*). It is irrelevant that IN201 is apparently assigned to an A-phase designation (52A_A := NOT IN201) and likewise IN202 with B-phase (52A_B := NOT IN202) and IN203 with C-phase (52A_C := NOT IN203). Resultant Relay Word bit 52A3P only conveys three-phase open/three-phase closed status, not any single-phase status.

Contacts AS2, AS3, and AS4 are brought to the intermediate terminal block in *Figure 2.74*, but are not connected to the SEL-651R-2.

When the external yellow operating handle on the Tavrida OSM A1_2 recloser is pulled to the lock-open position, the following occurs:

- The Tavrida OSM A1_2 recloser trips open (if not already open).
- The 69 contact in the trip/close circuit (*Figure 2.74*) opens and stays open.

With contact 69 open, there is no way to close the Tavrida recloser until the yellow operating handle is reset again. With the yellow operating handle reset, contact 69 in the trip/close circuit is closed again and the Tavrida recloser can then be closed by the SEL-651R-2.

Yellow Operating Handle Status

Input IN105 in *Figure 2.74* indicates yellow operating handle status:

- IN105 asserted (yellow operating handle in reset position and contact 69 closed in trip/close circuit)
- IN105 deasserted (yellow operating handle in lock-open position and contact 69 open in trip/close circuit)

The OSM Detection Module senses contact 69 position (open or closed) in the trip/close circuit, via the continuity source and detect connections. The OSM Detection Module then controls the assertion/deassertion of input IN105.

The following factory-default settings for the Tavrida OSM A1_2 recloser provide a front-panel display indication of the yellow operating handle status (reset or lock-open), qualified for 150 cycles.

SHO L Command

ESV := 3

SV02PU := 150.00

SV02DO := 150.00

SV02 := IN105 # QUALIFY YELLOW HANDLE OPERATION

SHO F Command

EDP := 4

DP03 := SV02T,"YELLOW HANDLE",RESET,LOCK-OPEN

Disconnected Control Cable Alarm

Input IN105, from *Figure 2.74*, combined with recloser status (Relay Word bit 52A3P) provides a disconnected control cable alarm. If the control cable is disconnected in *Figure 2.74*, then inputs IN105, IN201, IN202, and IN203 are all deasserted, thus indicating the following contradictory condition.

- yellow operating handle in lock-open position (input IN105 deasserted)
- recloser closed (52b inputs IN201, IN202, and IN203 are all deasserted)

If “recloser closed,” then the yellow operating handle must be reset. Pulling the yellow operating handle to lock-open causes the recloser to open and remain open. Thus, the condition “recloser closed” and yellow operating handle “lock-open” is an abnormal/alarm condition and is indicative of a disconnected control cable.

The following factory-default settings for the Tavrida OSM A1_2 recloser provide a front-panel display indication of a disconnected control cable, qualified for 150 cycles.

SH0 L Command

```
ESV := 3
SV03PU := 150.00
SV03DO := 150.00
SV03 := NOT(IN105) AND 52A3P # QUALIFY DISCONNECTED CABLE
```

SH0 F Command

```
EDP := 4
DP04 := SV03T,,,"CABLE DISCONNECTED"
```

Siemens SDR (40-Pin) Reclosers

OPTION FOR ADDITIONAL VY-TERMINAL SIEMENS LEA VOLTAGE INPUTS

Some Siemens 40-pin recloser models have built-in resistive voltage sensors on both bushing sides of the recloser (not just on the one side as shown in *Figure 2.75* and *Figure 2.76*, connected to VZ-terminal Siemens LEA voltage inputs). This requires an SEL-651R-2 with both VY- and VZ-terminal Siemens LEA voltage

Figure 2.75 and *Figure 2.76* show the SEL-651R-2 factory wiring for current connections for Siemens SDR Triple-Single and Siemens SDR Three-Phase 40-pin reclosers, respectively. Note that the phase current terminals are labeled I1, I2, I3 (not IA, IB, IC) in *Figure 2.75* and *Figure 2.76*. A-B-C designations are given to the current channels with Global setting IPCCONN. Current transformer polarity can effectively be changed with the global CTPOL setting, which is helpful for designating forward or reverse power flow and similar things.

The Siemens SDR 40-pin reclosers have optional built-in resistive voltage sensors (signified with resistance R in the recloser tanks in *Figure 2.75* and *Figure 2.76*) that are connected to the VZ-terminal Siemens LEA voltage inputs of the SEL-651R-2 (resistance R in the recloser tank and resistance in the Siemens LEA voltage inputs making an effective voltage divider). See *Table 9.14* and *Figure 9.26* for the required phase angle correction settings and potential transformer ratio settings, respectively, that allow the SEL-651R-2 to meter primary voltage correctly with the resistive voltage sensors of the Siemens SDR 40-pin reclosers.

12-PIN SOCKET FOR LEA VOLTAGE INPUTS ORDERED SEPARATELY

The Siemens Voltage Sensor Cable in Figure 2.75 connects to a 12-pin cable receptacle on the SEL-651R-2 enclosure. This 12-pin socket (which includes the wiring that connects to Siemens LEA voltage inputs of the SEL-651R-2 control module) must be ordered from SEL separately; it does not come standard with an SEL-651R-2 configured for a Siemens recloser.




Figure 2.75 Current Connections and Polarity From Compatible 40-Pin Recloser Primary to SEL-651R-2 Recloser Control Current Inputs

12-PIN SOCKET FOR LEA VOLTAGE INPUTS ORDERED SEPARATELY

The Siemens Voltage Sensor Cable in Figure 2.76 connects to a 12-pin cable receptacle on the SEL-651R-2 enclosure. This 12-pin socket (which includes the wiring that connects to Siemens LEA voltage inputs of the SEL-651R-2 control module) must be ordered from SEL separately; it does not come standard with an SEL-651R-2 configured for a Siemens recloser.




Figure 2.76 Current Connections and Polarity From Compatible 40-Pin Recloser Primary to SEL-651R-2 Recloser Control Current Inputs

The Siemens SDR Triple-Single recloser in *Figure 2.77* has single-phase tripping/closing capability, while the Siemens SDR Three-Phase recloser in *Figure 2.78* does not. Thus, the Siemens SDR Triple-Single recloser in *Figure 2.77* has the additional complexity of per-phase tripping/closing and per-phase recloser status via the “CLOSE, S2 (52a)” contacts. The “OPEN, S1 (52b)” contacts in *Figure 2.77* are not used by the SEL-651R-2.

The operation of any individual lockout handle on the Siemens SDR Triple-Single recloser results in the opening/lockout of that phase (if not already open) and the assertion of the corresponding “LOCKOUT, S3 (69)” contact in *Figure 2.77* and the subsequent assertion of input IN204 in the SEL-651R-2.


The operation of the yellow lockout handle on the Siemens SDR Three-Phase recloser results in the opening/lockout of all three phases (if not already open) and the assertion of the “LOCKOUT, S3 (69)” contact in *Figure 2.78* and the subsequent assertion of input IN204 in the SEL-651R-2.

Input IN204 can be used in SELOGIC control equation settings to functionally keep the SEL-651R-2 in lockout (settings 79DTL__), block the issuing of a close (settings ULCL__), or (in the case of the Siemens SDR Triple-Single recloser) trip the other phases (settings TR__; see *Figure 5.2*).

In *Figure 2.77* and *Figure 2.78*, note that the trip and close FETs in the SEL-651R-2 are stacked on top of one another, between 155 Vdc power and ground, with a tap in the middle. For a given FET stack, both FETs can never be on at the same time or else there would be a direct short between the 155 Vdc power and ground. Interlocking logic prevents both FETs from being on at the same time.

RELAY WORD BIT TCCAP

Relay Word bit TCCAP indicates that the 155 Vdc voltage in *Figure 2.77* and *Figure 2.78* is present for recloser operations (TCCAP = logical 1). The 155 Vdc voltage comes into the relay module via connector J205 (CAPACITORS), from the trip/close capacitors in the power module (see *Figure 2.2*, *Figure 2.5*, *Figure 2.7*, and *Figure 2.9*). If there is a problem with this connection or otherwise in the power module, then Relay Word bit TCCAP = logical 0. Relay Word bit TCCAP is used in factory-default close logic settings (see *Figure 6.4* and *Figure 6.5*) and reclose supervision settings (see *Table 6.8*).



① See Figure 7.27

Figure 2.77 Trip/Close, Recloser Pole Status, and Lockout Handle Status Circuit Connections Between Compatible 40-Pin Recloser and SEL-651R-2 Recloser Control

Recloser Interface Connection Details (Control Cable Interface)




Figure 2.78 Trip/Close, Recloser Status, and Lockout Handle Status Circuit Connections Between Compatible 40-Pin Recloser and SEL-651R-2 Recloser Control

Trace one of the trip paths in *Figure 2.77*:

Relay Word Bit RCTR1X (Trip 1; see *Figure 7.27*) turns on the bottom trip FET (ground) connected to terminal J206-3 and the top trip FET (155 Vdc) connected to terminal J206-9. This wiring continues through control cable pins A10/(1)C9 and A9/(1)A9 to Coil 1 in the Siemens SDR Triple-Single recloser. The 155 Vdc across Coil 1 (bottom to top) causes the current to flow in the indicated trip direction.

Trace one of the close paths in *Figure 2.77*:

Relay Word Bit RCCL1X (Close 1; see *Figure 7.27*) turns on the top close FET (155 Vdc) connected to terminal J206-3 and the bottom close FET (ground) connected to terminal J206-9. This wiring continues

through control cable pins A10/(1)C9 and A9/(1)A9 to Coil 1 in the Siemens SDR Triple-Single recloser. The 155 Vdc across Coil 1 (top to bottom) causes the current to flow in the indicated close direction.

The other trip/close circuits in *Figure 2.77* and *Figure 2.78* operate similarly.

Figure 2.79 and *Figure 2.80* show the routing of 120 Vac power through the 40-pin control cable to heaters in the Siemens SDR reclosers.




Figure 2.79 120 Vac Power Circuit Connections Between SEL-651R-2 Recloser Control and Compatible 40-Pin Recloser




Figure 2.80 120 Vac Power Circuit Connections Between SEL-651R-2 Recloser Control and Compatible 40-Pin Recloser

Multi-Recloser Interface (42-Pin)

An SEL-651R-2 Recloser Control ordered with the Multi-Recloser Interface is compatible with the following reclosers:

Single-phase trip/close capable:

- G&W Viper-ST, 32-pin and 42-pin
- G&W Viper-LT, 32-pin and 42-pin
- ABB Elastimold MVR
- Tavrida OSM AI_4
- ABB GridShield, 32-pin and 42-pin
- Eaton NOVA NX-T, 37-pin
- Eaton NOVA NX-STS, 37-pin
- Siemens SDR Triple-Single

Three-phase trip/close only:

- Siemens SDR Three-Phase
- Romagnole iGrid

The interface uses a 42-pin control cable receptacle (see *Figure 2.16*, *Figure 2.25*, and *Figure 2.35*).

GLOBAL SETTING RECL_CFG

Global setting RECL_CFG is only available if the SEL-651R-2 Recloser Control is configured with a Multi-Recloser Interface. Otherwise, it is hidden and unused.

UNHIDE THE HIDDEN SETTINGS

This is used to implement unique schemes such as configuring a recloser simulator function. See Unhiding Hidden Settings for Multi-Recloser Interface on page 2.100

The Multi-Recloser Interface makes the following settings and Relay Word bit additions:

- Global setting RECL_CFG and associated Relay Word bits A1_CFG, A2_CFG, A3_CFG, A4_CFG, A5_CFG, A6_CFG, A7_CFG, and A_X (see *Table 2.6* and *Table 2.11*)
- Automatically sets Global setting BKTYP based on Global setting RECL_CFG [and hides the setting; see *Table 2.4* and *Breaker/Recloser Type Setting (BKTYP) and Enable Single-Phase Breaker Setting (ESPB) on page 9.30*]
- Relay Word bit 69_YH for 69 contacts operated by the yellow operating handles (see *Table 2.7*, *Figure 2.88*, *Figure 2.89*, *Figure 2.90*, and *69_YH Relay Word Bit for Multi-Recloser Interface Triple-Single Reclosers on page 5.5*)

Table 2.4 Breaker Type Settings Automatically Made by the Multi-Recloser Interface Recloser

Set Global Setting RECL_CFG :=	Global Setting := BKTYP
A1 or A1X	1
A2 or A2X	1
A3 or A3X	1
A4 or A4X	3
A5 or A5X	1
A6 or A6X	3
A7 or A7X	3

Global setting RECL_CFG := A1, A2, A3, A4, A5, A6, or A7 causes the SELOGIC settings in *Table 2.5* to be automatically set and hidden.

Global setting RECL_CFG := A1X, A2X, A3X, A4X, A5X, A6X, or A7X causes the SELOGIC settings in *Table 2.5* to only be unhidden (like regular SELOGIC settings). See *Unhiding Hidden Settings for Multi-Recloser Interface* on page 2.100 for more information.

Table 2.5 SELOGIC Settings That Can Be Automatically Set for the Multi-Recloser Interface

Description	SELLOGIC Settings	Automatic Settings Values for SELLOGIC Settings	Global Settings Controlling Automatic Settings Values
Breaker monitor initiate (global setting; <i>Figure 8.9</i>)	BKMONA, BKMONB, and BKMONC (or BKMON3P for three-phase reclosers)	<i>Table 9.15</i>	RECL_CFG IPCONN
Breaker/pole status (52A; group setting; <i>Figure 6.2</i>)	52A_A, 52A_B, and 52A_C (or 52A_3P for three-phase reclosers)	<i>Table 2.8</i> and <i>Table 2.9</i>	RECL_CFG IPCONN
Trip output (group setting; <i>Figure 7.27</i>)	RCTR1, RCTR2, and RCTR3	<i>Table 9.19</i>	RECL_CFG IPCONN
Close output (group setting; <i>Figure 7.27</i>)	RCCL1, RCCL2, and RCCL3	<i>Table 9.20</i>	RECL_CFG IPCONN

Table 2.6 and *Table 2.7* show the correlation of setting RECL_CFG to various reclosers that use the Multi-Recloser Interface.

Table 2.6 Required Global Setting RECL_CFG and Corresponding Relay Word Bits and Recloser Configurations for the Multi-Recloser Interface

Recloser	Set Global Setting RECL_CFG :=	Resultant Relay Word Bit Logic State ^a	Source-Side Voltage Inputs ^b	Load-Side Voltage Inputs ^b	Adapter Cable Required?
G&W Viper-ST, 32-pin and Viper-LT, 32-pin	A1 or A1X	A1_CFG = 1	V1Z, V2Z, V3Z	V1Y, V2Y, V3Y	Yes (32-pin to 42-pin)
G&W Viper-ST, 42-pin and Viper-LT, 42-pin	A1 or A1X	A1_CFG = 1	V1Z, V2Z, V3Z	V1Y, V2Y, V3Y	No
ABB Elastimold MVR	A1 or A1X	A1_CFG = 1	V1Z, V2Z, V3Z	V1Y, V2Y, V3Y	Yes (32-pin to 42-pin)
ABB GridShield, 32-pin	A1 or A1X	A1_CFG = 1	V1Z, V2Z, V3Z	V1Y, V2Y, V3Y	Yes (32-pin to 42-pin)
ABB GridShield, 42-pin	A1 or A1X	A1_CFG = 1	V1Z, V2Z, V3Z	V1Y, V2Y, V3Y	No
Tavrida OSM A1_4	A2 or A2X	A2_CFG = 1	V1Y, V2Y, V3Y	V1Z, V2Z, V3Z	No
Eaton NOVA NX-T and Eaton NOVA NX-STS	A3 or A3X	A3_CFG = 1	V1Y, V2Y, V3Y	V1Z, V2Z, V3Z	Yes (37-pin to 42-pin)
Siemens SDR Three-Phase	A4 or A4X	A4_CFG = 1	V1Z, V2Z, V3Z	V1Y, V2Y, V3Y	No
Siemens SDR Triple-Single	A5 or A5X	A5_CFG = 1	V1Z, V2Z, V3Z	V1Y, V2Y, V3Y	No
Romagnole iGrid (15 kV and 27 kV models)	A6 or A6X	A6_CFG = 1	V1Z, V2Z, V3Z	V1Y, V2Y, V3Y	Yes (37-pin to 42-pin)
Romagnole iGrid (38 kV models)	A7 or A7X	A7_CFG = 1	V1Z, V2Z, V3Z	V1Y, V2Y, V3Y	Yes (37-pin to 42-pin)

^a For a given RECL_CFG setting, Relay Word bits An_CFG (where n = 1-7) not shown are at logical 0. See also *Table 2.11*.

^b These are the nominal source and load sides, per recloser current transformer polarity convention (see *Figure 2.81*, *Figure 2.82*, *Figure 2.83*, and *Figure 2.84*).

Recloser Interface Connection Details (Control Cable Interface)**Table 2.7 Breaker Auxiliary Contacts, Yellow Operating Handles, and Corresponding 69 Contacts for the Multi-Recloser Interface**

Recloser	Set Global Setting RECL_CFG :=	Monitored Per-Phase Breaker Auxiliary Contacts (Figure 2.88, Figure 2.89, and Figure 2.90) ^a	Yellow Operating Handle in Lock-Open Position	
			Monitored 69 Contacts Status (Figure 2.88, Figure 2.89, and Figure 2.90) ^b	69 Contacts Status in Trip/Close Circuit (Figure 2.85, Figure 2.86, and Figure 2.87) ^c
G&W Viper-ST, 32-pin and Viper-LT, 32-pin	A1 or A1X	52a1, 52a2, 52a3	Closed	Open
G&W Viper-ST, 42-pin and Viper-LT, 42-pin	A1 or A1X	52a1, 52a2, 52a3	Closed	Open
ABB Elastimold MVR	A1 or A1X	52a1, 52a2, 52a3	Closed	Open
ABB GridShield, 32-pin	A1 or A1X	52a1, 52a2, 52a3	Closed	Open
ABB GridShield, 42-pin	A1 or A1X	52a1, 52a2, 52a3	Closed	Open
Tavrida OSM Al_4	A2 or A2X	52b1, 52b2, 52b3	Open	Open
Eaton NOVA NX-T and Eaton NOVA NX-STS	A3 or A3X	52a1, 52a2, 52a3	Closed	Open
Siemens SDR Three-Phase	A4 or A4X	52a	Closed	Open
Siemens SDR Triple-Single	A5 or A5X	52a1, 52a2, 52a3	Closed	Open
Romagnole iGrid (15 kV and 27 kV models)	A6 or A6X	52a	Open	Not Applicable ^d
Romagnole iGrid (38 kV models)	A7 or A7X	52a	Open	Not Applicable ^d

^a A recloser might have both 52a and 52b breaker auxiliary contacts available - the above listed breaker auxiliary contacts are those monitored for determining recloser pole status (see Table 2.8 and Table 2.9).

^b A recloser might have 69b (monitored contact is closed when yellow handle is in its lock-open position) or 69a (monitored contact is open when yellow handle is in its lock-open position) contacts.

^c The 69 contacts in the trip/close circuits in each recloser pole (see Figure 2.85 and Figure 2.86) are not directly monitored, but provide the actual safety feature of disabling recloser operation (by open circuiting the trip/close circuit) when the corresponding yellow operating handle is pulled to the lock-open position. See 69_YH Relay Word Bit for Multi-Recloser Interface Triple-Single Reclosers on page 5.5 for more information.

^d A 69 contact is not present within the trip/close circuits.

Table 2.8 Breaker/Pole Status (52A) Settings for the Multi-Recloser Interface for Reclosers Using Global Setting BKTYP := 1

Global Setting	Breaker/Pole Status (52A) Settings Automatically Set According to Global Settings RECL_CFG and IPCONN					
IPCONN :=	52A_A :=		52A_B :=		52A_C :=	
	(RECL_CFG := A1, A3, or A5)	(RECL_CFG := A2)	(RECL_CFG := A1, A3, or A5)	(RECL_CFG := A2)	(RECL_CFG := A1, A3, or A5)	(RECL_CFG := A2)
ABC	IN105	NOT IN201	IN106	NOT IN202	IN107	NOT IN203
ACB	IN105	NOT IN201	IN107	NOT IN203	IN106	NOT IN202
BAC	IN106	NOT IN202	IN105	NOT IN201	IN107	NOT IN203
BCA	IN107	NOT IN203	IN105	NOT IN201	IN106	NOT IN202
CAB	IN106	NOT IN202	IN107	NOT IN203	IN105	NOT IN201
CBA	IN107	NOT IN203	IN106	NOT IN202	IN105	NOT IN201

OTHER AUTOMATIC SETTINGS FOR MULTI-RECLOSER INTERFACE

See the table references in Table 2.5.

Notice in *Table 2.8* that breaker/pole status (52A) settings effectively switch between monitoring 52a or 52b contacts (see *Figure 2.88*), depending on setting RECL_CFG (see *Table 2.7*). In *Table 2.8*, 52b contact logic is inverted to effective 52a contact logic (e.g., 52A_A := NOT IN201 for RECL_CFG := A2 and IPCONN := ABC).

Table 2.9 Breaker/Pole Status (52A) Settings for the Multi-Recloser Interface for Reclosers Using Global Setting BKTYP := 3

Breaker/Pole Status (52A) Setting Automatically Set According to Global Setting RECL_CFG	
Global Setting RECL_CFG :=	Group Setting 52A3P :=
A4	IN105
A6	IN105
A7	IN105

Changing Global Setting RECL_CFG Changes the CTPOL Setting and the PTRY and PTRZ Settings for 8 Vac LEA Voltage Inputs

RE-EVALUATE PROTECTION SETTINGS AFTER CHANGING GLOBAL SETTING RECL_CFG

The adjacent discussion concerns potential transformer ratio and current transformer polarity settings automatically changing for particular circumstances when Global setting RECL_CFG is changed via the command line available with SEL ASCII protocol. When a Multi-Recloser Interface SEL-651R-2 is changed to a different recloser, Global setting RECL_CFG could very well change (see *Table 2.6*). After such a setting change, protection-related settings (e.g., PT ratios, CT ratios, CT polarity, overcurrent, and voltage element pickups) should especially be re-evaluated.

When a Multi-Recloser Interface SEL-651R-2 is changed to a different recloser, Global setting RECL_CFG could very well change (see *Table 2.6*). If Global setting RECL_CFG changes to A1, A2, A3, A4, A5, A6, or A7, the following occur:

- The CTPOL setting automatically changes (see *Table 2.10*) if Global setting RECL_CFG is changed using the command line interface. You can change the CTPOL setting after the automatic change, if desired. If you are using QuickSet, the CTPOL setting must be re-evaluated. Default value can be set by using *Entering Settings on page 3.14*.
- If there are 8 Vac LEA voltage inputs on the SEL-651R-2 and if Global setting RECL_CFG is changed, the corresponding PT ratio settings (PTRY and/or PTRZ) will change automatically if you are using the command line interface. You can change these ratio settings after the automatic change if desired. See *Factory-Default Settings on page 9.63* for the required PT ratio settings PTRY (for VY-terminal voltage inputs) and PTRZ (for Z-terminal voltage inputs) that allow the SEL-651R-2 to meter correctly with connection to these LEA voltage sensors. *Potential Transformer (PT) Ratios (Group Settings) on page 9.42* explains how such settings are derived. If you are using QuickSet, the PT ratio settings (PTRY and/or PTRZ) must be re-evaluated. Default values can be set by using *Entering Settings on page 3.14*.

Table 2.10 Default Global Setting CTPOL (Sheet 1 of 2)

Global Setting RECL_CFG :=	Default Global Setting CTPOL :=
A1	POS
A2	POS
A3	NEG
A4	POS
A5	POS

Recloser Interface Connection Details (Control Cable Interface)**Table 2.10 Default Global Setting CTPOL (Sheet 2 of 2)**

Global Setting RECL_CFG :=	Default Global Setting CTPOL :=
A6	NEG
A7	NEG

Unhiding Hidden Settings for Multi-Recloser Interface**SETTING BKTYT NOT UNHIDDEN**

Setting RECL_CFG := A1X, A2X, A3X, A4X, A5X, A6X, or A7X unhides the SELOGIC settings listed in Table 2.5 but does not unhide global setting BKTYT. It remains forced and hidden. See Breaker/Recloser Type Setting (BKTYT) and Enable Single-Phase Breaker Setting (ESPB) on page 9.30 and Table 2.4.

Table 2.11 expands on Relay Word bit information from Table 2.6 for settings options A1X, A2X, A3X, A4X, A5X, A6X, and A7X for global setting RECL_CFG.

Table 2.11 Relay Word Bit Correspondence to Global Setting RECL_CFG

Set Global Setting RECL_CFG :=	Resultant Relay Word Bit Logic States^a
A1	A1_CFG = 1
A2	A2_CFG = 1
A3	A3_CFG = 1
A4	A4_CFG = 1
A5	A5_CFG = 1
A6	A6_CFG = 1
A7	A7_CFG = 1
A1X	A1_CFG = 1 A_X = 1
A2X	A2_CFG = 1 A_X = 1
A3X	A3_CFG = 1 A_X = 1
A4X	A4_CFG = 1 A_X = 1
A5X	A5_CFG = 1 A_X = 1
A6X	A6_CFG = 1 A_X = 1
A7X	A7_CFG = 1 A_X = 1

^a For a given RECL_CFG setting, Relay Word bits An_CFG (where n = 1-7) and A_X not shown are at logical 0.

NON-USER-SETTABLE TRIP/CLOSE PARAMETERS

Non-user-settable trip/close parameters are influenced by setting RECL_CFG. See Trip/Close Interlocking Logic Detail Concerning Global Setting RECL_CFG on page 2.104.

Setting RECL_CFG := A1, A2, A3, A4, A5, A6, or A7 causes the SELOGIC settings in Table 2.5 to be automatically set and hidden. This is convenient, but precludes implementing unique schemes such as:

- A recloser simulator (using settings 52A_A, 52A_B, 52A_C, or 52A3P), in lieu of connecting to an actual recloser or external recloser simulator
- Operating a recloser installation in a switch mode, where no fault-based tripping occurs (by manipulating settings RCTR1, RCTR2, and RCTR3), but involved phase and target information still generates for faults

Setting RECL_CFG := A1X, A2X, A3X, A4X, A5X, A6X, or A7X causes the SELOGIC settings in *Table 2.5* to only be unhidden (like regular SELOGIC settings). These SELOGIC settings can then be changed to create unique schemes (e.g., 52A_A := SV32T and RCTR1 := SV35). The following section gives examples of unhiding and subsequent settings changes.

Changing Settings in the Unhidden Mode

Table 2.5 lists the settings that are either all:

- Automatically set and hidden (RECL_CFG := A1, A2, A3, A4, A5, A6, or A7)
- Not automatically set, but unhidden (RECL_CFG := A1X, A2X, A3X, A4X, A5X, A6X, or A7X)

Unhiding Hidden Settings for Multi-Recloser Interface presents two brief scenarios where it would be useful to unhide certain settings:

- Unhide 52A_A, 52A_B, and 52A_C (or 52A_3P when applicable) settings to realize a recloser simulator
- Unhide settings RCTR1, RCTR2, and RCTR3 to operate the recloser installation in a switch mode

In either of these scenarios, it is likely that the following SELOGIC settings listed in *Table 2.5* would remain unchanged from their previous values (when they were hidden and set automatically):

- BKMONA, BKMONB, and BKMONC (or BKMON3P when applicable)
- RCCL1, RCCL2, and RCCL3

Note in *Table 2.5* that the automatic settings values of the listed SELOGIC settings are controlled by global setting IPCCONN, with global setting RECL_CFG having additional control over 52A_A, 52A_B, and 52A_C (or 52A_3P when applicable) settings (see the table references in *Table 2.5* for more details). Thus, to take advantage of settings that were made automatically, make sure that settings RECL_CFG and IPCCONN are set correctly (and saved) **before** unhiding settings.

For example, start with factory-default global settings RECL_CFG := A1 and IPCCONN := ABC (left column of *Table 2.12*). The SELOGIC settings listed in *Table 2.5* are automatically set and hidden.

Continuing with this example, if the recloser to be interfaced with corresponds to setting RECL_CFG := A2 (see *Table 2.6*) and the recloser is connected to the primary power system such that setting IPCCONN needs to be set as IPCCONN := CBA, then do the following:

1. Make settings RECL_CFG := A2 and IPCCONN := CBA and save them (*Table 2.5* settings automatically set and hidden; right column of *Table 2.12*)
2. Make setting RECL_CFG := A2X and save it (*Table 2.5* settings are now unhidden, retaining the automatic settings that were made in the previous step; left column of *Table 2.13*)
3. Adjust particular unhidden settings (e.g., previously discussed 52A and RCTR settings; right column of *Table 2.13*), while leaving other unhidden settings untouched (e.g., previously discussed BKMON and RCCL settings)

Recloser Interface Connection Details (Control Cable Interface)

Notice that when setting RECL_CFG is changed from A2 to A2X in this example (right column of *Table 2.12* to left column of *Table 2.13*), setting IPConn is unchanged. Setting IPConn was previously changed (from ABC to CBA) when setting RECL_CFG was changed from A1 to A2 (still in the hidden mode; *Table 2.12*). **This is an important detail**, because changing setting RECL_CFG from A2 to A2X only unhides the *Table 2.5* settings; it does NOT force any automatic changes in these settings. Settings changes are forced automatically on the *Table 2.5* settings only when RECL_CFG := A1, A2, A3, A4, A5, A6, or A7.

Table 2.12 Example Changes in RECL_CFG and IPConn Settings (Starting in Hidden Mode)

SELogic Settings in Table 2.5	Automatic Settings Values for Hidden SELogic Settings (Factory-Default Settings RECL_CFG := A1 and IPConn := ABC)	Automatic Settings Values for Hidden SELogic Settings (Changed Settings RECL_CFG := A2 and IPConn := CBA)
BKMONA	RCTR3X	RCTR3X
BKMONC	RCTR2X	RCTR2X
BKMONC	RCTR3X	RCTR1X
52A_A	IN105	NOT IN203
52A_B	IN106	NOT IN202
52A_C	IN107	NOT IN201
RCTR1	TRIPA OR TRIP3P	TRIPC OR TRIP3P
RCTR2	TRIPB OR TRIP3P	TRIPB OR TRIP3P
RCTR3	TRIPC OR TRIP3P	TRIPA OR TRIP3P
RCCL1	CLOSEA OR CLOSE3P	CLOSEC OR CLOSE3P
RCCL2	CLOSEB OR CLOSE3P	CLOSEB OR CLOSE3P
RCCL3	CLOSEC OR CLOSE3P	CLOSEA OR CLOSE3P

Table 2.13 Example Change in RECL_CFG Setting (Changing From Hidden to Unhidden Mode)

SELogic settings in Table 2.5	Retained Settings Values for Now Unhidden SELogic Settings (Changed Setting RECL_CFG := A2X; IPConn := CBA Remains Unchanged)	Changing Some of the Now Unhidden SELogic Settings (RECL_CFG := A2X and IPConn := CBA Remain Unchanged)
BKMONA	RCTR3X	RCTR3X
BKMONC	RCTR2X	RCTR2X
BKMONC	RCTR1X	RCTR1X
52A_A	NOT IN203	SV32T
52A_B	NOT IN202	SV33T
52A_C	NOT IN201	SV34T
RCTR1	TRIPC OR TRIP3P	SV35
RCTR2	TRIPB OR TRIP3P	SV35
RCTR3	TRIPA OR TRIP3P	SV35
RCCL1	CLOSEC OR CLOSE3P	CLOSEC OR CLOSE3P
RCCL2	CLOSEB OR CLOSE3P	CLOSEB OR CLOSE3P
RCCL3	CLOSEA OR CLOSE3P	CLOSEA OR CLOSE3P

The unhidden 52A and RCTR settings that are changed in *Table 2.13* (right column) are detailed as follows, presuming that both recloser simulator and switch mode operation are desired. This is just an example approach to configuring such schemes.

To realize a recloser simulator (internal to the control), configure latches LT26, LT27, and LT28 to emulate recloser pole operation (see *Figure 7.7* and *Figure 7.27*). Note the effective “IPCONN := CBA” arrangement of the following settings, like the BKMON settings in *Table 2.13*:

- SET26 := RCCL3X; RST26 := RCTR3X
- SET27 := RCCL2X; RST27 := RCTR2X
- SET28 := RCCL1X; RST28 := RCTR1X

Run latches through timers with some pickup/dropout (e.g., 2 cycles) to simulate the physical latency of a recloser (see *Figure 7.4*):

- SV32PU := 2; SV32DO := 2; SV32 := LT26
- SV33PU := 2; SV33DO := 2; SV33 := LT27
- SV34PU := 2; SV34DO := 2; SV34 := LT28

Set per-pole 52A settings with timer outputs (see *Figure 6.2*):

- 52A_A := SV32T
- 52A_B := SV33T
- 52A_C := SV34T

To realize switch mode operation (no fault-based tripping, but still have involved phase and target information generate for closed-switch/through-fault conditions), do the following:

- Change the SELOGIC trip settings shown in *Figure 5.1*
- Remove the trip logic outputs shown in *Figure 5.1* (Relay Word bits TRIP3P, TRIPA, TRIPB, and TRIPC) from *Figure 7.27* trip mapping settings RCTR1, RCTR2, and RCTR3 (and configure these settings directly for other than fault-based tripping, as discussed in the following text)

Make the following changes to the SELOGIC trip settings shown in *Figure 5.1*:

- TR3P := set to some overcurrent element(s) to detect closed-switch/through-fault conditions if involved phase and target information should still be generated (see *Front-Panel Target LEDs on page 5.13*)
- TR3X := 0

Take default logic from SELOGIC trip settings TR3P and TR3X (multi-recloser interface) in *Figure 5.2* and insert it directly in the SV35 intermediate logic step to achieve other than fault-based tripping:

- Front-panel pushbutton tripping (PB12_PUL)
- Communication port tripping (OC3)
- Yellow operating handle tripping [R_TRIG SV02T AND (A1_CFG OR A3_CFG OR A5_CFG)]

Intermediate logic step (see *Figure 7.4*):

$SV35 := PB12_PUL \text{ OR } OC3 \text{ OR } R_TRIG \text{ SV02T AND (A1_CFG OR A3_CFG OR A5_CFG)}$

Set per-pole trip mapping settings directly for other than fault-based tripping (see *Figure 7.27*):

- RCTR1 := SV35
- RCTR2 := SV35
- RCTR3 := SV35

Trip/Close Interlocking Logic Detail Concerning Global Setting RECL_CFG

Even though RECL_CFG settings options A1X, A2X, A3X, A4X, A5X, A6X, and A7X do NOT force automatic changes on any settings, they still cause certain non-user-settable trip/close parameters to be set in the Interlocking Logic at the top of *Figure 7.27*. The respective settings options A1, A2, and A3 also cause these parameters to be set.

For example, the following settings options both cause these non-user-settable trip/close parameters to be set the same in the Interlocking Logic at the top of *Figure 7.27* for the associated reclosers (see *Table 2.6*):

- RECL_CFG := A1
- RECL_CFG := A1X

In a similar manner, changing RECL_CFG setting between An to AnX (where $n = 2-7$) causes non-user-settable trip/close parameters to be set according to the compatible recloser requirements.

The need for different non-user-settable trip/close parameters (in the Interlocking Logic at the top of *Figure 7.27*) is due to the different trip and close pulse duration time requirements for different reclosers (see Trip and Close Outputs in *Specifications on page 1.9*).

Multi-Recloser Interface Hardware Details




Figure 2.81 Current Connections and Polarity for the Multi-Recloser Interface (Global Setting RECL_CFG := A1, A1X, A4, A4X, A5, or A5X; Optional Voltage Connections Also Shown)

Recloser Interface Connection Details (Control Cable Interface)




Figure 2.82 Current Connections and Polarity for the Multi-Recloser Interface (Global Setting RECL_CFG := A2 or A2X; Optional Voltage Connections Also Shown)




Figure 2.83 Current Connections and Polarity for the Multi-Recloser Interface (Global Setting RECL_CFG := A3 or A3X; Optional Voltage Connections Also Shown)

Recloser Interface Connection Details (Control Cable Interface)




Figure 2.84 Current Connections and Polarity for the Multi-Recloser Interface (Global Setting RECL_CFG := A6, A6X, A7, or A7X; Optional Voltage Connections Also Shown)

SHIELDED CABLES

Shielded cables for LEA voltage inputs (see Figure 2.81 through Figure 2.84) come preinstalled on newer Multi-Recloser installations, with the shields effectively connected to ground at the bottom of the enclosure.

In *Figure 2.81*, *Figure 2.82*, *Figure 2.83*, and *Figure 2.84*, notice that the phase current terminals are labeled I1, I2, and I3 (not IA, IB, and IC). A-B-C designations are given to the current channels with Global setting IPCONN. Current transformer polarity can effectively be changed with the Global CTPOL setting, which is helpful for designating such characteristics as forward or reverse power flow.

Figure 2.85 shows the SEL-651R-2 factory wiring for trip/close for the Multi-Recloser Interface for Triple-Single Reclosers (**GLOBAL SETTING RECL_CFG := A1, A1X, A2, A2X, A3 A3X, A5, and A5X**). Each pole of the recloser has its own trip/close coil, trip for current flow in one direction, close for current flow in the other direction. This facilitates single-phase tripping/reclosing, although the SEL-651R-2 factory settings have the recloser operating in a three-phase trip/close mode setting (ESPB := N).

Note that the trip and close FETs in the SEL-651R-2 are stacked one atop another, between 155 Vdc power and ground, with a tap in the middle. For a given FET stack, both FETs can never be on at the same time or else there would be a direct short between the 155 Vdc power and ground. Interlocking logic prevents both FETs from being on at the same time.

RELAY WORD BIT TCCAP

Relay Word bit TCCAP indicates that the 155 Vdc voltage in *Figure 2.85* is present for recloser operations (TCCAP = logical 1). The 155 Vdc voltage comes into the relay module via connector J205 (CAPACITORS), from the trip/close capacitors in the power module (see *Figure 2.2*, *Figure 2.5*, *Figure 2.7*, and *Figure 2.9*). If there is a problem with this connection or otherwise in the power module, then Relay Word bit TCCAP = logical 0. Relay Word bit TCCAP is used in factory-default close logic settings (see *Figure 6.4* and *Figure 6.5*) and reclose supervision settings (see *Table 6.8*).


Trace the trip path for Coil 1 in *Figure 2.85*:

Relay Word Bit RCTR1X (Trip 1; see *Figure 7.27*) turns on the bottom FET (ground) connected to terminal J206-3 and the top FET (155 Vdc) connected to terminal J206-9. This wiring goes through control cable Pins 2 and 3 to Coil 1. The 155 Vdc across Coil 1 (bottom to top) causes the current to flow in the indicated direction (Trip 1).

Trace the close path for Coil 1 in *Figure 2.85*:

Relay Word Bit RCCL1X (Close 1; see *Figure 7.27*) turns on the top FET (155 Vdc) connected to terminal J206-3 and the bottom FET (ground) connected to terminal J206-9. This wiring goes through control cable Pins 2 and 3 to Coil 1. The 155 Vdc across Coil 1 (top to bottom) causes the current to flow in the indicated direction (Close 1).

The other trip/close circuits in *Figure 2.85* operate similarly.

Recloser Interface Connection Details (Control Cable Interface)

① See Figure 7.27.

② See footnote "c" accompanying Table 2.7.

Figure 2.85 Trip/Close Circuit Connections for the Multi-Recloser Interface With Triple-Single Reclosers (Global Setting RECL_CFG := A1, A1X, A2, A2X, A3 A3X, A5, and A5X)

RELAY WORD BIT TCCAP

Relay Word bit TCCAP indicates that the 155 Vdc voltage in Figure 2.86 is present for recloser operations (TCCAP = logical 1). The 155 Vdc voltage comes into the relay module via connector J205 (CAPACITORS), from the trip/close capacitors in the power module (see Figure 2.2, Figure 2.5, Figure 2.7, and Figure 2.9). If there is a problem with this connection or otherwise in the power module, then Relay Word bit TCCAP = logical 0. Relay Word bit TCCAP is used in factory-default close logic settings (see Figure 6.4 and Figure 6.5) and reclose supervision settings (see Table 6.8).

Figure 2.86 shows the SEL-651R-2 factory wiring for trip/close for the Multi-Recloser Interface with three-phase reclosers (Global setting RECL_CFG := A4 or A4X). A single trip/close coil is used to operate all three phases, a trip for current flow in one direction, and a close for current flow in the other direction.


Note that the trip and close FETs in the SEL-651R-2 are stacked one atop another between 155 Vdc power and ground with a tap in the middle. Only the FET stack labeled as control signals Close 1 and Trip 1 (associated with Relay Word bits RCCL1X and RCTRIX) is used. Both FETs can never be on at the same time or else there would be a direct short between the 155 Vdc power and ground source. Interlocking logic prevents both FETs from being on at the same time.

Trace the trip path for the trip/close coil in *Figure 2.86*:

Relay Word bit RCTR1X (Trip 1; see *Figure 7.27*) turns on the bottom FET (ground) connected to Terminal J206-3 and the top FET (155 Vdc) connected to Terminal J206-9. This wiring goes through control cable Pins 2 and 3 to the coil. The 155 Vdc across the coil (bottom to top) causes the current to flow in the indicated direction (trip).

Trace the close path for the trip/close coil in *Figure 2.86*:

Relay Word bit RCCL1X (Close 1; see *Figure 7.27*) turns on the top FET (155 Vdc) connected to Terminal J206-3 and the bottom FET (ground) connected to Terminal J206-9. This wiring goes through control cable Pins 2 and 3 to the coil. The 155 Vdc across the coil (top to bottom) causes the current to flow in the indicated direction (close).

Recloser Interface Connection Details (Control Cable Interface)

① See Figure 7.27.

② See footnote "c" accompanying Table 2.7.

Figure 2.86 Trip/Close Circuit Connections for the Multi-Recloser Interface With Most Three-Phase Gang-Operated Reclosers (Global Setting RECL_CFG := A4 and A4X)

RELAY WORD BIT TCCAP

Relay Word bit TCCAP indicates that the 155 Vdc voltage in Figure 2.87 is present for recloser operations (TCCAP = logical 1). The 155 Vdc voltage comes into the relay module via connector J205 (CAPACITORS), from the trip/close capacitors in the power module (see Figure 2.2, Figure 2.5, Figure 2.7, and Figure 2.9). If there is a problem with this connection or otherwise in the power module, then Relay Word bit TCCAP = logical 0. Relay Word bit TCCAP is used in factory-default close logic settings (see Figure 6.4 and Figure 6.5) and reclose supervision settings (see Table 6.8).

Figure 2.87 shows the SEL-651R-2 factory wiring for trip/close for the Multi-Recloser Interface for three-phase reclosers (Global setting RECL_CFG := A6, A6X, A7, or A7X). Separate trip/close coils are used for trip and close operations. The trip coil is driven by the FET stacks labeled as control signals Trip 1 and Close 1 while the close coil is driven by the parallel combination of the FET stacks labeled as control signals Trip 2/Close 2 and Trip 3/Close 3.

Note that the trip and close FETs in the SEL-651R-2 are stacked one atop another between 155 Vdc power and ground with a tap in the middle. Both FETs can never be on at the same time or else there would be a direct short between the 155 Vdc power and ground source. Interlocking logic prevents both FETs in any given stack from being on at the same time.

The FET stack labeled as control signal Trip 1 (associated with Relay Word bit RCTR1X) is used for tripping. The FET stacks labeled as control signal Close 2 and Close 3 (associated with Relay Word bit RCCL2X and RCCL3X) are used for closing. Both are operated in parallel during the close operation.

Trace the trip path for the trip coil in *Figure 2.87*:

Relay Word bit RCTR1X (Trip 1; see *Figure 7.27*) turns on the bottom FET (ground) connected to Terminal J206-3 and the top FET (155 Vdc) connected to Terminal J206-9. This wiring goes through control cable Pins 2 and 3 to the trip coil. The 155 Vdc across the trip coil (bottom to top) causes the current to flow in the indicated direction (trip).

Trace the close path for the close coil in *Figure 2.87*.

Close operations use two separate close circuits operating in parallel.

Relay Word bit RCCL2X (Close 2; see *Figure 7.27*) and RCCL3X (Close 3) turn on the top FETs (155 Vdc) connected to Terminals J206-2 and J206-1, respectively, as well as the bottom FETs (ground) connected to Terminal J206-8 and J206-7, respectively. This wiring goes through control cable Pins 4/6 and 5/7 to the close coil. The 155 Vdc across the close coil (top to bottom) causes the current to flow in the indicated direction (close).

Recloser Interface Connection Details (Control Cable Interface)





Figure 2.87 Trip/Close Circuit Connections for the Multi-Recloser Interface With Three-Phase Gang-Operated Reclosers (Global Setting RECL_CFG := A6, A6X, A7, and A7X)



① Some recloser manufacturers have circuitry that requires 12 Vdc power, such as low-energy analog (LEA) voltage sensors.


② See footnote "a" accompanying Table 2.7.

③ Some reclosers have per-phase yellow operating handles with three corresponding 69 monitoring contacts, as depicted by (69_1, 69_2, and 69_3). These three contacts are combined into a single monitoring point. Other reclosers have only one yellow operating handle (and one 69 contact).

④ See footnote "b" accompanying Table 2.7.

Figure 2.88 Recloser Pole Status and Yellow Operating Handle Circuit Connections for the Multi-Recloser Interface With Triple-Single Reclosers (Global Setting RECL_CFG := A1, A1X, A2, A2X, A3, A3X, A5, and A5X)

Recloser Interface Connection Details (Control Cable Interface)




① Some reclosers have circuitry that requires 12 Vdc power, such as low-energy analog (LEA) voltage sensors.

② See footnote "a" accompanying Table 2.7.

③ See footnote "b" accompanying Table 2.7.

Figure 2.89 Recloser Pole Status and Yellow Operating Handle Circuit Connections for the Multi-Recloser Interface With Triple-Single Reclosers (Global Setting RECL_CFG := A4 and A4X)



① See footnote "a" accompanying Table 2.7.

② See footnote "b" accompanying Table 2.7.

Figure 2.90 Recloser Pole Status and Yellow Operating Handle Circuit Connections for the Multi-Recloser Interface With Triple-Single Reclosers (Global Setting RECL_CFG := A6, A6X, A7, and A7X)

Yellow Operating Handle Status

Relay Word bit 69_YH indicates that a yellow operating handle has been pulled to the lock-open position, for the Multi-Recloser Interface. See *69_YH Relay Word Bit for Multi-Recloser Interface Triple-Single Reclosers on page 5.5* for more information. See also *Figure 5.2* and *Figure 6.11*.

- 69_YH asserted (yellow operating handle in lock-open position)
- 69_YH deasserted (yellow operating handle in reset position)

The following factory-default settings for the Multi-Recloser Interface provide a front-panel display indication of the yellow operating handle status (reset or lock-open), qualified for 5 cycles.

SHO L Command.

```

ESV := 3
SV02PU := 5.00
SV02DO := 60.00
SV02 := 69_YH # QUALIFY YELLOW HANDLE OPERATION

```

SHO F Command.

```

EDP := 4
DP03 := SV02T,"YELLOW HANDLE","LOCK-OPEN","RESET"

```

Disconnected Control Cable Alarm for the Multi-Recloser Interface

The disconnect control cable alarm for the Multi-Recloser Interface enables the front-panel display message. To be valid, the recloser is required to include both 52a and 52b breaker auxiliary contacts or the active Recloser Configuration setting (RECL_CFG) is required to be A2. Review footnote accompanying *Table 2.7*.

NOTE: The adjacent discussion for disconnected control cables also applies for Global setting RECL_CFG := A1X, A2X, A3X, A4X, A5X, A6X, or A7X. See Unhiding Hidden Settings for Multi-Recloser Interface on page 2.100 for more information.

For Recloser Configuration A1 or A3–A7, if both 52a and 52b breaker auxiliary contacts are connected in *Figure 2.88*, *Figure 2.89*, or *Figure 2.90* (dependent on RECL_CFG setting), a disconnected control cable can be detected. The 52a and 52b breaker auxiliary contacts should normally be of the opposite state. If they are both of the same state, the control cable is disconnected or something is otherwise wrong with the connections in *Figure 2.87*, *Figure 2.89*, or *Figure 2.90* (dependent on RECL_CFG setting). With Recloser Configurations A1, A3, and A5, the disconnected control cable alarm uses the Phase 1 contacts (52a1 and 52b1) to verify control cable status. For A4, A6, and A7, the three-phase contacts (52a and 52b) are used.

For a recloser with Global setting RECL_CFG := A2, a de-energized input IN204 in *Figure 2.88* indicates that the yellow operating handle is in the lock-open position. Such yellow operating handle action (pulled from the reset to the lock-open position) causes all three recloser phases to open and remain open (see *69_YH Relay Word Bit for Multi-Recloser Interface Triple-Single Reclosers on page 5.5*). The standard per-phase 52b breaker auxiliary contacts all go closed, energizing corresponding inputs IN201, IN202, and IN203. This is all normal, expected operation.

If the control cable is disconnected, then inputs IN201–IN204 in *Figure 2.88* are all de-energized. This indicates the following contradictory conditions for a recloser with Global setting RECL_CFG := A2:

- Recloser closed (52b inputs IN201, IN202, and IN203 all de-energized; see *Table 2.8*)
- Yellow operating handle in lock-open position (input IN204 de-energized)

Thus, the condition “recloser closed” and yellow operating handle “lock-open” is an abnormal/alarm condition and is indicative of a disconnected control cable or that something is otherwise wrong with the connections in *Figure 2.88* for a recloser with Global setting RECL_CFG := A2.

The following factory-default settings for the Multi-Recloser Interface provide a front-panel display indication of a disconnected control cable.

SHO L Command

ESV := **3**

SV03PU := **150.00**

SV03DO := **150.00**

SV03 := **(NOT IN105 AND NOT IN201) AND (NOT A2_CFG) OR 52A3P AND (A2_CFG AND 69_YH) #QUALIFY DISCONNECTED CABLE**

SHO F Command

EDP := **4**

DP04 := **SV03T,, "CABLE DISCONNECTED"**

This page intentionally left blank

Section 3

PC Software

Overview

NOTE: PC software is updated more frequently than relay firmware. As a result, the descriptions and figures shown in this section may differ slightly from the software. Select **Help** in the PC software for information.

This section contains the following subsections:

- *QuickSet Setup on page 3.3*
- *QuickSet Terminal on page 3.5*
- *QuickSet HMI on page 3.6*
- *QuickSet Settings on page 3.8*
- *QuickSet Event Analysis on page 3.18*
- *QuickSet Settings Database Management on page 3.21*
- *QuickSet Help on page 3.23*

SEL provides many PC software solutions (applications) that support SEL devices. These software solutions are listed in *Table 3.1*.

Table 3.1 SEL Software Solutions

Product Name	Description
SEL Compass	This application provides an interface for web-based notification of product updates and automatic software updating.
ACCELERATOR QuickSet SEL-5030 Software	QuickSet is a powerful setting, event analysis, and measurement tool that aids in applying and using the relay. See <i>Table 3.2</i> for information about the various QuickSet applications.
ACCELERATOR Architect SEL-5032 Software	This application allows you to customize relay settings to particular applications, instead of dealing with all settings in the device. These custom settings are stored in QuickSet Design Templates. You can lock settings to match your standards or lock and hide settings that are not used. This makes installation of a new device simple and helps ensure that new devices are applied according to your organization's standards.
ACCELERATOR TEAM SEL-5045 Software	Use this application to design and commission SEL IEDs in IEC 61850 substations, create and map GOOSE messages, generate predefined reports, create and edit datasets, and read in SCD, ICD, and CID files.
ACCELERATOR Analytic Assistant SEL-5601 Software	The TEAM system provides custom data collection and movement of a wide variety of device information. The system provides tools for device communication, automatic collection of data, and creation of reports, warnings and alarms.
Cable Selector SEL-5801 Software	Converts SEL Compressed ASCII and COMTRADE event reports files to oscillography.

QuickSet is a powerful setting, event analysis, and measurement tool that aids in applying and using the relay. *Table 3.2* shows the suite of QuickSet applications. This section describes how to get started with QuickSet.

Table 3.2 QuickSet Applications

Application	Description
Terminal	Provides a direct connection to the SEL device. Use this feature to ensure proper communications and directly interface with the device.
HMI	Provides a summary view of device operation. Use this feature to simplify commissioning testing.
Rules Based Settings Editor	Provides online or offline device settings that include interdependency checks. Use this feature to create and manage settings for multiple devices in a database.
Event Analysis	Provides oscillography and other event analysis tools.
Settings Database Management	QuickSet uses a database to manage the settings of multiple devices.
Help	Provides general QuickSet and device-specific QuickSet context-sensitive help.

Obtaining QuickSet

QuickSet can be obtained from the Software Solutions area of the SEL website. To have the software automatically update as new relay drivers are released, download and install SEL Compass Software, then use Compass to download and install QuickSet. When you download QuickSet within Compass, you will be asked to select which relay drivers you want to include. Select drivers for all SEL relays that you may be required to set. If you need additional drivers at a later time, QuickSet provides an easy method to request new drivers and updates. See *Updating QuickSet on page 3.17*.

QuickSet is also available on CD upon request.

QuickSet Main Menu

The main menu provides the following options and submenu options. Selected submenu options are explained in detail in *Table 3.3*.

Table 3.3 QuickSet Submenu Options (Sheet 1 of 2)

File	<ul style="list-style-type: none"> ▶ New—Create new settings for a connected device or offline ▶ Open—Open existing settings stored in a Relay Database (RDB) file ▶ Close—Close settings instance that is open in the QuickSet window ▶ Save/Save As—Save settings instance that is open in the QuickSet window to the active Relay Database (RDB) file ▶ Print Design—Print Design Template settings ▶ Print Device Settings—Print standard or custom settings reports ▶ Read—Read settings from a connected device and display the settings in the QuickSet window ▶ Send—Send settings instance that is open in the QuickSet window to a connected device ▶ Active Database—Change which Relay Database (RDB) file is used for the Open and Save/Save As commands. ▶ Database Manager—Open Database Manager to create a new Relay Database (RDB) file, copy settings within the active Relay Database (RDB) file, add descriptions to settings within the database, and copy and move settings between different databases. ▶ Exit—Quit the QuickSet software
Edit	<ul style="list-style-type: none"> ▶ Copy—Copy settings from one Settings Group to another ▶ Search—Search for a text string within the settings instance ▶ Compare—Compare the settings instance that is open in the QuickSet window to another settings instance in the Relay Database file ▶ Merge—Merge the settings instance that is open in the QuickSet window with another settings instance in the Relay Database file ▶ Part Number—Change the current part number for the settings instance that is open in the QuickSet window

Table 3.3 QuickSet Submenu Options (Sheet 2 of 2)

Communications	<ul style="list-style-type: none"> ► Connect—Request QuickSet to attempt to connect to a device by using the current Connection Parameters ► Parameters—Modify the Communications Parameters, including connection type (Serial, Network, or Modem), PC port numbers, speed, and settings, device passwords, IP addresses, ports, and file transfer options, and modem phone numbers and speeds. ► Network Address Book—Select from a list of Ethernet-connected devices. Add or modify devices by specifying the Connection Name, IP Address, Telnet Port Number, User ID, and Password. ► Terminal—Open terminal window to issue ASCII commands directly to a connected relay. ► Logging—Initiate terminal logging to record terminal communications. View and clear the connection log.
Tools	<ul style="list-style-type: none"> ► Settings—Convert settings between settings versions. Import and export settings from and to text files. ► HMI—Open HMI for connected device and manage custom HMI Device Overviews. ► Events—Collect event and view reports from connected devices. ► Options—Control QuickSet options, including Settings Prompt and Layout Options, Event Viewer, Terminal Options, and Advanced Communications Settings. ► Firmware Loader—Upgrade relay firmware. ► Commissioning Assistant, Motor Start Viewer, Chart Viewer—Plug-in applications that support commissioning and data analysis for specific relays.
Windows	<ul style="list-style-type: none"> ► Cascade, Tile Horizontally, Tile Vertically—Arrange multiple QuickSet windows for easy viewing.
Help	<ul style="list-style-type: none"> ► Access program and settings help ► Check for software updates.

QuickSet Setup

Follow the steps outlined in *Section 2: Installation* to prepare the relay for use. Perform the following steps to initiate communications:

- Step 1. Connect the appropriate communications cable between the relay and the PC.
- Step 2. Apply power to the relay.
- Step 3. Start QuickSet.

When QuickSet starts, the initial screen presents the following icons:

- New**—Create new settings for a connected or unconnected device
- Read**—Read settings from a connected device
- Open**—Open previously saved settings
- Communications Parameters**—Configure serial and network connections
- Manage Databases**—Manage offline settings and databases
- Update**—Install and update QuickSet software and drivers

The functions represented by these six icons are also included in the menu items. See the discussions of the individual menu items in this section for a description of these functions.

Communications Parameters

QuickSet can communicate with a relay via any relay serial port set to SEL protocol, via the front-panel USB port, or via Ethernet. Perform the following steps to configure QuickSet to communicate with the relay.

Step 1. Select **Communications > Parameters** from the QuickSet main menu bar to open the **Communication Parameters** dialog box, or select **Communications Parameters** from the startup screen.

Step 2. Select the type of connection to be used: Serial, Network, or Modem. To use the relay front-panel USB port, select Serial. Communications parameters can be defined simultaneously for Serial, Network, and Modem connections. The connection to be used is selected in the **Active Connection Type** drop-down menu.

Step 3. Configure the PC port.

If **Serial** is selected as the connection type:

- a. Select the port number of the PC from the **Device** drop-down box.
- b. Select the Data Speed for the relay serial port, or select Auto detect to allow the software to automatically determine the Data Speed. The default Data Speed for the relay is 9600.
- c. Select appropriate settings for Data Bits, Stop Bits, Parity, and RTS/CTS (Hardware Handshaking) according to the settings of the relay serial port. Default settings are Data Bits = 8, Stop Bits = 1, Parity = N, and RTS/CTS = OFF.
- d. Enter the relay Access Level One and Access Level Two passwords in the respective text boxes.

If **Network** is selected as the connection type:

- a. Enter the IP address of the relay Ethernet port as the Host IP Address
- b. Enter the Telnet port number
- c. Select **Telnet** as the File Transfer Option.
- d. Enter the relay Access Level One and Access Level Two passwords in the respective text boxes.
- e. Use the **Save to Address Book** button to save the entered information with a Connection Name for later use.
- f. Relay Ethernet port setting ETELNET must be set to Y.

If **Modem** is selected as the connection type:

- a. Select the port number of the PC modem from the **Device** drop-down box.
- b. Enter the phone number of the remote modem.
- c. Select the data speed for the modem, or select Auto detect to allow the software to automatically determine the data speed.
- d. Enter the relay Access Level One and Access Level Two passwords in the respective text boxes.

Step 4. Click **OK** when finished.

QuickSet Terminal

Terminal Window

The terminal window is an ASCII interface with the relay. This is a basic terminal emulation with no file transfer capabilities. Many third-party terminal emulation programs are available with file transfer encoding schemes.

Open the terminal window by either clicking **Communication > Terminal**, clicking on the Terminal icon on the toolbar, or by pressing **<Ctrl+T>**.

Verify proper communications with the relay by opening a terminal window, pressing **<Enter>** a few times, and verifying that an = (equal) prompt is received, as shown in *Figure 3.1*. If a prompt is not received, verify proper setup.



Figure 3.1 Terminal Prompt

Terminal Logging

If the **Terminal Logging** item in the **Communication** menu is selected, QuickSet records all communications between the relay and the PC in a log file.

Drivers

Enter Access Level 1 and issue the **STA** command to view the Firmware Identification (FID) string.

Locate and record the Z-number in the FID string. It will look similar to *Figure 3.2*. The first portion of the Z-number (Z001xxx, for example) determines the QuickSet relay settings driver version when you are creating or editing relay settings files. The later portion of the Z number (Zxxx001, for example) determines the HMI version number. These numbers are used by the applications to ensure proper interaction between the relay and QuickSet. The use of the driver version will be discussed in more detail later in this section.




Figure 3.2 QuickSet Driver Information in the FID String

QuickSet reads the latter portion of the Z-number to determine the correct HMI to display when you select the menu. See *Open the QuickSet HMI on page 3.6* for instructions.

QuickSet HMI

Use the QuickSet HMI feature to view real-time relay information in a graphical format. Use the virtual relay front panel to read metering and targets (see *Figure 3.3*).




Figure 3.3 Virtual Relay Front Panel

Open the QuickSet HMI

QuickSet HMI Features

Select **Tools > HMI > HMI** in the QuickSet menu bar. QuickSet opens the HMI window and downloads the interface data. The HMI can also be accessed by clicking the Human-Machine Interface icon ().

Table 3.4 lists the functions in the HMI tree view and a brief explanation of each function.

Table 3.4 QuickSet HMI Tree View Functions (Sheet 1 of 2)

Function	Description
Device Overview	View general metering, selected targets, control input, control outputs, and the virtual front panel.
Phasors	A graphical and textual representation of phase and sequence voltages and currents.

Table 3.4 QuickSet HMI Tree View Functions (Sheet 2 of 2)

Function	Description
Instantaneous	A table of instantaneous voltages, currents, powers, and frequency.
Synchrophasor	A table of synchrophasor data.
Demand/Peak	A table showing demand and peak demand values. This display also allows demand and peak demand values to be reset.
Min/Max	A table showing maximum/minimum metering quantities. This display also allows maximum/minimum metering quantities to be reset.
Energy	A table showing energy import/export. This display also allows energy values to be reset.
Targets	View Relay Word bits in a row/column format.
Status	A list of relay status conditions.
LDP	View load profile data.
SER	Sequential Events Recorder data listed oldest to newest, top to bottom. Set the range of SER records with the dialog boxes at the bottom of the display.
SSI	View voltage sag, swell, and interruption data.
Breaker Monitor Data	A table showing the latest circuit breaker monitor data.
Control Window	Metering and records reset buttons, trip and close control, output pulsing, target reset, time and date set, group switch, and remote bit control.

The flashing LED representation in the lower left of the QuickSet window indicates an active data update via the communications channel (see *Figure 3.3*). Click **Disable Update** to suspend HMI use of the communications channel.

HMI Device Overview

Select the **Device Overview** branch to display an overview of the relay operation. This view includes a summary of information from many of the other HMI branches, including fundamental metering, contact input/output status, and front-panel LED status.

The **Device Overview** colors and text can be customized. White LED symbols indicate a deasserted condition and LED symbols with any other color indicate an asserted condition. Click an LED symbol to change its assert color. Double-click the LED label to change the label.

Double-click an operator control pushbutton label to change the label.

HMI Control Window

Select the **Control Window** branch to reset metering values, clear event records, trip and close reclosers/breakers, pulse output contacts, and set and clear remote bits (see *Figure 3.4*).




Figure 3.4 Control Window

Other HMI Branches

The remaining HMI branches display metering, targets, status, reporting, and monitoring information.

HMI Configurations

Customized **Device Overviews** can be saved as HMI Configurations. To save the current configuration, select **Tools > HMI > Save Configuration** to save the configuration under the current name, or **Tools > HMI > Save Configuration As** to specify a configuration name.

HMI configurations are identified by relay type and a configuration name. To use an existing configuration, select **Tools > HMI > Select Configuration**. To view available configurations, select **Tools > HMI > Manage Configurations**. To make an existing configuration the default configuration for a given relay type, select the configuration in the **Manage Configurations** window, select **Edit**, and select the **Default** check box.

QuickSet Settings

QuickSet provides the ability to create settings for many relays, or download and store settings from existing relays (see *Database Manager* on page 3.22). You can then modify and upload these settings from the settings library to a relay.

SEL provides QuickSet for easier, more efficient configuration of relay settings. However, you do not have to use QuickSet to configure relays; you can use an ASCII terminal or a computer running terminal emulation software. QuickSet provides the advantages of rules-based settings checks, SELOGIC Control Equation Expression Builder, event analysis, and help.

Design Templates

A Design Template is a customized user interface for manipulating the settings of any SEL product supported by QuickSet. Design Templates are created with a licensed copy of QuickSet and are stored as relay files in a QuickSet relay database file (*.rdb). Various Design Templates are available from SEL. Contact SEL to inquire about licensing QuickSet to begin building your own custom templates.

The Design Template makes available only the settings that might need to be modified for a specific device application. These user-defined settings are referred to as design settings. They are the settings that are accessible through the Design Template view in QuickSet. The actual relay settings are calculated by rules inside the Design Template and are not visible in the Design Template view.

The SEL-651R-2 can store a QuickSet relay database (*.rdb) containing a Design Template. The Design Template is stored as a SWCFG.ZIP file separate from the relay settings (see *File > Read*). Although QuickSet automatically handles all communications necessary to manage Design Template storage, if the relay settings are modified using the SEL ASCII SET command or the relay front panel, it is possible for the current relay settings to be different from the settings stored within the Design Template file. *File > Read on page 3.11* discusses how QuickSet helps reconcile these differences.

The following discussion identifies two types of settings:

- Design Template settings are calculated and stored within a Design Template and can be stored as a file within the relay. The relay stores this file, but cannot read or change its content.
- Device settings are used for protection and control. These settings can be modified using QuickSet, SEL ASCII SET command, or the relay front panel.

File Menu

QuickSet uses a database to store and manage SEL device settings. Each unique device has its own record of settings. Use the **Settings** menu to create **New** settings, **Open** an existing record, or **Read** device settings.

File > New

To get started creating relay settings, select **File > New** from the main menu. QuickSet will display the **Settings Editor Section** window as shown in *Figure 3.5*. Select SEL-651 from the **Device Family** menu and the appropriate model (for example, SEL-651R-2) from the **Device Model** menu. Finally, select the Z number from the **Versions** menu. Click **OK**.

If the device family, device model, or version for the relay are not present, select **Install Devices** and follow the on-screen instructions to add the appropriate drivers.




Figure 3.5 Settings Editor Selection

NOTE: Fields marked with * in the **Device Part Number** dialog box are of no consequence to the QuickSet rules-based editor.

After the relay model and settings driver are selected, QuickSet presents the **Device Part Number** dialog box (shown in *Figure 3.6*). Use the drop-down menus within the **Device Part Number** dialog box to select the part number of the relay. Click **OK**.

View the bottom of the **Settings Editor** window to check the **Settings Driver** number (see *Figure 3.7*). Compare the QuickSet driver number and the first portion of the Z-number in the FID string. These numbers must match. QuickSet uses this first portion of the Z-number to determine the correct **Settings Editor** to display.




Figure 3.6 Setting the Part Number




Figure 3.7 Settings Driver

File > Open

The **Open** menu item opens existing relay settings from the active database folder (see *Figure 3.8*). QuickSet displays the **Select Settings to Open** window and prompts for a device to load into the **Settings Editor**. The **Show settings with design templates** and **Show settings without design templates** check boxes allow settings with or without design templates to be included in or excluded from the **Select Settings to Open** window.




Figure 3.8 Opening Settings

Highlight the relay settings to be opened and click **OK**.

File > Read

When the **Read** menu item is selected, QuickSet displays the **Settings Group/Class Select** window (see *Figure 3.9*). Select the check boxes to specify which settings groups or classes are to be read from the connected device. Click **OK**. Note that settings not read from the device will be populated with the default settings. As QuickSet reads the device, a **Transfer Status** window appears.

If the Settings Group/Class Select window is not displayed, select **Tools > Options** and navigate to the **Settings** tab. When the **Specify Groups on Settings Read** check box is selected, the **Settings Group/Class Select** window is displayed for **File > Read**. When the **Specify Groups on Settings Read** check box is cleared (not selected), the **Settings Group/Class Select** window is not displayed, and the software reads all of the settings. Select whichever option you prefer.




Figure 3.9 Reading Settings

If the software detects a Design Template stored as a SWCFG.ZIP file inside the relay, the **Settings Group/Class Select** window includes the option to Read Designer Template from Device.



Figure 3.10 Read Designer Template From Device

Selecting the **Read Designer Template from Device** check box instructs the software to read all the device settings and the Design Template. The software compares the device settings to the settings within the Design Template and offers to display the differences, if any. See *Figure 3.11*.




Figure 3.11 View Settings Differences

Clicking **Yes** causes the software to display a settings comparison, allowing you to verify the settings that may have changed since the Design Template was installed. In *Figure 3.12*, MAIN BREAKER 1 is the Relay Identifier (RID) from the Design Template, and TEST BREAKER 1 is the Relay Identifier read from the relay settings.




Figure 3.12 Settings Compare

In the Settings Compare view, select **File** to save the comparison to use later.

When you have evaluated all of the differences, close the settings comparison to view the Design Template. The relay settings are not displayed. Note in *Figure 3.13* that the Relay Identifier has the setting value MAIN BREAKER 1 from the Design Template, not TEST BREAKER 1 from the relay settings.




Figure 3.13 Design Template Settings Editor: New Settings

If you want to view the relay settings rather than the Device Template, leave the **Read Designer Template from Device** option unchecked.

Device Editor

The SEL-651R-2 settings structure makes setting the relay easy and efficient. Settings are grouped logically and relay elements that are not used in the selected protection scheme are not visible. For example, if settings are entered through use of the **SET** command and only three levels of a particular type of overcurrent protection are enabled, the Level 4, Level 5, and Level 6 overcurrent element settings do not appear on the communications terminal screen. Hiding unused elements and settings that are not enabled greatly simplifies the task of setting the relay.

QuickSet uses a similar method to focus attention on the active settings. Unused relay elements and inactive settings are dimmed (grayed) in the QuickSet menus.

QuickSet shows all of the settings categories in the settings tree view. The settings tree view does not change when settings categories are enabled or disabled. However, any disabled settings are dimmed. *Figure 3.14* illustrates this feature of QuickSet.




Figure 3.14 Settings Editor

Entering Settings

Click the arrows and the buttons in the Settings Tree View to expand and select the settings you want to change. Use the **Tab** key to navigate through the settings, or click on a setting.

To restore the previous value for a setting, right-click the setting and select **Previous Value**. To restore the factory-default setting value, right-click in the setting dialog box and select **Default Value**.

If you enter a setting that is out of range or has an error, QuickSet shows the error at the bottom of the **Settings Editor**. Double-click the error listing to go to the setting to enter a valid input.

Expression Builder

SELOGIC control equations are a powerful means for customizing relay operation. QuickSet simplifies this process with the Expression Builder, a rules-based editor for programming SELOGIC control equations. The Expression Builder organizes relay elements and SELOGIC control equation variables and focuses equation decision-making.

Access the Expression Builder

Click the ellipsis button to the right of each Logic setting in the Settings Editor window to start the Expression Builder (see *Figure 3.15*).




Figure 3.15 Settings Editor Window




Figure 3.16 Expression Builder

Using the Expression Builder

SELOGIC control equations can be built from a list of Relay Word bits. Select the + for Relay Word bits in the lower left box of the Expression Builder to expand the Relay Word bit tree. Relay Word bits are arranged in categories. Select the individual categories to view the associated Relay Word bits within the lower right box of the Expression Builder. Double-click a Relay Word bit to place it in the equation box at the top of the Expression Builder. Single-click the SELOGIC operators below the equation box to add operators to the equation. Equations may also be typed directly in the equation box. Click **Accept** to exit the Expression Builder and save the equation, or **Cancel** to exit without saving.

For more information on programming SELOGIC control equations, see *Section 7: SELOGIC Control Equation Programming*.

File > Save

Select **Save** or **Save As** from the **File** menu once settings are entered into QuickSet. This will help ensure the settings are not lost.

File > Send

Select the **Send** menu item from the **File** menu to send the settings to a connected device. Select which settings group you want to send and click **OK**.

If you are editing settings inside a Design Template, it is not necessary to select which settings groups to send. The creator of the Design Template specifies which groups to send and whether the Design Template itself is stored in the SWCFG.ZIP file. All settings groups are sent to the relay along with the Design Template. See *Figure 3.17*.




Figure 3.17 Settings Groups Sent by Design Template

Edit Menu

The Edit menu includes selections that aid in the creation and viewing of settings.

Edit > Copy

Use this menu item to copy group (set and logic) settings.

Edit > Search

Use this menu item to search for a particular setting or Relay Word bit.

Edit > Compare

Use this menu item to compare the open record with another record.

Edit > Merge

Use this menu item to merge the open record with another record.

Edit > Part Number

Use this menu item to change the part number if it was entered incorrectly during an earlier step.

Tools Menu

The **Tools** menu provides access to the HMI menus (see *QuickSet HMI on page 3.6*), event analysis tools (see *QuickSet Event Analysis on page 3.18*), and Settings Conversion and Options menus.

Tools > Settings > Convert

Use the **Tools > Settings > Convert** menu item to convert from one settings version to another. Typically this utility is used to upgrade an existing settings file to a newer version when installed relays have a newer setting version number. In all settings conversions, settings that are new in the latest settings version are populated with the default settings unless otherwise indicated in this section. QuickSet provides a **Convert Settings** report that shows missed, changed, and invalid settings created as a result of the conversion. Review this report to determine whether changes are required.

Managing Relays Set With Design Templates

Design Templates allow you to create a custom view that shows only the settings necessary for a particular application. The relay settings are derived using rules inside the Design Template and may depend on other relay settings and design template settings. Because it is not possible to recalculate the design template settings from derived relay settings, SEL recommends the following process when setting relays through use of Design Templates:

1. When creating the Design Template, use the **Tools > Groups to Send** menu to configure the Design Template to Send Designer Template to Device. Select the **Tools > Design Template Options** menu and select the option **Allow switching to Settings Editor from Design**. In this way, settings which are not under the control of the Design Template equations can be revised within QuickSet.
2. Always use QuickSet to read settings from the relay and make settings changes.
 - a. Always select the **Read Designer Template from Device** option when reading settings from the relay.
 - b. Make settings changes within the Design Template read from the relay. Revise design template settings from within the Design Template view and select **View > Settings Editor** if it is necessary to revise settings which are not under the control of the Design Template equations.
 - c. Use **File > Send** to send the settings and Design Template back to the relay.
 - d. Save the Design Template as the record of the relay settings.
3. Avoid changing settings with the SEL ASCII **SET** command, relay front panel, or other software.

Updating QuickSet

The QuickSet software consists of a core application plus driver files for individual devices. As new device firmware versions are released, you may need to update QuickSet to add new driver files. This may be accomplished several ways:

- When **Enable Update Notifications** is checked in the **Tools > Options** menu of SEL Compass, the Compass software will automatically check for updates on a specified schedule and facilitate the update process.
- The **Update** icon on the QuickSet startup screen starts SEL Compass and checks for updates.

- The **Install Devices** button on the Settings Editor Selection window starts SEL Compass and presents a menu of available drivers.
- **Check for updates** in the **Help** menu starts SEL Compass and checks for updates.

An Internet connection is required to add new drivers and to receive update notifications.

QuickSet Event Analysis

QuickSet has integrated analysis tools that help you retrieve information about protection system operations quickly and easily. Use the protection system event information that relays store to evaluate the performance of a protection system.

Event Waveforms

Relays record power system events for all trip situations and for other operating conditions programmed with SELOGIC control equations (see *Section 12: Analyzing Events*).

The relays provide three types of event data captures:

- event report oscillography that uses filtered sample per cycle data
- unfiltered (raw) data (compressed and COMTRADE format)
- high-impedance event report data

See *Section 12: Analyzing Events* for information on recording events. Use QuickSet to view event report oscillograms, phasor diagrams, harmonic analysis, and settings.

Read History

You can retrieve event files stored in the relay and transfer these files to a computer. To download event files from the relay, open the **QuickSet Tools > Events** menu on the QuickSet toolbar and click **Get Event Files**. The **Event History** dialog box will appear (similar to *Figure 3.18*).




Figure 3.18 Retrieving an Event History

Get Event

Highlight the event you want to view and click the **Get Selected Event** button. The **Event Options** dialog box allows selection of Event Type and Event Length. When downloading is complete, QuickSet asks for a location to save the file on your computer. Select **Tools > Events > View Event Files** and select an event file to view events saved on your computer. QuickSet displays the Analytic Assistant dialog box and the event oscilloscope (see *Figure 3.19* and *Figure 3.20*).

When viewing the event oscilloscope, use keyboard function keys to measure the time of oscilloscope occurrences. These function keys and related functions help in event analysis.

- <**F2**>: go to trigger
- <**F3**>: Cursor 1
- <**F4**>: Cursor 2

The display shows the time difference between Cursor 1 and Cursor 2.

To see high-accuracy time-stamp information on the event oscilloscope, click the **Pref** button at the bottom of the oscilloscope and select **Time** (under **Time Units, Starting/Ending Row**); click **OK**. Click on any point in a graph to observe the **Event Time** in microseconds of that point at the bottom of the oscilloscope.




Figure 3.19 Event Waveform Window




Figure 3.20 Sample Event Oscilloscope

Other event displays are available through the **AcSELerator Analytic Assistant** dialog box. Select the **View** menu and click **Phasors**, as shown in *Figure 3.21*, to view a sample-by-sample phasor display. The phasor display should be similar to *Figure 3.22*.




Figure 3.21 Retrieving Event Report Waveforms




Figure 3.22 Sample Phasors Event Waveform Screen

QuickSet also presents a harmonic analysis of power system data for raw data event captures. From the **View** menu, click **Harmonic Analysis**. The window will be similar to *Figure 3.23*. On the left side of the **Harmonic Analysis** screen, select the relay voltage and current channels to monitor for harmonic content. Click the arrows of the **Data Scroll** box or the **# Cycles** box to change the data analysis range.




Figure 3.23 Sample Harmonic Analysis Event Waveform Screen

Click **Summary Data** on the **View** menu to see event summary information and to confirm that you are viewing the correct event. *Figure 3.24* shows a sample QuickSet Event Report Summary screen.




Figure 3.24 Sample Event Report Summary Screen

Click **Relay Settings** on the **View** menu to view the relay settings that were active at the time of the event. *Figure 3.25* shows a sample CEV-type event **Settings** screen.




Figure 3.25 Sample Event Waveform Settings Screen

QuickSet Settings Database Management

QuickSet uses a database to save device settings. QuickSet contains sets of all settings files for each device specified in the **Database Manager**. Choose appropriate storage backup methods and a secure location for storing database files.

Active Database

Change the active database to the one that needs to be modified by selecting **File > Active Database** on the main menu bar.

Database Manager

Select **File > Database Manager** on the main menu bar to create new databases and manage records within existing databases.

Settings Database

Open the **Database Manager** to access the database by clicking **File > Database Manager**. A dialog box similar to *Figure 3.26* appears.

The default database file already configured in QuickSet is **Relay.rdb**. Enter descriptions for the database and for the settings in the database in the **Database Description** and **Settings Description** dialog boxes.





Figure 3.26 Database Manager

Highlight one of the devices listed in **Settings** and select the **Copy** button to create a new collection of settings. QuickSet prompts for a new name. Be sure to enter a new description in **Settings Description**.

Copy/Move Relays Between Databases

Select the **Copy/Move Settings Between Databases** tab to create multiple databases with the **Database Manager**; these databases are useful for grouping similar protection schemes or geographic areas. The dialog box is shown in *Figure 3.27*. Click the ellipsis button next to the **Database B** file extension window to open a database. Type a file name and click **Open**; for example, Relay2.rdb is the **B** database in *Figure 3.27*.

Highlight a setting in the **A** database, select **Copy** or **Move**, and click the “>” button to create a new setting in the **B** database. Reverse this process to take settings from the **B** database to the **A** database. **Copy** creates identical settings that appear in both databases. **Move** removes the settings from one database and places the settings in another database.

**Figure 3.27 Database Manager Copy/Move**

Create a New Database

To create and copy an existing database of settings to a new database, click **File > Database Manager** and select the **Copy / Move Relays Between Databases** tab on the **Database Manager** dialog box. QuickSet opens the last active database and assigns it as **Database A** (as shown in *Figure 3.27*).

Click the ellipsis button next to the **Database B** file extension window; QuickSet prompts you for a file location. Type a new database name, click the **Open** button, and answer **Yes**; the program creates a new empty database. Load settings into the new database as in **Copy / Move Relays Between Databases**.

QuickSet Help

Various forms of QuickSet help are available as shown in *Table 3.5*. Press **<F1>** to open a context-sensitive help file with the appropriate topic as the default. Other ways to access help are shown in *Table 3.5*.

Table 3.5 Help

Help	Description
General QuickSet	Select Help > Contents from the main menu bar.
HMI Application	Select Help > HMI Help from the main menu bar.
Relay Settings	Select Help > Settings Help from the main menu bar.
Database Manager	Select Help from the bottom of the Database Manager window.
Communications Parameters	Select Help from the bottom of the Communications Parameters window.

This page intentionally left blank

Section 4

Protection Functions

Instantaneous/Definite-Time Overcurrent Elements

Phase Instantaneous/ Definite-Time Overcurrent Elements

Four levels of phase instantaneous/definite-time overcurrent elements are available. Two additional levels of phase instantaneous overcurrent elements (Levels 5 and 6) are also available. The different levels are enabled with the E50P enable setting, as shown in *Figure 4.1–Figure 4.7*.

Single-phase (50A, 50B, 50C) and maximum-phase (50P) elements are available. The single-phase elements operate on the individual phase currents, subject to assignment by setting IPCONN (see *Table 9.8*).

The single-phase and maximum-phase elements operate from the same pickup and time-delay settings. For example, if 50P1P is set to 6.00 A, both 50P1 and 50A1 will assert when the A-phase current exceeds 6.00 A, secondary.

These single-phase and maximum-phase elements are collectively referred to as Phase Instantaneous/Definite-Time Overcurrent Elements.

The single-phase and maximum-phase definite-time elements feature separate torque-control settings, as shown in *Figure 4.3–Figure 4.6*.

Settings Ranges

Setting range for pickup settings 50P1P–50P6P:

0.05–20.00 A secondary

Setting range for definite-time settings 50P1D–50P4D:

0.00–16000.00 cycles, in 0.25-cycle steps

Accuracy

See *Specifications on page 1.9*.

4.2 Protection Functions

Instantaneous/Definite-Time Overcurrent Elements

NOTE: Do not use the 50P1-50P4 elements for load current detection if the fault locator is enabled (setting EFLOC := Y). Set these elements above load current levels so that the fault locator will work correctly. Use the 50L element instead for load current detection (see Figure 5.6). The 50P5 and 50P6 elements may also be used for load current detection.




Figure 4.1 Levels 1-4 Phase Instantaneous Overcurrent Elements




Figure 4.2 Levels 5-6 Phase Instantaneous Overcurrent Elements

Pickup Operation

The phase instantaneous/definite-time overcurrent element logic begins with *Figure 4.1* and *Figure 4.2*. The pickup settings for each level (50P1P–50P6P) are compared to the magnitudes of the individual phase currents I_A , I_B , and I_C . The logic outputs in *Figure 4.1* and *Figure 4.2* are Relay Word bits and operate as follows (Level 1 example shown):

- 50A1 = 1 (logical 1) if $I_A >$ pickup setting 50P1P
0 (logical 0) if $I_A \leq$ pickup setting 50P1P
- 50B1 = 1 (logical 1) if $I_B >$ pickup setting 50P1P
0 (logical 0) if $I_B \leq$ pickup setting 50P1P
- 50C1 = 1 (logical 1) if $I_C >$ pickup setting 50P1P
0 (logical 0) if $I_C \leq$ pickup setting 50P1P
- 50P1 = 1 (logical 1) if at least one of the Relay Word bits 50A1, 50B1, or 50C1 is asserted (e.g., 50B1 = 1)
0 (logical 0) if all three Relay Word bits 50A1, 50B1, and 50C1 are deasserted (50A1 = 0, 50B1 = 0, and 50C1 = 0)

Note that single-phase overcurrent elements are not available in Levels 5 and 6 (see *Figure 4.2*).

Ideally, set $50P1P > 50P2P > 50P3P > 50P4P$ so that definite-time overcurrent elements 50P1T–50P4T will display in an organized fashion in event reports (see *Figure 4.1* and *Table 12.5*).

NOTE: Do not use these elements for load current detection if the fault locator is enabled (setting EFLOC := Y). Set these elements above load current levels so that the fault locator will work correctly. Use the 50L element instead for load current detection (see *Figure 5.6*).




Figure 4.3 Levels 1-4 Phase Definite-Time Overcurrent Elements

4.4 Protection Functions

Instantaneous/Definite-Time Overcurrent Elements

NOTE: Do not use these elements for load current detection if the fault locator is enabled (setting EFLOC := Y). Set these elements above load current levels so that the fault locator will work correctly. Use the 50L element instead for load current detection (see Figure 5.6).




Figure 4.4 Levels 1-4 A-Phase Definite-Time Overcurrent Elements

NOTE: Do not use these elements for load current detection if the fault locator is enabled (setting EFLOC := Y). Set these elements above load current levels so that the fault locator will work correctly. Use the 50L element instead for load current detection (see Figure 5.6).




Figure 4.5 Levels 1-4 B-Phase Definite-Time Overcurrent Elements

NOTE: Do not use these elements for load current detection if the fault locator is enabled (setting EFLOC := Y). Set these elements above load current levels so that the fault locator will work correctly. Use the 50L element instead for load current detection (see Figure 5.6).




Figure 4.6 Levels 1–4 C-Phase Definite-Time Overcurrent Elements

Torque Control

Levels 1–4 have corresponding SELogic control equation torque-control settings:

- 50P1TC–50P4TC—Maximum-phase (*Figure 4.3*)
- 50A1TC–50A4TC—A-phase (*Figure 4.4*)
- 50B1TC–50B4TC—B-phase (*Figure 4.5*)
- 50C1TC–50C4TC—C-phase (*Figure 4.6*)

SELogic control equation torque-control settings cannot be set directly to logical 0. The following are torque-control setting examples for Level 1 phase definite-time overcurrent elements 50P1T and 50B1T.

50P1TC := 1

Setting 50P1TC set directly to logical 1:

Phase definite-time overcurrent element 50P1T is enabled.

Note: In the SEL-651R-2 factory-default settings, the instantaneous/definite-time overcurrent element torque-control settings are set to logical 1. See *Factory-Default Settings* on page 9.63.

$50B1TC := IN105$ Input IN105 deasserted ($50B1TC := IN105 = \text{logical 0}$):

Then B-phase definite-time overcurrent element 50B1T is defeated and nonoperational, regardless of any other setting.


Input IN105 asserted ($50B1TC := IN105 = \text{logical 1}$):

B-phase definite-time overcurrent element 50B1T is enabled.

Combined Single-Phase Instantaneous Overcurrent Elements

The single-phase instantaneous overcurrent element Relay Word bit outputs in *Figure 4.1* are combined together in *Figure 4.7* on a per-phase basis, producing Relay Word bit outputs 50A, 50B, and 50C.

Relay Word bits 50A, 50B, and 50C can be used to indicate the presence or absence of current in a particular phase.



① From Figure 4.1.

Figure 4.7 Combined Single-Phase Instantaneous Overcurrent Elements

Pickup and Reset Time Curves

NOTE: The pickup time curve in *Figure 4.8* is not valid for conditions with a saturated CT, where the resultant current to the relay is nonsinusoidal.

Figure 4.8 and *Figure 4.9* show pickup and reset time curves applicable to all instantaneous overcurrent elements in the SEL-651R-2 (60 Hz or 50 Hz systems). These times do not include output operating time and, thus, are accurate for determining element operation time for use in internal SELogic control equations.




Figure 4.8 SEL-651R-2 Instantaneous Overcurrent Element Pickup Time Curve




Figure 4.9 SEL-651R-2 Instantaneous Overcurrent Element Reset Time Curve

Neutral Instantaneous/Definite-Time Overcurrent Elements

GLOBAL SETTING EGNDWS
See Ground Switch Logic on page 4.117.

When Global setting EGNDWS := N, four levels of neutral instantaneous/definite-time overcurrent elements are available. Two additional levels of neutral instantaneous overcurrent elements (Levels 5 and 6) are also available. The different levels are enabled with the E50N enable setting, as shown in *Figure 4.10* and *Figure 4.11*.

When Global setting EGNDWS := Y (factory default), the E50N enable setting is forced to N and the neutral instantaneous/definite-time overcurrent elements are not available. In this application, use the Ground instantaneous/definite-time overcurrent elements (50G1–50G6 and 50G1T–50G4T) described in the next subsection.

To understand the operation of *Figure 4.10* and *Figure 4.11*, follow the explanation given for *Figure 4.1*, *Figure 4.2*, and *Figure 4.3* in the preceding subsection *Phase Instantaneous/Definite-Time Overcurrent Elements on page 4.1*, substituting current I_N (channel IN current) for phase currents and substituting like settings and Relay Word bits.




Figure 4.10 Levels 1 Through 4 Neutral Instantaneous/Definite-Time Overcurrent Elements




Figure 4.11 Levels 5 Through 6 Neutral Instantaneous Overcurrent Elements

Settings Ranges

NOTE: There is an additional 2-cycle time delay on all the neutral instantaneous (50N1–50N6) and definite-time (50N1T–50N4T) elements. Any time delay provided by the definite-time settings (50N1D–50N4D) is in addition to this 2-cycle time delay.

Setting range for pickup settings 50N1P–50N6P:

0.005–2.500 A secondary

Setting range for definite-time settings 50N1D–50N4D:

0.00–16000.00 cycles, in 0.25-cycle steps

Accuracy

See *Specifications on page 1.9*.

Pickup and Reset Time Curves

See *Figure 4.8 and Figure 4.9*.

Ground Instantaneous/Definite-Time Overcurrent Elements

EGNDSW, CTR, AND CTRN SETTINGS CONFIGURATIONS

See Table 4.38.

CHANNEL IN WIRING CONFIGURATIONS

See Table 4.38.

PHASE CURRENT CHANNEL ASSIGNMENTS

Made with Global setting IPCONN (see Table 9.8).

RESIDUALLY CONNECTED CHANNEL IN

The following figures show the factory-default wiring for channel IN wired residually with the phase current channels for the various recloser applications: Figure 2.54, Figure 2.57, Figure 2.60, Figure 2.64, Figure 2.67, Figure 2.70, Figure 2.73, Figure 2.75, Figure 2.76, Figure 2.81, and Figure 2.82.

Four levels of ground instantaneous/definite-time overcurrent elements are available. Two additional levels of ground instantaneous overcurrent elements (Levels 5 and 6) are also available. They operate on ground current I_G that comes from one of two sources:

- Channel IN current
- Calculated residual-ground current $3I_0 = I_A + I_B + I_C$ (vector summation)

The different levels are enabled with the E50G enable setting, as shown in *Figure 4.12* and *Figure 4.13*.

When Global setting EGNDSW := Y, ground current I_G is automatically switched between the following:

- Channel IN current (for low ground current values)
- Calculated residual-ground current $3I_0 = I_A + I_B + I_C$ (for higher ground current values)

This gives the ground instantaneous/definite-time overcurrent elements the widest range for pickup settings and operating current. It especially provides for increased sensitivity at lower ground current values. In this application, the pickup settings 50G1P–50G6P must be made on the channel IN current base.

Factory defaults (see Scenario 1 in *Table 4.38*):

- Global setting EGNDSW := Y
- Channel IN wired residually with the phase current channels

Therefore, the phase channel current base is the same as the channel IN current base and the respective current transformer ratio settings should be set the same (CTR = CTRN).

If uncommon Scenario 2 in *Table 4.38* is true for an SEL-651R-2 installation, then refer to *50G1P Setting Example When EGNDSW := Y and CTR ≠ CTRN on page 4.10* for guidelines on making pickup settings 50G1P–50G6P on the channel IN current base.

When Global setting EGNDSW := N (see Scenarios 3 and 4 in *Table 4.38*), ground current I_G is fixed on the calculated residual-ground current $3I_0 = I_A + I_B + I_C$ (vector summation). In this application, the pickup settings 50G1P–50G6P must be made on the phase current channel base.

To understand the operation of *Figure 4.12* and *Figure 4.13*, follow the explanation given for *Figure 4.1*, *Figure 4.2*, and *Figure 4.3* in the preceding subsection *Phase Instantaneous/ Definite-Time Overcurrent Elements on page 4.1*, substituting ground current I_G (see *Ground Switch Logic on page 4.117*) for phase currents and substituting like settings and Relay Word bits.

Settings Ranges

POSSIBLE EXTRA 2-CYCLE DELAY

For 50G1P–50G6P elements with settings less than 0.050 A secondary (on the phase current base), or when Relay Word bit GNDSW is asserted, there is an additional 2-cycle time delay on the ground instantaneous (50G1–50G6) and definite-time (50G1T–50G4T) element(s). Any time delay provided by definite-time settings 50G1D–50G4D is in addition to this 2-cycle time delay.

Setting range for pickup settings 50G1P–50G6P:

0.005–20.000 A secondary in 0.001-A steps

(on channel IN base*, when Global setting EGNDSW := Y and Group setting CTR = CTRN)

0.005–[20 • (CTR/CTRN)] A secondary in 0.001-A steps

(on channel IN base, when Global setting EGNDSW := Y and Group setting CTR ≠ CTRN)

0.010–20.000 A secondary in 0.001-A steps

(on IA, IB, IC base, when Global setting EGNDSW := N)

* **Note:** in the case where EGNDSW := Y and CTR = CTRN, there is no difference between the IN current base and the IA, IB, IC current base. This is the standard configuration for the SEL-651R-2.

Setting range for definite-time settings 50G1D–50G4D:

0.00–16000.00 cycles, in 0.25-cycle steps

Accuracy

See *Specifications on page 1.9*.

Pickup and Reset Time Curves

See *Figure 4.8* and *Figure 4.9*.

50G1P Setting Example When EGNDSW := Y and CTR ≠ CTRN

In applications where a separate CT is connected to the neutral channel of the SEL-651R-2, the CT ratio is often different than the phase CTs (connected to recloser control terminals I1, I2, I3). If the neutral CT is measuring zero-sequence current from the same line or bus location as the phase CTs, make Global setting EGNDSW := Y and enter the proper CTR and CTRN values in the *Group Settings on page SET.8*.

The SEL-651R-2 ground overcurrent pickup settings must be made on the channel IN base. In this example, the system has 1000:1 phase CTs, a 100:1 neutral CT, and a desired pickup level for a ground element of 75 A primary ($3I_0$).

Make Global setting EGNDSW := Y and Group settings CTR := 1000.0 and CTRN := 100.0. To determine the proper setting for 50G1P, the primary pickup value (75 A) must be converted to secondary units on the channel IN base.

$$\text{Pickup in secondary}_{(\text{IN base})} = (\text{pickup in primary}) / \text{CTR}$$

Equation 4.1

Example pickup = $75.0 / 100 = 0.750$ A secondary

Make settings

E50G := 1

50G1P := 0.750 A

With the calculation method shown in *Equation 4.1*, the phase CT ratio is not used. If the SEL-651R-2 is being installed at a location that already had the ground instantaneous overcurrent setting value calculated on the phase current base, the pickup value must be converted to the IN current base.

Continuing with the example, if the secondary ground trip value was provided on the phase CT base, (use *Equation 4.2* to obtain $= 75.0 / 1000 = 0.075$ A), the secondary value must be converted to the IN base prior to entry in the SEL-651R-2 (using *Equation 4.3*).

$$\text{Pickup in secondary}_{(\text{Phase CT base})} = (\text{pickup in primary}) / \text{CTR}$$

Equation 4.2

(Where CTR is the SEL-651R-2 Group setting.)

$$\text{Pickup in secondary}_{(\text{IN base})} = \text{Pickup (IA, IB, IC base)} \cdot (\text{CTR} / \text{CTRN})$$

Equation 4.3

(Where CTR and CTRN are the SEL-651R-2 Group settings.)

Example pickup = Pickup (Phase CT base) • (CTR/CTRN) = 0.075 A • 1000/100 = 0.750 A. The two calculation methods yield the same result.

NOTE: Do not use elements 50G1–50G4 for load unbalance current detection if the fault locator is enabled (setting EFLOC := Y). Set elements 50G1–50G4 above load unbalance current levels so that the fault locator will work correctly. Elements 50G5 and 50G6 may be used for load unbalance current detection.




Figure 4.12 Levels 1 Through 4 Ground Instantaneous/Definite-Time Overcurrent Elements




Figure 4.13 Levels 5 Through 6 Ground Instantaneous Overcurrent Elements

Negative-Sequence Instantaneous/Definite-Time Overcurrent Elements

Important: See *Setting Negative-Sequence Overcurrent Elements on page 4.146* for information on setting negative-sequence overcurrent elements.

Four levels of negative-sequence instantaneous/definite-time overcurrent elements are available. Two additional levels of negative-sequence instantaneous overcurrent elements (Levels 5 and 6) are also available. The different levels are enabled with the E50Q enable setting, as shown in *Figure 4.14* and *Figure 4.15*.

To understand the operation of *Figure 4.14* and *Figure 4.15*, follow the explanation given for *Figure 4.1*, *Figure 4.2*, and *Figure 4.3* in the preceding subsection *Phase Instantaneous/ Definite-Time Overcurrent Elements on page 4.1*, substituting negative-sequence current $3I_2$ [$3I_2 = I_A + a^2 \cdot I_B + a \cdot I_C$ (ABC rotation), $3I_2 = I_A + a^2 \cdot I_C + a \cdot I_B$ (ACB rotation)], where $a = 1 \angle 120^\circ$ and $a^2 = 1 \angle -120^\circ$] for phase currents and substituting like settings and Relay Word bits.

Settings Ranges

Setting range for pickup settings 50Q1P–50Q6P:

0.05–20.00 A secondary

Setting range for definite-time settings 50Q1D–50Q4D:

0.00–16000.00 cycles in 0.25-cycle steps

NOTE: Do not use elements 50Q1–50Q4 for load unbalance current detection if the fault locator is enabled (setting EFLOC := Y). Set elements 50Q1–50Q4 above load unbalance current levels so that the fault locator works correctly. Elements 50Q5 and 50Q6 may be used for load unbalance current detection.




Figure 4.14 Levels 1 Through 4 Negative-Sequence Instantaneous/Definite-Time Overcurrent Elements




Figure 4.15 Levels 5 Through 6 Negative-Sequence Instantaneous Overcurrent Elements

Accuracy

See *Specifications on page 1.9*.

Pickup and Reset Time Curves

See *Figure 4.8* and *Figure 4.9*.

Time-Overcurrent Elements

The SEL-651R-2 includes seven dual-characteristic time-overcurrent elements, listed in *Table 4.1*.

Table 4.1 Time-Overcurrent Elements in the SEL-651R-2

Name	Figure	Output Relay Word Bits	Enable Setting	Controlling SELogic Equations
Maximum Phase	<i>Figure 4.16</i>	51P, 51PT, 51PR, 51PS	E51P	51PTC, 51PSW
A-Phase	<i>Figure 4.17</i>	51A, 51AT, 51AR, 51AS	E51ABC	51ATC, 51ASW
B-Phase	<i>Figure 4.18</i>	51B, 51BT, 51BR, 51BS	E51ABC	51BTC, 51BSW
C-Phase	<i>Figure 4.19</i>	51C, 51CT, 51CR, 51CS	E51ABC	51CTC, 51CSW
Neutral #1	<i>Figure 4.20</i>	51N1, 51NIT, 51N1R, 51N1S	E51N1	51N1TC, 51N1SW
Neutral #2	<i>Figure 4.21</i>	51N2, 51N2T, 51N2R, 51N2S	E51N2	51N2TC, 51N2SW
Ground #1	<i>Figure 4.22</i>	51G1, 51G1T, 51G1R, 51G1S	E51G1	51G1TC, 51G1SW
Ground #2	<i>Figure 4.23</i>	51G2, 51G2T, 51G2R, 51G2S	E51G2	51G2TC, 51G2SW
Negative-Sequence	<i>Figure 4.24</i>	51Q, 51QT, 51QR, 51QS	E51Q	51QTC, 51QSW
Voltage Controlled	<i>Figure 4.25</i>	51VC, 51VCT, 51VCR	E51V	51VCTC
Voltage Restrained	<i>Figure 4.27</i>	51VR, 51VRT, 51VRR	E51V	51VRTC

The time-overcurrent elements in *Table 4.1* are run in alternating processing intervals:

- The phase time-overcurrent elements in one processing interval
- The neutral-, ground-, and negative-sequence time-overcurrent elements in the following processing interval

Each time-overcurrent element is run twice per power system cycle. If the SELOGIC control equations in *Table 4.1* are set with rising or falling edge trigger operators (see *Table 7.1*), then there is the possibility that the logical 0 to logical 1 (or 1 to 0) transition of some logic will be missed because of the time-overcurrent elements not being run every processing interval.

See the figures referenced in *Table 4.1* for a block diagram of each element.

Enable Settings

The dual-characteristic feature allows one of two setting characteristics, labeled J and K, to be used in each time-overcurrent element under SELOGIC control. The dual-characteristic feature is only active for a particular element when the enable setting is set to 2. See *Table 4.1* for the enable setting names.

If the enable setting for a time-overcurrent element is set to 1, the time-overcurrent element only operates from the J characteristic.

If the enable setting for a time-overcurrent element is set to 2, the time-overcurrent element operates from the J or the K characteristic, depending on a Relay Word bit controlled by a SELOGIC control equation, as shown in *Table 4.2*.

Table 4.2 Effect of Enable and Characteristic Switch Settings on 51_a Elements

Enable Setting	Characteristic Switch Setting	Controlling Relay Word Bit	J Characteristic	K Characteristic
E51__ := N	None	N/A	Disabled	Disabled
E51__ := 1	None	N/A	Active	Disabled
E51__ := 2	51_SW	51_S	Active when 51_S = logical 0	Active when 51_S = logical 1

^a The “__” represents P, A, B, C, N1, N2, G1, G2, or Q.

Table 4.3 51V Element Enables for Single Characteristics

Enable Setting	Characteristic Switch Setting	Controlling Relay Word Bit	J Characteristic	K Characteristic
E51V := R	None	N/A	Active ^a	Disabled
E51V := C	None	N/A	Active ^a	Disabled

^a Single characteristic operation.

Characteristic Switch Setting

Refer to the figures referenced in *Table 4.1*. Any one of these figures helps in understanding characteristic switching.

The characteristic switch setting, 51_SW, acts as a request to change the active characteristic. The Relay Word bit 51_S will normally mimic the state of the characteristic switch setting 51_SW. To prevent a change in characteristic during a power system fault, the 51_SW setting is ignored if the time-overcurrent element is picked up (Relay Word bit 51__ is asserted). In this case, the 51_S Relay Word bit will remain at its previous state (just before 51__ asserted) as long as the element remains picked up. After the time-overcurrent element drops out (Relay Word bit 51__ deasserts), the 51_S Relay Word bit again follows the 51_SW setting.

Make the characteristic switch setting, 51_SW, only when the enable setting E51__ := 2. When E51__ := 1, the 51_SW setting is not presented in the **SHO** or **SET** commands (see *Section 10: Communications*) and it is internally set to logical 0.

Relay Word Bits

The time-overcurrent elements each use four Relay Word bits, as shown in *Table 4.1*. The J and the K characteristics share the same Relay Word bits, because only one of J or K characteristics can be active at any time.

The standard event reports indicate which characteristic is in effect for each time-overcurrent element by the use of uppercase or lowercase letters in the digital status columns—see *Table 12.5*.

Torque Control

Each of the dual-characteristic time-overcurrent elements are supervised by a torque-control SELOGIC equation setting (see *Table 4.1*). The torque-control equation controls the entire element, regardless of which characteristic, J or K, is in use.

Maximum-Phase Time-Overcurrent Elements

The maximum-phase time-overcurrent element is a dual-characteristic element that operates on the maximum-phase current (maximum of I_A , I_B , or I_C). See *Table 4.1* for figure references, enable settings, Relay Word bits, and controlling SELOGIC equation names.

Settings Ranges

The 51PT maximum-phase time-overcurrent element settings are shown in *Table 4.4*.

Table 4.4 Maximum-Phase Time-Overcurrent Element Settings

Setting ^a	Definition	Range
51PJP	Pickup	0.05–3.20 A secondary
51PKP		
51PJC	Curve type	U1–U5 (U.S. curves; see <i>Table 9.5</i>), C1–C5 (IEC curves; see <i>Table 9.6</i>), recloser curves (see <i>Table 9.7</i>)
51PKC		
51PJTD	Time dial (has no multiplying effect on constant time adder or minimum response time)	0.50–15.00 (U.S. curves), 0.05–1.00 (IEC curves), 0.10–30.00 (recloser curves)
51PKTD		
51PJRS ^b	Electromechanical reset timing	Y, N
51PKRS		
51PJCT	Constant time adder—adds additional time to curve	0.00–60.00 cycles (no effect if set = 0.00)
51PKCT		
51PJMR	Minimum response time—flattens curve at set time; curve can operate no faster than this set time	0.00–60.00 cycles (no effect if set = 0.00)
51PKMR		
51PTC ^c	SELOGIC control equation torque-control setting	Relay Word bits referenced in <i>Table F.1</i> or set directly to logical 1 (= 1)
51PSW ^d	SELOGIC characteristic switch setting	Relay Word bits referenced in <i>Table F.1</i>

^a Dual-Characteristic Time-Overcurrent element settings: the letters J and K in the setting names represent the two characteristics.

^b The electromechanical reset setting (51PJRS) is not available when the curve selection setting (51PJC) is set to a recloser curve. In this situation, 51PJRS is effectively set to N internally. Similarly, setting 51PKRS is not available when setting 51PKC is set to a recloser curve.

^c SELOGIC control equation torque-control setting (e.g., 51PTC) cannot be set directly to logical 0 or NA.

^d SELOGIC Characteristic Switch Setting (51PSW) is available only when E51P := 2. 51PSW cannot be set to NA.

See *Time-Overcurrent Curves* on page 9.4 for curve selection details.

NOTE: Do not use these elements for load current detection if the fault locator is enabled (setting EFLOC := Y). Set these elements above load current levels so that the fault locator will work correctly. Use the 50L element instead for load current detection (see Figure 5.6).




Figure 4.16 Maximum-Phase Dual-Characteristic Time-Overcurrent Element 51PT

Accuracy

See *Specifications on page 1.9*.

Logic Outputs (51PT Element Example)

The resultant logic outputs in *Figure 4.16* are shown in *Table 4.5*.

Table 4.5 Maximum-Phase Time-Overcurrent Element Logic Outputs

Relay Word Bit	Definition/Indication	Application
51P	Maximum-phase current, I_p , is greater than phase time-overcurrent element pickup setting 51PJP or 51PKP (depending on 51PS status).	Element pickup testing/indication or fault indication (see FAULT in <i>Table 5.2</i> and ABOVE MIN TRIP in <i>Table 5.3</i>)
51PT	Phase time-overcurrent element is timed out on its curve.	Tripping and other control applications (see <i>Trip Logic on page 5.1</i>)
51PR	Phase time-overcurrent element is fully reset.	Element reset testing or other control applications
51PS	Maximum-phase time-overcurrent element is operating on the K characteristic.	Indication, targeting, and event reporting

Torque-Control Switch Operation (51PT Element Example)

The maximum-phase time-overcurrent element J characteristic settings are used in this example, which corresponds to the case where E51P := 1, or where E51P := 2 and the characteristic switch setting 51PSW = logical 0. The same torque-control behavior applies to the K characteristic (when 51PSW = logical 1), with the J replaced with K in the settings listed throughout the example.

Torque-Control Switch Closed

The pickup comparator in *Figure 4.16* compares the pickup setting (51PJP) to the maximum-phase current, I_P , if the torque-control switch is closed. I_P is also routed to the curve timing/reset timing functions. The Relay Word bit logic outputs operate as follows with the torque-control switch closed:

$51P = 1$ (logical 1)	if $I_P >$ pickup setting 51PJP and the phase time-overcurrent element is timing or is timed out on its curve
0 (logical 0)	if $I_P \leq$ pickup setting 51PJP
$51PT = 1$ (logical 1)	if $I_P >$ pickup setting 51PJP and the phase time-overcurrent element is timed out on its curve
0 (logical 0)	if $I_P >$ pickup setting 51PJP and the phase time-overcurrent element is timing, but not yet timed out on its curve
0 (logical 0)	if $I_P \leq$ pickup setting 51PJP
$51PR = 1$ (logical 1)	if $I_P \leq$ pickup setting 51PJP and the phase time-overcurrent element is fully reset
0 (logical 0)	if $I_P \leq$ pickup setting 51PJP and the phase time-overcurrent element is timing to reset (not yet fully reset)
0 (logical 0)	if $I_P >$ pickup setting 51PJP and the phase time-overcurrent element is timing or is timed out on its curve

Torque-Control Switch Open

If the torque-control switch in *Figure 4.16* is open, maximum-phase current, I_P , cannot get through to the pickup comparator (setting 51PJP) and the curve timing/reset timing functions. For example, suppose that the torque-control switch is closed, I_P is:

$$I_P > \text{pickup setting 51PJP}$$

and the phase time-overcurrent element is timing or is timed out on its curve. If the torque-control switch is then opened, I_P effectively appears as a magnitude of zero (0) to the pickup comparator:

$$I_P = 0 \text{ A (effective)} < \text{pickup setting 51PJP}$$

resulting in Relay Word bit 51P deasserting to logical 0. I_P also effectively appears as a magnitude of zero (0) to the curve timing/reset timing functions, resulting in Relay Word bit 51PT also deasserting to logical 0. The phase time-overcurrent element then starts to time to reset. Relay Word bit 51PR asserts to logical 1 when the phase time-overcurrent element is fully reset.

Torque-Control Setting

Refer to *Figure 4.16*.

SELOGIC control equation torque-control settings (e.g., 51PTC) cannot be set directly to logical 0 or NA. The following are setting examples of SELOGIC control equation torque-control setting 51PTC for phase time-overcurrent element 51PT.

51PTC := 1	Setting 51PTC set directly to logical 1: Torque-control switch is closed and maximum-phase time-overcurrent element 51PT is enabled. Note: Some of the overcurrent element SELOGIC control equation torque-control settings are set directly to logical 1 (e.g., 51PTC := 1) for the factory-default settings. See <i>Factory-Default Settings</i> on page 9.63 for a list of the factory-default settings.
51PTC := IN105	<p>Input IN105 deasserted (51PTC := IN105 = logical 0): The torque-control switch opens and maximum-phase time-overcurrent element 51PT is defeated and nonoperational, regardless of any other setting.</p> <p>Input IN105 asserted (51PTC := IN105 = logical 1): The torque-control switch closes and maximum-phase time-overcurrent element 51PT is enabled.</p>

Reset Timing Details (51PT Element Example)

The maximum-phase time-overcurrent element J characteristic settings are used in this example, which corresponds to the case where E51P := 1, or where E51P := 2, and the characteristic switch setting 51PSW := logical 0. The same reset timing behavior applies to the K characteristic (when 51PSW := logical 1), with the “J” replaced with “K” in the settings listed throughout the example. The J and K characteristics may have different reset settings, for example: 51PJRS := Y and 51PKRS := N. If the characteristic is switched while the element is performing reset timing, the new characteristic will start in the fully reset position.

Refer to *Figure 4.16*.

Any time current I_p goes above pickup setting 51PJP and the phase time-overcurrent element starts timing, Relay Word bit 51PR (reset indication) = logical 0. If the phase time-overcurrent element times out on its curve, Relay Word bit 51PT (curve time-out indication) = logical 1.

Setting 51PJRS := Y

If electromechanical reset timing setting 51PJRS := Y, the maximum-phase time-overcurrent element reset timing emulates electromechanical reset timing (see *Table 9.5* and *Table 9.6*). If maximum-phase current, I_p , goes above pickup setting 51PJP (element is timing or already timed out) and then current I_p goes below 51PJP, the element starts to time to reset, emulating electromechanical reset timing. Relay Word bit 51PR (resetting indication) = logical 1 when the element is fully reset.

Setting 51PRS := N

If reset timing setting 51PJRS := N, element 51PT reset timing has a 1-cycle dropout. If current I_p goes above pickup setting 51PJP (element is timing or already timed out) and then current I_p goes below pickup setting 51PJP, there is a 1-cycle delay before the element fully resets. Relay Word bit 51PR (reset indication) = logical 1 when the element is fully reset.

Single-Phase Time-Overcurrent Elements

The single-phase time-overcurrent elements 51AT, 51BT, and 51CT are dual-characteristic elements that operate on phase currents I_A , I_B , and I_C , respectively. See *Table 4.1* for figure references, enable setting, Relay Word bits, and controlling SELOGIC equation names.

The single-phase elements operate on the individual phase currents, subject to assignment by setting IPCONN—see *Table 9.8*.

The 51AT, 51BT, and 51CT elements are controlled by the enable setting E51ABC. There are separate torque-control and characteristic switch SELOGIC control equation settings for each of the single-phase time-overcurrent elements.

To understand the operation of *Figure 4.17–Figure 4.19*, follow the explanation given for *Figure 4.16* in the preceding subsection *Maximum-Phase Time-Overcurrent Elements* on page 4.15, substituting current I_A , I_B , or I_C (A-phase, B-phase, or C-phase current) for maximum-phase current I_P and substituting like settings and Relay Word bits.

Settings Ranges

The single-phase time-overcurrent element settings are shown in *Table 4.6*:

Table 4.6 A-, B-, or C-Phase Time-Overcurrent Element Settings

Setting ^{a,b}	Definition	Range
51nJP 51nKP	Pickup	0.05–3.20 A secondary
51nJC 51nKC	Curve type	U1–U5 (U.S. curves; see <i>Table 9.5</i>), C1–C5 (IEC curves; see <i>Table 9.6</i>), recloser curves (see <i>Table 9.7</i>)
51nJTD 51nKTD	Time dial (has no multiplying effect on constant time adder or minimum response time)	0.50–15.00 (U.S. curves), 0.05–1.00 (IEC curves), 0.10–30.00 (recloser curves)
51nJRS ^c 51nKRS	Electromechanical reset timing	Y, N
51nJCT 51nKCT	Constant time adder—adds additional time to curve	0.00–60.00 cycles (no effect if set = 0.00)
51nJMR 51nKMR	Minimum response time—flattens curve at set time; curve can operate no faster than this set time	0.00–60.00 cycles (no effect if set = 0.00)
51nTC ^d	SELOGIC control equation torque-control setting	Relay Word bits referenced in <i>Table F.1</i> or set directly to logical 1 (= 1)
51nSW ^e	SELOGIC characteristic switch setting	Relay Word bits referenced in <i>Table F.1</i>

^a Dual-Characteristic Time-Overcurrent element settings: the letters J and K in the setting names represent the two characteristics.

^b n = A, B, or C.

^c The electromechanical reset setting (51nJRS) is not available when the curve selection setting (51nJC) is set to a recloser curve. In this situation, 51nJRS is effectively set to N internally. Similarly, setting 51nKRS is not available when setting 51nKC is set to a recloser curve.

^d SELOGIC control equation torque-control setting (e.g., 51nTC) cannot be set directly to logical 0 or NA.

^e SELOGIC Characteristic Switch Setting (51nSW) is available only when E51ABC := 2. 51nSW cannot be set to NA.

See *Time-Overcurrent Curves* on page 9.4 for curve selection details.

NOTE: Do not use these elements for load current detection if the fault locator is enabled (setting EFLOC := Y). Set these elements above load current levels so that the fault locator will work correctly. Use the 50L element instead for load current detection (see Figure 5.6).




Figure 4.17 A-Phase Time-Overcurrent Element 51AT

NOTE: Do not use these elements for load current detection if the fault locator is enabled (setting EFLOC := Y). Set these elements above load current levels so that the fault locator will work correctly. Use the 50L element instead for load current detection (see Figure 5.6).




Figure 4.18 B-Phase Time-Overcurrent Element 51BT

NOTE: Do not use these elements for load current detection if the fault locator is enabled (setting EFLLOC := Y). Set these elements above load current levels so that the fault locator will work correctly. Use the 50L element instead for load current detection (see Figure 5.6).




Figure 4.19 C-Phase Time-Overcurrent Element 51CT

Accuracy

See *Specifications on page 1.9*.

Neutral Time-Overcurrent Elements

GLOBAL SETTING EGNDWSW
See Ground Switch Logic on page 4.117.

When Global setting EGNDWSW := N, two dual-characteristic neutral time-overcurrent elements 51N1T and 51N2T are available. They operate on channel IN current. See *Table 4.1* for figure references, enable settings, Relay Word bits, and controlling SELOGIC equation names.

The neutral time-overcurrent elements 51N1T and 51N2T are controlled by enable settings E51N1 and E51N2, respectively. The neutral time-overcurrent elements are independent, with separate torque-control and characteristic switch SELOGIC control equation settings.

When Global setting EGNDWSW := Y (factory default), the E51N1 and E51N2 enable settings are forced to N, disabling the neutral time-overcurrent elements. The ground time-overcurrent elements described in *Ground Time-Overcurrent Elements on page 4.23* are still available.

To understand the operation of *Figure 4.20* and *Figure 4.21*, follow the explanation given for *Figure 4.16* in *Maximum-Phase Time-Overcurrent Elements on page 4.15*, substituting channel IN current for maximum-phase current IP and substituting like settings and Relay Word bits.




Figure 4.20 Neutral Time-Overcurrent Element 51N1T




Figure 4.21 Neutral Time-Overcurrent Element 51N2T

Settings Ranges

The neutral time-overcurrent element settings are shown in *Table 4.7*.

Table 4.7 Neutral Time-Overcurrent Element Settings

Setting ^{a,b}	Definition	Range
51NnJP 51NnKP	Pickup	0.005–0.640 A secondary in 0.001 A steps
51NnJC 51NnKC	Curve type	U1–U5 (U.S. curves; see <i>Table 9.5</i>), C1–C5 (IEC curves; see <i>Table 9.6</i>), recloser curves (see <i>Table 9.7</i>)
51NnJTD 51NnKTD	Time dial (has no multiplying effect on constant time adder or minimum response time)	0.50–15.00 (U.S. curves), 0.05–1.00 (IEC curves), 0.10–30.00 (recloser curves)
51NnJRS ^c 51NnKRS	Electromechanical reset timing	Y, N
51NnJCT 51NnKCT	Constant time adder—adds additional time to curve	0.00–60.00 cycles (no effect if set = 0.00)
51NnJMR 51NnKMR	Minimum response time—flattens curve at set time; curve can operate no faster than this set time	0.00–60.00 cycles (no effect if set = 0.00)
51NnTC ^d	SELOGIC control equation torque-control setting	Relay Word bits referenced in <i>Table F.1</i> or set directly to logical 1 (= 1)
51NnSW ^e	SELOGIC characteristic switch setting	Relay Word bits referenced in <i>Table F.1</i>

^a Dual-Characteristic Time-Overcurrent element settings: the letters J and K in the setting names represent the two characteristics.

^b n = 1 or 2.

^c The electromechanical reset setting (51NnJRS) is not available when the curve selection setting (51NnJC) is set to a recloser curve. In this situation, 51NnJRS is effectively set to N internally. Similarly, setting 51NnKRS is not available when setting 51NnKC is set to a recloser curve.

^d SELOGIC control equation torque-control setting (e.g., 51NnTC) cannot be set directly to logical 0 or NA.

^e SELogic Characteristic Switch Setting (51NnSW) is only available when E51Nn := 2. 51NnSW cannot be set to NA.

See *Time-Overcurrent Curves* on page 9.4 for curve selection details.

Accuracy

See *Specifications* on page 1.9.

Ground Time-Overcurrent Elements

Two dual-characteristic ground time-overcurrent elements 51G1T and 51G2T are always available. They operate on ground current I_G that comes from one of two sources:

- Channel IN current
- Calculated residual-ground current $3I_0 = I_A + I_B + I_C$
(vector summation)

See *Table 4.1* for figure references, enable settings, Relay Word bits, and controlling SELOGIC equation names.

The ground overcurrent elements 51G1T and 51G2T are controlled by enable settings E51G1 and E51G2, respectively. The ground time-overcurrent elements are independent, with separate torque-control and characteristic switch SELOGIC control equation settings.

When Global setting EGNDST := Y, ground current I_G is automatically switched between the following:

- Channel IN current (for low ground current values)
- Calculated residual-ground current $3I_0 = I_A + I_B + I_C$
(for higher ground current values)

EGNDST, CTR, AND CTRN SETTINGS CONFIGURATIONS

See Table 4.38.

CHANNEL IN WIRING CONFIGURATIONS

See Table 4.38.

PHASE CURRENT CHANNEL ASSIGNMENTS

Made with Global setting IPConn (see Table 9.8)

RESIDUALLY CONNECTED CHANNEL IN

The following figures show the factory-default wiring for channel IN wired residually with the phase current channels for the various recloser applications: Figure 2.54, Figure 2.57, Figure 2.60, Figure 2.64, Figure 2.67, Figure 2.70, Figure 2.73, Figure 2.75, Figure 2.76, Figure 2.81, and Figure 2.82.

This gives the ground time-overcurrent elements the widest range for pickup settings and operating current. It especially provides for increased sensitivity at lower ground current values. In this application, the pickup settings 51G1JP, 51G1KP, 51G2JP, and 51G2KP must be made on the channel IN current base.

Factory defaults (see Scenario 1 in *Table 4.38*):

- Global setting EGNDSW := Y
- Channel IN wired residually with the phase current channels

Therefore, the phase channel current base is the same as the channel IN current base and the respective current transformer ratio settings should be set the same ($CTR = CTRN$).

If uncommon Scenario 2 in *Table 4.38* is true for an SEL-651R-2 installation, then refer to *50G1P Setting Example When EGNDSW := Y and CTR ≠ CTRN on page 4.10* for guidelines on making like pickup settings 51G1JP, 51G1KP, 51G2JP, and 51G2KP on the channel IN current base.

When Global setting EGNDSW := N (see Scenarios 3 and 4 in *Table 4.38*), ground current I_G is fixed on the calculated residual-ground current $3I_0 = I_A + I_B + I_C$ (vector summation). In this application, the pickup settings 51G1JP, 51G1KP, 51G2JP, and 51G2KP must be made on the phase current channel base.

To understand the operation of *Figure 4.22* and *Figure 4.23*, follow the explanation given for *Figure 4.16* in the preceding subsection *Maximum-Phase Time-Overcurrent Elements on page 4.15*, substituting ground current I_G for maximum-phase current I_P and substituting like settings and Relay Word bits.

NOTE: Do not use these elements for load unbalance current detection if the fault locator is enabled (setting EFLOC := Y). Set these elements above load unbalance current levels so that the fault locator will work correctly.




Figure 4.22 Ground Time-Overcurrent Element 51G1T

NOTE: Do not use these elements for load unbalance current detection if the fault locator is enabled (setting EFLOC := Y). Set these elements above load unbalance current levels so that the fault locator will work correctly.




Figure 4.23 Ground Time-Overcurrent Element 51G2T

Settings Ranges

The ground time-overcurrent element settings are shown in *Table 4.8*.

Table 4.8 Ground Time-Overcurrent Element Settings (Sheet 1 of 2)

Setting ^{a,b}	Definition	Range
51GnJP 51GnKP	Pickup	0.005–3.200 A secondary in 0.001 A steps (on channel IN base ^c , when Global setting EGNDSW := Y and Group setting CTR = CTRN) 0.005–[3.2 • (CTR/CTRn)] A secondary in 0.001 A steps (on channel IN base ^c , when Global setting EGNDSW := Y and Group setting CTR ≠ CTRn) 0.020–3.200 A secondary in 0.001 A steps (on IA, IB, IC base ^c , when Global setting EGNDSW := N)
51GnJC 51GnKC	Curve type	U1–U5 (U.S. curves; see <i>Table 9.5</i>), C1–C5 (IEC curves; see <i>Table 9.6</i>), recloser curves (see <i>Table 9.7</i>)
51GnJTD 51GnKTD	Time dial (has no multiplying effect on constant time adder or minimum response time)	0.50–15.00 (U.S. curves), 0.05–1.00 (IEC curves), 0.10–30.00 (recloser curves)
51GnJRS ^d 51GnKRS	Electromechanical reset timing	Y, N
51GnJCT 51GnKCT	Constant time adder—adds additional time to curve	0.00–60.00 cycles (no effect if set = 0.00)
51GnJMR 51GnKMR	Minimum response time—flattens curve at set time; curve can operate no faster than this set time	0.00–60.00 cycles (no effect if set = 0.00)

Table 4.8 Ground Time-Overcurrent Element Settings (Sheet 2 of 2)

Setting ^{a,b}	Definition	Range
51GnTC ^e	SELOGIC control equation torque-control setting	Relay Word bits referenced in <i>Table F.1</i> or set directly to logical 1 (=1)
51GnSW ^f	SELOGIC characteristic switch setting	Relay Word bits referenced in <i>Table F.1</i>

^a Dual-Characteristic Time-Overcurrent element settings: the letters J and K in the setting names represent the two characteristics.

^b n = 1 or 2.

^c In the case where EGNDSW := Y and CTR = CTRN, there is no difference between the IN current base and the IA, IB, IC current base. This is the standard configuration for the SEL-651R-2. The scaling considerations for the ground time-overcurrent elements are identical to the ground instantaneous/definite-time overcurrent elements—see 50G1P Setting Example When EGNDSW := Y and CTR ≠ XTPN on page 4.10.

^d The electromechanical reset setting (51GnJRS) is not available when the curve selection setting (51GnJC) is set to a recloser curve. In this situation, 51GnJRS is effectively set to N internally. Similarly, setting 51GnKRS is not available when setting 51GnKC is set to a recloser curve.

^e SELOGIC control equation torque-control setting (e.g., 51GnTC) cannot be set directly to logical 0 or NA.

^f SELogic Characteristic Switch Setting (51GnSW) is only available when E51Gn := 2. 51GnSW cannot be set to NA.

See *Time-Overcurrent Curves* on page 9.4 for curve selection details.

Accuracy

See *Specifications* on page 1.9.

Negative-Sequence Time-Overcurrent Element

The negative-sequence time-overcurrent element 51QT is a dual-characteristic element that operates from the calculated negative-sequence currents $3I_2$. See *Table 4.1* for figure references, enable settings, Relay Word bits, and controlling SELOGIC equation names.

The 51QT element is controlled by the enable setting E51Q.

NOTE: Do not use these elements for load unbalance current detection if the fault locator is enabled (setting EFLOC := Y). Set these elements above load unbalance current levels so that the fault locator will work correctly.




Figure 4.24 Negative-Sequence Time-Overcurrent Element 51QT

IMPORTANT: See Setting Negative-Sequence Time-Overcurrent Elements on page 4.146 for information on setting negative-sequence overcurrent elements.

To understand the operation of *Figure 4.24*, follow the explanation given for *Figure 4.16* in the preceding subsection *Maximum-Phase Time-Overcurrent Elements* on page 4.15, substituting negative-sequence current

$3I_2$ [$3I_2 = I_A + a^2 \cdot I_B + a \cdot I_C$ (ABC rotation), $3I_2 = I_A + a^2 \cdot I_C + a \cdot I_B$ (ACB rotation), where $a = 1 \angle 120^\circ$ and $a^2 = 1 \angle -120^\circ$] for maximum-phase current I_P and substituting like settings and Relay Word bits.

Settings Ranges

The negative-sequence time-overcurrent element settings are shown in *Table 4.9*.

Table 4.9 Negative-Sequence Time-Overcurrent Element Settings

Setting ^a	Definition	Range
51QJP	Pickup	0.05–3.20 A secondary
51QKP		
51QJC	Curve type	U1–U5 (U.S. curves; see <i>Table 9.5</i>), C1–C5 (IEC curves; see <i>Table 9.6</i>), recloser curves (see <i>Table 9.7</i>)
51QKC		
51QJTD	Time dial (has no multiplying effect on constant time adder or minimum response time)	0.50–15.00 (U.S. curves), 0.05–1.00 (IEC curves), 0.10–30.00 (recloser curves)
51QKTD		
51QJRS ^b	Electromechanical reset timing	Y, N
51QKRS		
51QJCT	Constant time adder—adds additional time to curve	0.00–60.00 cycles (no effect if set = 0.00)
51QKCT		
51QJMR	Minimum response time—flattens curve at set time; curve can operate no faster than this set time	0.00–60.00 cycles (no effect if set = 0.00)
51QKMR		
51QTC ^c	SELOGIC control equation torque-control setting	Relay Word bits referenced in <i>Table F.1</i> or set directly to logical 1 (= 1)
51QSW ^d	SELOGIC characteristic switch setting	Relay Word bits referenced in <i>Table F.1</i>

^a Dual-Characteristic Time-Overcurrent element settings: the letters J and K in the setting names represent the two characteristics.

^b The electromechanical reset setting (51QJRS) is not available when the curve selection setting (51QJC) is set to a recloser curve. In this situation, 51QJRS is effectively set to "N" internally. Similarly, setting 51QKRS is not available when setting 51QKC is set to a recloser curve.

^c SELOGIC control equation torque-control setting (e.g., 51QTC) cannot be set directly to logical 0 or NA.

^d SELOGIC Characteristic Switch Setting (51QSW) is available only when E51Q := 2. 51QSW cannot be set to NA.

See *Time-Overcurrent Curves* on page 9.4 for curve selection details.

Accuracy

See *Specifications* on page 1.9.

Voltage-Restrained/Controlled Maximum-Phase Inverse-Time Overcurrent Elements

The voltage-restrained/controlled maximum-phase inverse-time overcurrent element is a single-characteristic element that operates on the maximum-phase current (maximum of I_A , I_B , or I_C). The voltage-restrained (51VR) and voltage-controlled (51VC) elements are enabled by configuring the E51V setting. One of these elements is typically selected to be used for system phase fault backup protection to trip the recloser control in the event of an uncleared phase fault on the system. The 51VR/51VC elements in the recloser control are intended for applications in which a generation source is current limited and fault conditions are expected to be close to nominal current levels but accompanied by a measurable sag in voltage.

The voltage-controlled maximum-phase inverse-time overcurrent element, 51VC, operates when its torque-control setting, 51VCTC, is equal to logical 1. The 51VC element operates only when the VSELECT measured voltage is less than the 51V27P setting.

The voltage-restrained maximum-phase inverse-time overcurrent element, 51VR, also includes a torque-control setting, 51VRTC. However, the 51VR element operation is fundamentally different in that the element pickup setting

is reduced automatically as the VSELECT measured voltage decreases during a fault. When the measured voltage is 100 percent of the VNOM setting, the 51VR element operates based on 100 percent of its pickup setting, 51VRP. As the measured voltage drops, the recloser control decreases the element pickup by a similar amount, down to 12.5 percent of nominal voltage. For voltages lower than 12.5 percent, the recloser control uses an effective pickup that is 12.5 percent of the 51VRP setting. See *Table 4.1* for figure references, enable settings, Relay Word bits, and controlling SELOGIC equation names.

Settings Ranges

The 51VR and 51VC voltage-controlled/restrained maximum-phase time-overcurrent element settings are shown in *Table 4.10*.

Table 4.10 51VC/51VR Voltage-Controlled/Restrained Time-Overcurrent Element Settings


Setting ^a	Definition	Range
51VRP	Pickup	0.05–3.20 A secondary
51VCP		
51VRC	Curve type	U1–U5 (U.S. curves; see <i>Table 9.5</i>), C1–C5 (IEC curves; see <i>Table 9.6</i>)
51VCC		
51VRTD	Time dial (has no multiplying effect on the constant time adder or minimum response time)	0.50–15.00 (U.S. curves), 0.05–1.00 (IEC curves)
51VCTD		
51VRRS	Electromechanical reset timing	Y, N
51VCRS		
51VRCT	Constant time adder—adds additional time to curve	0.00–60.00 cycles (no effect if set = 0.00)
51VCCT		
51VRMR	Minimum response time—flattens curve at set time; curve can operate no faster than this set time	0.00–60.00 cycles (no effect if set = 0.00)
51VCMR		
51VCTC	SELOGIC control equation torque-control setting	Relay Word bits referenced in <i>Table F.1</i> or set directly to logical 1 (= 1)
51VRTC		
VSELECT	Voltage source selection (global) setting—selects three-phase source	OFF, VY, VZ (when VSELECT := OFF, VNOM and ELOP are hidden)
VNOM ^b	PT nominal voltage (group) setting (line-to-neutral secondary)	25.00–300.00 V secondary
ELOP ^c	Loss-of-potential enable (group) setting	Y, Y1 (see <i>Table 4.39</i>)

^a SELOGIC control equation torque-control setting (e.g., 51VCTC) cannot be set directly to logical 0 or NA.

^b See *Table 9.17* for proper VNOM setting adjustment when LEA inputs are used.

^c 51VR element settings must have LOP configured for default 51VRTC setting.

See *Time-Overcurrent Curves on page 9.4* for curve selection details.



51VCT State	Torque Control Switch Position	Setting 51VCRS	Reset Timing
Logical 1	Closed	Y	Electromechanical
Logical 0	Open	N	1 Cycle

Figure 4.25 Voltage-Controlled Maximum Phase Inverse-Time Overcurrent Element 51VCT




Figure 4.26 Voltage-Controlled Inverse-Time Overcurrent




Figure 4.27 Voltage-Restrained Maximum Phase Inverse-Time Overcurrent Element 51VRT




Figure 4.28 Voltage-Restrained Inverse-Time Overcurrent

Accuracy

See *Specifications on page 1.9*.

Logic Outputs (51VRT/51VCT Element Example)

The resultant logic outputs in *Figure 4.25* and *Figure 4.27* are shown in *Table 4.11*.

Table 4.11 Voltage-Controlled/Restrained Maximum Phase Time-Overcurrent Element Logic Outputs

Relay Word Bit	Definition/Indication	Application
51VC 51VR	Maximum voltage qualified/adjusted phase current, I_P , is greater than phase time-overcurrent element pickup setting.	Element pickup testing/indication or fault indication (see FAULT in <i>Table 5.2</i> and ABOVE MIN TRIP in <i>Table 5.3</i>)
51VCT 51VRT	Phase time-overcurrent element is timed out on its curve.	Tripping and other control applications (see <i>Trip Logic on page 5.1</i>)
51VCR 51VRR	Phase time-overcurrent element is fully reset.	Element reset testing or other control applications

Torque-Control Switch Operation (51VCT Element Example)

The voltage-controlled maximum-phase time-overcurrent settings are used in this example, which corresponds to the case where E51V := C.

Torque-Control Switch Closed

The pickup comparator in *Figure 4.16* compares the pickup setting (51VCP) to the maximum-phase current, I_P , if the torque-control switch is closed. I_P is also routed to the curve timing/reset timing functions. The Relay Word bit logic outputs operate as follows with the torque-control switch closed:

51VC = 1 (logical 1) if $I_P >$ pickup setting 51VCP and corresponding phase V_P is less than the 51V27P voltage level
the phase time-overcurrent element is timing or is timed out on its curve

0 (logical 0) if $I_P \leq$ pickup setting 51VCP or V_P is greater than 51V27P

$51VCT = 1$ (logical 1) if $I_P >$ pickup setting 51VCP and corresponding phase V_P is less than the 51V27P voltage level the phase time-overcurrent element is timed out on its curve

0 (logical 0) if $I_P >$ pickup setting 51VCP and V_P is less than 51V27P and the phase time-overcurrent element is timing but not yet timed out on its curve

0 (logical 0) if $I_P \leq$ pickup setting 51VCP or V_P is greater than 51V27P

$51VCR = 1$ (logical 1) if $I_P \leq$ pickup setting 51VCP or V_P is greater than 51V27P and the phase time-overcurrent element is fully reset

0 (logical 0) if $I_P \leq$ pickup setting 51VCP or V_P is greater than 51V27P and the phase time-overcurrent element is timing to reset (not yet fully reset)

0 (logical 0) if $I_P >$ pickup setting 51VCP and V_P is greater than 51V27P and the phase time-overcurrent element is timing or is timed out on its curve

Torque-Control Switch Open

If the torque-control switch in *Figure 4.17* is open, the maximum-phase current, I_P , cannot get through to the pickup comparator (setting 51VCP or 51VRP) and the curve timing/reset timing functions. For example, suppose that the torque-control switch is closed, I_P is:

$I_P >$ pickup setting 51VCP and the corresponding phase $V_P \leq 51V27P$

and the phase time-overcurrent element is timing or is timed out on its curve. If the torque-control switch is then opened, I_P effectively appears as a magnitude of zero to the pickup comparator:

$I_P = 0$ A (effective) < pickup setting 51VCP

resulting in Relay Word bit 51P deasserting to logical 0. I_P also effectively appears as a magnitude of zero to the curve-timing/reset-timing functions, resulting in Relay Word bit 51VCT also deasserting to logical 0. The phase time-overcurrent element then starts to time to reset. Relay Word bit 51VCR asserts to logical 1 when the phase time-overcurrent element is fully reset.

Torque-Control Setting

Refer to *Figure 4.19*.

SELOGIC control equation torque-control settings (e.g., 51VCTC) cannot be set directly to logical 0 or NA. The following are setting examples of the SELOGIC control equation torque-control setting 51VCTC for the phase time-overcurrent element 51VCT.

51VCTC := Setting 51VCTC set directly to logical 1:

The torque-control switch is closed and the maximum-phase time-overcurrent element 51VCT is enabled.

Note: Some of the overcurrent element SELOGIC control equation torque-control settings are set directly to logical 1 and others may have a default SELOGIC control equation (e.g., 51VCTC := NOT LOP) for the factory-default settings. See *Factory-Default Settings on page 9.63* for a list of the factory-default settings.

51VCTC := Input IN105 deasserted (51VCTC := IN105 = logical 0):

The torque-control switch opens and the maximum-phase time-overcurrent element 51VCT is defeated and nonoperational, regardless of any other setting.

Input IN105 asserted (51VCTC := IN105 = logical 1):

The torque-control switch closes and the maximum-phase time-overcurrent element 51VCT is enabled.

Reset Timing Details (51VRT Element Example)

The voltage-restrained maximum-phase inverse-time overcurrent element settings are used in this example, which corresponds to the case where E51V := R.

Refer to *Figure 4.19*.

Any time current I_p is higher than the voltage-adjusted pickup setting 51VRP (see *Figure 4.27*) and the phase time-overcurrent element starts timing, Relay Word bit 51VRR (reset indication) = logical 0. If the phase time-overcurrent element times out on its curve, Relay Word bit 51VRT (curve time-out indication) = logical 1.

Setting 51VRRS := Y

If the electromechanical reset timing setting 51VRRS := Y, the voltage-restrained maximum-phase inverse-time overcurrent element reset timing emulates electromechanical reset timing (see *Table 9.5* and *Table 9.6*). If the maximum-phase current, I_p , is higher than the voltage-adjusted pickup setting 51VRP (element is timing or already timed out) and then current I_p is less than the voltage-adjusted 51VRP, the element starts to time to reset, emulating electromechanical reset timing. Relay Word bit 51VRR (resetting indication) = logical 1 when the element is fully reset.

Setting 51VRRS := N

If the reset timing setting 51VRRS := N, the element 51VRT reset timing has a 1-cycle dropout. If current I_p is higher than the voltage-adjusted pickup setting 51VRP (element is timing or already timed out) and then current I_p is less than the voltage-adjusted pickup setting 51VRP, a 1-cycle delay occurs before the element fully resets. Relay Word bit 51VRR (reset indication) = logical 1 when the element is fully reset.

Second-Harmonic Blocking Logic

When a distribution feeder supplies many transformers, magnetizing inrush currents may cause sensitive overcurrent elements to operate when the line is energized. The second-harmonic blocking logic can prevent this by blocking such elements until inrush currents have subsided. As shown in *Figure 4.29*, this logic uses the ratio of the second-harmonic content of each phase to the fundamental current of the same phase to calculate the percent second-harmonic content.

When SELOGIC torque-control equation HBL2TC = logical 1, and if the second-harmonic content exceeds the adjustable pickup threshold (HBL2P) for the pickup time delay (HBL2PU), the blocking Relay Word bit for that phase asserts. Once asserted, if the second-harmonic content falls below the threshold for the dropout time delay (HBL2DO), the output deasserts. If any of the phase outputs assert, Relay Word bit HBL2T also asserts.

Table 4.12 Second-Harmonic Blocking Settings

Setting	Definition	Range
EHBL2	Enable Second-Harmonic Blocking	Y, N
HBL2P	Second-Harmonic Pickup Threshold	5–100%
HBL2PU	Second-Harmonic Blocking Timer Pickup	0.00–16,000.00 cycles
HBL2DO	Second-Harmonic Blocking Timer Dropout	0.00–16,000.00 cycles
HBL2TC	Second-Harmonic Blocking Torque Control	Relay Word bits referenced in <i>Table F.1</i> or set directly to logical 1 (= 1) ^a

^a SELOGIC control equation torque-control settings (e.g., HBL2TC) cannot be set directly to logical 0.




Figure 4.29 Second-Harmonic Blocking Logic

Table 4.13 Second-Harmonic Blocking Logic Outputs (Sheet 1 of 2)

Relay Word Bit	Definition	Application
HBL2AT	A-phase second-harmonic element timed out	Overcurrent element control
HBL2BT	B-phase second-harmonic element timed out	Overcurrent element control

Table 4.13 Second-Harmonic Blocking Logic Outputs (Sheet 2 of 2)

Relay Word Bit	Definition	Application
HBL2CT	C-phase second-harmonic element timed out	Overshoot element control
HBL2T	One or more phases second-harmonic element timed out	Overshoot element control

Second-harmonic blocking elements are typically used to supervise sensitive overcurrent elements. CT saturation during faults can cause the relay to measure second-harmonic current. The second-harmonic blocking element may also assert briefly when the fundamental frequency current changes. Either condition might delay the supervised element. Set an unsupervised element above the expected inrush current to provide fast protection during large faults. Set the second-harmonic blocking timer pickup for more than one cycle in applications that cannot tolerate the element operating because of current changes.

Settings Examples

Instantaneous Overcurrent Element Blocking

In this example, including second-harmonic blocking element HBL2T in the torque-control equation for Level 1 Phase Overcurrent element 50P1 helps prevent operation because of transformer inrush.

50PIP = 2.00 A
50P2P = 4.00 A
50PID = 2.00 cycles
50PTC = NOT HBL2T
50P2TC = 1
TR3P = ...OR 50P1T OR 50P2T OR...

The Level 1 time delay 50P1D allows time for the blocking element to assert. Level 2 Phase Overcurrent element setting 50P2P is high enough that the element will not operate when the line is energized but low enough to operate for high-current faults when current transformer saturation or fundamental frequency current change might briefly block the Level 1 element.

Time-Overcurrent Element Blocking

For time-overcurrent elements, it may be desirable for the element to continue timing when transformer inrush is detected, yet trip the breaker if the time-overcurrent element remains asserted after the inrush conditions have subsided.

51PJP = 1.2 A
HBL2DO = 2.00 cycles
51PTC = 1
TR3P = ...OR 51PT AND NOT HBL2T OR...
ER = ...OR R_TRIG 51P OR R_TRIG 51PT OR...

In this example, 51PT is allowed to assert regardless of the state of the second-harmonic blocking element. However, 51PT cannot cause a trip if HBL2T is asserted. Dropout timer HBL2DO ensures that the blocking condition is maintained until 51PT deasserts. If electromechanical reset is disabled (51PR = N), 51PT remains asserted for 1 cycle after the phase current falls below pickup setting 51PJP. HBL2DO may be increased to provide additional security should the second-harmonic current fall below the pickup threshold

before the fundamental frequency current falls below the overcurrent element pickup. Because the relay may not trip when 51PT asserts, the ER Event Report Trigger SELOGIC control equation is modified to trigger an event report. This event report can be used to evaluate the effectiveness of the harmonic blocking and determine if setting adjustments are necessary.

Changing the Pickup of a Time-Overcurrent Element

Use the second-harmonic blocking elements to increase the pickup current of a time-overcurrent element during inrush conditions without changing the time delay characteristics. For example,

51PJP = 1.2 A

50P3P = 2.5 A

51PTC = NOT HBL2T OR 50P3

TR3P = ...OR 51PT OR...

In this example, the 51P time-overcurrent element operates if the second-harmonic blocking element is deasserted or the phase current exceeds the Level 3 Phase Instantaneous Overcurrent setting. If second-harmonic blocking is asserted and the phase current is below the Level 3 Phase Instantaneous Overcurrent setting, the time-overcurrent element 51P does not operate. Thus the pickup of the 51P element is increased from 1.2 A secondary to 2.5 A secondary during inrush. Once the maximum-phase current exceeds 50P3P, the timing of the 51P element does not change, so coordination is maintained for large faults.

As shown in *Figure 4.16*, if torque-control equation 51PTC deasserts, the Level 1 phase time-overcurrent element may fully or partially reset. When second-harmonic blocking elements are included in torque-control equations for time-overcurrent elements, the element will need to time from reset after the blocking element deasserts. Consider this when evaluating time-overcurrent coordination and when reviewing event reports in which harmonic blocking has operated.

Voltage Elements

Enable numerous voltage elements by making the Enable setting:

EVOLT := N (None), VY, VZ, or BOTH

The VY-terminal voltage elements are enabled when EVOLT := VY or BOTH. The VZ-terminal voltage elements are enabled if EVOLT := VZ or BOTH.

Voltage Values

The VY-terminal voltage elements operate off of Y-terminal voltage values shown in *Table 4.14* (Z-terminal is similar—see terminals in *Figure 2.47*).

Table 4.14 Voltage Values Used by VY-Terminal Voltage Elements (VZ-Terminal Similar) (Sheet 1 of 2)

Voltage	Description
$V_{A(Y)}$	A-phase voltage ^a
$V_{B(Y)}$	B-phase voltage ^a
$V_{C(Y)}$	C-phase voltage ^a
$V_{AB(Y)}$	Phase-to-phase voltage

Table 4.14 Voltage Values Used by VY-Terminal Voltage Elements (VZ-Terminal Similar) (Sheet 2 of 2)

Voltage	Description
$V_{BC(Y)}$	Phase-to-phase voltage
$V_{CA(Y)}$	Phase-to-phase voltage
$3V_0(Y)$	Zero-sequence voltage
$V_2(Y)$	Negative-sequence voltage
$V_1(Y)$	Positive-sequence voltage

^a Global setting VYCONN determines the assignment of VY-terminal voltage inputs V1Y, V2Y, and V3Y to phases A, B, and C, thus allowing voltages $V_{A(Y)}$, $V_{B(Y)}$, and $V_{C(Y)}$ to be derived (see Table 9.9).

Voltage Element Settings

Table 4.15 lists available voltage elements and the corresponding voltage inputs and settings ranges for SEL-651R-2 recloser controls.

Table 4.15 VY-Terminal Voltage Elements Settings and Settings Ranges (VZ-Terminal Similar) (Sheet 1 of 2)

Voltage Element (Relay Word Bits)	Operating Voltage	Pickup Setting/Range	See Figure
27YA1	$V_{A(Y)}$	27YP1P 1.00–300.00 V secondary	Figure 4.30 and Figure 4.31 (for similar Z-terminal voltage elements, Figure 4.33 and Figure 4.34)
27YB1	$V_{B(Y)}$		
27YC1	$V_{C(Y)}$		
3P27Y := 27A1 AND 27B1 AND 27C1			
27YA2	$V_{A(Y)}$	27YP2P 1.00–300.00 V secondary	
27YB2	$V_{B(Y)}$		
27YC2	$V_{C(Y)}$		
27YA3	$V_{A(Y)}$	27YP3P 1.00–300.00 V secondary	
27YB3	$V_{B(Y)}$		
27YC3	$V_{C(Y)}$		
27YA4	$V_{A(Y)}$	27YP4P 1.00–300.00 V secondary	
27YB4	$V_{B(Y)}$		
27YC4	$V_{C(Y)}$		
59YA1	$V_{A(Y)}$	59YP1P 1.00–300.00 V secondary	Figure 4.30 and Figure 4.31 (for similar Z-terminal voltage elements, Figure 4.33 and Figure 4.34)
59YB1	$V_{B(Y)}$		
59YC1	$V_{C(Y)}$		
3P59Y := 59YA1 AND 59YB1 AND 59YC1			
59YA2	$V_{A(Y)}$	59YP2P 1.00–300.00 V secondary	
59YB2	$V_{B(Y)}$		
59YC2	$V_{C(Y)}$		
59YA3	$V_{A(Y)}$	59YP3P 1.00–300.00 V secondary	
59YB3	$V_{B(Y)}$		
59YC3	$V_{C(Y)}$		
59YA4	$V_{A(Y)}$	59YP4P 1.00–300.00 V secondary	
59YB4	$V_{B(Y)}$		
59YC4	$V_{C(Y)}$		

Table 4.15 VY-Terminal Voltage Elements Settings and Settings Ranges (VZ-Terminal Similar) (Sheet 2 of 2)

Voltage Element (Relay Word Bits)	Operating Voltage	Pickup Setting/Range	See Figure
27YAB1	$V_{AB(Y)}$	27YPP1P 1.76–520.00 V secondary	<i>Figure 4.32</i> (for similar Z-terminal voltage elements, <i>Figure 4.35</i>)
27YBC1	$V_{BC(Y)}$		
27YCA1	$V_{CA(Y)}$		
59YAB1	$V_{AB(Y)}$	59YPP1P 1.76–520.00 V secondary	
59YBC1	$V_{BC(Y)}$		
59YCA1	$V_{CA(Y)}$		
59YN1	$3V_0(Y)$	59YN1P 2.00–300.00 V secondary	
59YN2	$3V_0(Y)$	59YN2P 2.00–300.00 V secondary	
59YQ1	$V_2(Y)$	59YQ1P 2.00–300.00 V secondary	
59YV1	$V_1(Y)$	59YV1P 2.00–300.00 V secondary	

The SEL-651R-2 voltage inputs are available as 300 Vac maximum inputs or as a variety of low-energy analog (LEA) inputs. The settings (in *Table 4.15*) are on the 300 Vac base.

If LEA inputs are ordered, the voltage element pickup values must be adjusted prior to making the settings (see *PT Ratio Setting Adjustments on page 9.42* and *Voltage-Related Settings and LEA Inputs (Group Settings) on page 9.49*).

The voltage elements in the SEL-651R-2 are *not affected* by the Global settings VSELECT and EPHANT (see *Enable Phantom Voltage Setting (EPHANT) on page 9.33* and *Voltage Source Selection Setting (VSELECT) on page 9.33*).




Figure 4.30 VY-Terminal Level One and Two Single-Phase and Three-Phase Voltage Elements




Figure 4.31 VY-Terminal Level Three and Four Single-Phase Voltage Elements




Figure 4.32 VY-Terminal Phase-to-Phase and Sequence Voltage Elements




Figure 4.33 VZ-Terminal Level One and Two Single-Phase and Three-Phase Voltage Elements




Figure 4.34 VZ-Terminal Level Three and Four Single-Phase Voltage Elements




Figure 4.35 VZ-Terminal Phase-to-Phase and Sequence Voltage Elements

Accuracy

See *Specifications on page 1.9*.

Voltage Element Operation

Note that the voltage elements in *Table 4.15* and *Figure 4.30–Figure 4.35* are a combination of “undervoltage” (Device 27) and “overvoltage” (Device 59) type elements. Undervoltage elements (Device 27) assert when the operating voltage goes below the corresponding pickup setting. Overvoltage elements (Device 59) assert when the operating voltage goes above the corresponding pickup setting.

Undervoltage Element Operation Example

Refer to *Figure 4.30* (top of the figure).

Pickup setting 27YP1P is compared to the magnitudes of the individual phase voltages $V_{A(Y)}$, $V_{B(Y)}$, and $V_{C(Y)}$. The logic outputs in *Figure 4.30* are the following Relay Word bits:

27YA1 = 1 (logical 1)	if $V_{A(Y)} <$ pickup setting 27YP1P
0 (logical 0)	if $V_{A(Y)} \geq$ pickup setting 27YP1P
27YB1 = 1 (logical 1)	if $V_{B(Y)} <$ pickup setting 27YP1P
0 (logical 0)	if $V_{B(Y)} \geq$ pickup setting 27YP1P
27YC1 = 1 (logical 1)	if $V_{C(Y)} <$ pickup setting 27YP1P
0 (logical 0)	if $V_{C(Y)} \geq$ pickup setting 27YP1P
3P27Y = 1 (logical 1)	if all three Relay Word bits 27YA1, 27YB1, and 27YC1 are asserted (27YA1 = 1, 27YB1 = 1, and 27YC1 = 1)
0 (logical 0)	if at least one of the Relay Word bits 27YA1, 27YB1, or 27YC1 is deasserted (e.g., 27YA1 = 0)

Overvoltage Element Operation Example

Refer to *Figure 4.30* (bottom of the figure).

Pickup setting 59YP1P is compared to the magnitudes of the individual phase voltages $V_{A(Y)}$, $V_{B(Y)}$, and $V_{C(Y)}$. The logic outputs in *Figure 4.30* are the following Relay Word bits:

59YA1 = 1 (logical 1)	if $V_{A(Y)} >$ pickup setting 59YP1P
0 (logical 0)	if $V_{A(Y)} \leq$ pickup setting 59YP1P
59YB1 = 1 (logical 1)	if $V_{B(Y)} >$ pickup setting 59YP1P
0 (logical 0)	if $V_{B(Y)} \leq$ pickup setting 59YP1P
59YC1 = 1 (logical 1)	if $V_{C(Y)} >$ pickup setting 59YP1P
0 (logical 0)	if $V_{C(Y)} \leq$ pickup setting 59YP1P
3P59Y = 1 (logical 1)	if all three Relay Word bits 59YA1, 59YB1, and 59YC1 are asserted (59YA1 = 1, 59YB1 = 1, and 59YC1 = 1)
0 (logical 0)	if at least one of the Relay Word bits 59YA1, 59YB1, or 59YC1 is deasserted (e.g., 59YA1 = 0)

Detecting Absence of Voltage with Various LEA Voltage Inputs

Refer to *PT Ratio Setting Adjustments on page 9.42* and *Voltage-Related Settings and LEA Inputs (Group Settings) on page 9.49* for voltage divider information and background for connecting to various LEA voltage inputs. Using 8 Vac LEA voltage inputs as an example, convert low-end pickup setting 27YP1P = 1.00 V (300 V base) to the 8 V base:

$$1.00 \text{ V} \cdot 8/300 = 0.0267 \text{ V (8 V base)}$$

The accuracy variation for the effective 0.0267 V (8 V base) pickup setting (from *Specifications on page 1.9*) is:

$$0.01 \text{ V} + 0.0267 \text{ V} \cdot (0.01) = 0.01 \text{ V (8 V base)}$$

So, the effective 0.0267 V (8 V base) pickup could vary from:

$$0.0167 \text{ V (= } 0.0267 \text{ V} - 0.01 \text{ V)}$$

to

$$0.0367 \text{ V (= } 0.0267 \text{ V} + 0.01 \text{ V)}$$

Converting the effective pickup (with “positive” variation) 0.0367 V (8 V base) to the primary voltage level (via the 10,000 ratio voltage divider for 8 V LEA applications) results in:

$$0.0367 \text{ V} \cdot 10,000 = 367 \text{ V primary}$$

Apply this resultant primary value to a 4.16 kV primary system (2.4 kV phase-to-neutral):

$$(367 \text{ V}/2400 \text{ V}) \cdot 100\% = 15.3\%$$

An adequate voltage measurement to determine absence of voltage on a 4.16 kV primary system is 15.3% of nominal voltage (which includes the above stated “positive” accuracy variation). Again, this is achieved with the previously mentioned example pickup setting 27YP1P = 1.00 V (300 V base).

Alternatively, for a 12.47 kV primary system (7.2 kV phase-neutral), 15% of nominal voltage would extrapolate to the following voltage on the 8 V LEA input:

$$(15\%/100\%) \cdot (7200 \text{ V}/10,000) = 0.108 \text{ V (8 V base)}$$

Factoring in accuracy variation, the effective 0.108 V (8 V base) pickup could vary from:

$$\begin{aligned} 0.098 \text{ V} & (= 0.108 \text{ V} - 0.01 \text{ V}) \\ \text{to} \\ 0.118 \text{ V} & (= 0.108 \text{ V} + 0.01 \text{ V}) \end{aligned}$$

This is a much tighter variation than the preceding 4.16 kV primary system example, because a 12.47 kV primary system provides more signal to the 10,000 ratio voltage divider than does a 4.16 kV primary system. The 27YP1P pickup setting (300 V base) for this 12.47 kV primary system example (15% of nominal voltage) would be:

$$0.108 \text{ V} \cdot 300/8 = 4.05 \text{ V (300 V base)}$$

Detecting Voltage Presence on Voltage Inputs V1Y and V1Z

Pickup settings 59YP1P and 59ZP1P are also used to derive voltage elements 59YL1 and 59ZL1, respectively. 59YP1P is compared to the V1Y-NY voltage magnitude (i.e., the magnitude of the voltage connected between Z09 and Z12 terminals, as shown in *Figure 2.46*, *Figure 2.47*, *Figure 2.48*, *Figure 2.49*, *Figure 2.57*, and *Figure 2.60*) and 59ZP1P is compared to the V1Z-NZ voltage magnitude (i.e., the magnitude of voltage connected between Z13 and Z16 terminals, as shown in *Figure 2.46*, *Figure 2.47*, *Figure 2.50*, *Figure 2.51*, and *Figure 2.57*). Global settings VYCONN and VZCONN have no impact on 59YL1 and 59ZL1. The logic outputs are the following Relay Word bits:

$59YL1 = 1$ (logical 1)	if $V1Y >$ pickup setting 59YP1P
0 (logical 0)	if $V1Y \leq$ pickup setting 59YP1P
$59ZL1 = 1$ (logical 1)	if $V1Z >$ pickup setting 59ZP1P
0 (logical 0)	if $V1Z \leq$ pickup setting 59ZP1P

Inverse-Time Voltage Elements

Inverse-Time Undervoltage Elements

The SEL-651R-2 provides four inverse-time undervoltage protection elements (27I). The 27I element offers the flexibility of using various analog quantities as operating quantities. The element also supports various inverse-time curves for operation.

The inverse-time undervoltage protection elements use only one voltage channel (either VY or VZ), which is determined by the Global setting VSELECT. If VSELECT is set to OFF, the inverse-time undervoltage elements are disabled. The logic requires a three-phase voltage connection (VY or VZ) for the logic to operate. See *Table 9.9* for more details.

Table 4.16 Inverse-Time Undervoltage Operate Quantities

Setting 27InQ ^a	Operate Quantity Description
MINLL	Minimum phase-to-phase voltage magnitude
MINLN	Minimum phase-to-neutral voltage magnitude
VA	A-phase voltage magnitude
VB	B-phase voltage magnitude
VC	C-phase voltage magnitude
VAB	A-to-B-phase voltage magnitude
VBC	B-to-C-phase voltage magnitude
VCA	C-to-A-phase voltage magnitude
3V1	Three times positive-sequence voltage magnitude
3V2	Three times negative-sequence voltage magnitude
3V0	Three times zero-sequence voltage magnitude

^a n = 1, 2, 3, or 4.

Figure 4.36 shows the inputs, settings, and outputs of the inverse-time undervoltage element.




Figure 4.36 Logic Diagram for Inverse-Time Undervoltage Element

When the fundamental frequency component of the operating quantity ($27InOQ$) falls below the pickup setting ($27InP$), Relay Word bit $27In$ asserts and $27InRS$ deasserts. The inverse-time undervoltage protection element Time-to-Trip (TTT n) characteristic is defined by *Equation 4.4*, in seconds.

$$TTT_n = 27InTD \cdot \left(27InCFB + \frac{27InCFA}{\left(1 - \frac{27InOQ}{27InP} \right)^{27InCFC}} \right)$$

Equation 4.4

The settings used are listed in *Table 4.17*. When the operating quantity, $27InOQ$, exceeds the pickup level, $27InP$, the output $27In$ deasserts. When the operating quantity falls below the pickup level for the duration specified by *Equation 4.4*, the $27InT$ bit asserts. When the operating quantity exceeds the pickup level for the reset time setting, $27InTTR$, the Relay Word bit $27InRS$ asserts.

Table 4.17 Inverse-Time Undervoltage Settings

Setting	Definition	Range
E27I	Enable	N, 1–4
$27InOQ$	Operating Quantity	Refer to <i>Table 4.16</i>
$27InP$	Pickup	OFF, 1.00–300 V OFF, 1.76–520.00 V (for operating quantities MAXLL, VAB, VBC, VCA)
$27InCRV$	Curve Selection	CURVEA, CURVEB, COEFF
$27InCFA$	Coefficient A	0.00–3.00
$27InCFB$	Coefficient B	0.00–3.00
$27InCFC$	Coefficient C	0.010–3.000
$27InTD$	Time-Dial	0.00–16.00
$27InTTR$	Time to Reset	0.00–1.00 s
$27InTC$	Torque-Control	SELOGIC

The SEL-651R-2 provides three curve options for each of the $27I$ elements, settable via the $27InCRV$ setting—CURVEA, CURVEB, and COEFF (user-programmable curve). *Table 4.18* shows the parameters of the curves. CURVEA is compliant with IEC 60255-127 and is the IEC standard curve as shown in *Figure 4.37*. CURVEB is a non-standard curve as shown in *Figure 4.37*. The curve option COEFF is the user-programmable curve. Set the coefficient related settings $27InCFA$, $27InCFB$, and $27InCFC$ to realize the curve or settings that meets your application needs. Note that when $27InCRV$ is set to CURVEA or CURVEB, the coefficient related settings $27InCFA$, $27InCFB$, and $27InCFC$ are forced to the values shown in *Table 4.18* and hidden.

Table 4.18 Specification of the Inverse-Time Undervoltage Curves

Curve Description	Curve Defining Constants		
	$27InCFA$	$27InCFB$	$27InCFC$
Curve A	1.00	0.00	1.000
Curve B	0.98	1.28	2.171
Programmable Curve	0.00–3.00	0.00–3.00	0.010–3.000




Figure 4.37 Inverse-Time Undervoltage Element Curves

Inverse-Time Overvoltage Elements

The SEL-651R-2 provides four inverse-time overvoltage protection elements (59I). The 59I element offers the flexibility of using various analog quantities as operating quantities. The element also supports various inverse-time curves for operation.


The inverse-time overvoltage protection elements use only one voltage channel (either VY or VZ), which is determined by the Global setting VSELECT. If VSELECT is set to OFF, the inverse-time overvoltage elements are disabled. The logic requires a three-phase voltage connection (VY or VZ) for the logic to operate. See *Table 4.19* for more details.

Table 4.19 Inverse-Time Overvoltage Operate Quantities

Setting 59InQ^a	Operate Quantity Description
MINLL	Magnitude of the minimum phase-to-phase voltage
MINLN	Magnitude of the minimum phase-to-neutral voltage
VA	Magnitude of A-phase voltage
VB	Magnitude of B-phase voltage
VC	Magnitude of C-phase voltage
VAB	Magnitude of A-to-B-phase voltage
VBC	Magnitude of B-to-C-phase voltage
VCA	Magnitude of C-to-A-phase voltage
3V1	Magnitude of three times the positive-sequence voltage
3V2	Magnitude of three times the negative-sequence voltage
3V0	Magnitude of three times the zero-sequence voltage

^a n = 1, 2, 3, or 4.

Figure 4.38 shows the inputs, settings, and outputs of the inverse-time overvoltage element.



(1) Refer to Table 4.19.

Figure 4.38 Logic Diagram for Inverse-Time Overvoltage Element

When the fundamental frequency component of the operating quantity ($59InQ$) exceeds the pickup setting ($59InP$), Relay Word bit $59In$ asserts and $59InRS$ deasserts. The inverse-time overvoltage protection element Time-to-Trip (TTTn) characteristic is defined by *Equation 4.5*, in seconds.

$$TTT_n = 59InCFB \cdot \left(59InCFB + \frac{59InCFA}{\left(\frac{59InOQ}{59InP} \right)^{59InCFC} - 1} \right)$$

Equation 4.5

The settings used are listed in *Table 4.20*. When the operating quantity, $59InOQ$, is below the pickup level, $59InP$, the output $59In$ deasserts. When the operating quantity exceeds the pickup level for the duration specified by *Equation 4.5*, the $59InT$ bit asserts. When the operating quantity falls below the pickup level for the reset time setting, $59InTTR$, then the Relay Word bit $59InRS$ asserts.


Table 4.20 Inverse-Time Overvoltage Settings

Name	Definition	Range
E59I	Enable	N, 1–4
59InOQ	Operating Quantity	Refer to <i>Table 4.19</i>
59InP	Pickup Value	OFF, 1.00–300.00 V OFF, 1.76–520.00 V (for operating quantities MAXLL, VAB, VBC, VCA)
59InCRV	Curve Selection	CURVEA, CURVEB, CURVEC, COEFF
59InCFA	Coefficient A	0.00–6.00
59InCFB	Coefficient B	0.00–3.00
59InCFC	Coefficient C	0.01–3.00
59InTD	Time-Dial	0.00–16.00
59InTTR	Time to Reset	0.00–1.00 (seconds)
59InTC	Torque-Control	SELOGIC

The SEL-651R-2 provides four curve options for each of the 59I elements, settable via the 59InCRV setting—CURVEA, CURVEB, CURVEC, and COEF (user-programmable curve). *Table 4.21* shows the parameters of the three curves. The characteristics of Curve A, Curve B, and Curve C are shown in *Figure 4.39*. The curve option COEF is the user-programmable curve. Set the coefficient related settings 59InCFA, 59InCFB, and 59InCFC to realize the curve that meets your application needs. *Table 4.21* shows the parameters of the three curves. Note that when 59InCRV is set to CURVEA, CURVEB, or CURVEC the coefficient related settings 59InCFA, 59InCFB, and 59InCFC are forced to the values shown in *Table 4.21* and hidden.

Table 4.21 Specification of the Inverse-Time Overvoltage Curves

Curve Description	Curve Defining Constants		
	59InCFA	59InCFB	59InCFC
Curve A	3.88	0.96	2.00
Curve B	5.64	0.24	2.00
Curve C	0.14	0.00	0.02
Programmable Curve	0.00–6.00	0.00–3.00	0.01–3.00


Figure 4.39 Inverse-Time Overvoltage Element Curves

Synchronism-Check Elements

After enabling synchronism-check elements with the following enable setting:

E25 := Y

you must consider setting EGSELECT (Generator Source Selection). If there is a generator (e.g., a distributed energy resource [DER]) on one side of the recloser/circuit breaker and the synchronism-check elements should, at a minimum, have slip frequency settings attuned to generator operation or affirm that generator-side voltage is greater than system-side voltage before allowing a close, or the SEL-651R-2 should provide the autosynchronization function for the generator (see *Autosynchronization Element on page 4.71*), then set EGSELECT := VY or VZ, depending on which voltage side of the recloser the generator is on. If a generator is not involved with the recloser installation, then set EGSELECT := N.

Setting EGSELECT (if set equal to VY or VZ) selects which voltage functions as V_P (and by default, which functions as V_S ; see voltage orientation with respect to the generator in *Figure 4.46*). Otherwise, Global setting FSELECT selects the voltage functions (see *Table 4.22*).

Table 4.22 Voltages V_P and V_S for Synchronism Check

Group Setting EGSELECT :=	V_P = Voltage Connected to Voltage Terminals:	V_S = Voltage Connected to Voltage Terminals:
VY	V1Y-NY	V1Z-NZ
VZ	V1Z-NZ	V1Y-NY
(EGSELECT := N) Global Setting FSELECT :=	V_P = Voltage Connected to Voltage Terminals:	V_S = Voltage Connected to Voltage Terminals:
VY	V1Y-NY	V1Z-NZ
VZ	V1Z-NZ	V1Y-NY

Setting EGSELECT also enables synchronism-check elements, as shown in *Table 4.23*.

Table 4.23 Synchronism-Check Elements Enabled by Setting EGSELECT

Group Setting EGSELECT :=	Enabled Synchronism-Check Elements (Relay Word Bit Outputs; See <i>Figure 4.41</i>)	Corresponding Angle Settings (See <i>Figure 4.41</i> , <i>Figure 4.44</i> , and <i>Figure 4.45</i>)
N	25A1 25A2	25ANG1 25ANG2
VY or VZ	25A1 25A2 25C	25ANG1 25ANG2 CANGLE

For a generator application (EGSELECT := VY or VZ), even though all three synchronism-check elements are enabled, Relay Word bit 25C is the one to use for synchronism check with the generator online. Relay Word bits 25A1 and 25A2 might be used for synchronism check if the generator is offline (electrically isolated from the greater system to which the recloser installation is connected) and the system arrangement still requires a synchronism check (see *Synchronism-Check Element Outputs 25A1 and 25A2 on page 4.67*).

The synchronism-check elements use the same voltage window (to ensure healthy voltage) and slip frequency settings (see *Figure 4.40*). They have separate angle settings (see *Figure 4.41*).

If voltages V_P and V_S are static (not slipping with respect to one another) or the breaker close time setting TCLOSD := 0.00, the synchronism-check elements operate as shown in the top of *Figure 4.41*. The angle settings are checked for synchronism-check closing.

If voltages V_P and V_S are not static (slipping with respect to one another) the synchronism-check elements operate as shown in the bottom of *Figure 4.41*. The breaker close time (setting TCLOSD) compensates for the angle difference, and the breaker is:

- Ideally closed at a zero degree phase angle difference (via traditional synchronism-check element output 25A1 or 25A2) to minimize system shock.
- Closed at a phase angle difference equal to setting CANGLE (via synchronism-check element output 25C) for unique generator considerations.

These synchronism-check elements are explained in detail in the following text.

Setting SYNC_P

Sometimes synchronism-check voltage V_S cannot be in phase with voltage V_P . This happens in applications where any of the following are true:

- Phase-to-phase voltage is connected to one voltage input and phase-to-neutral voltage is connected to the other voltage input.
- The voltage inputs are connected to different phases.
- One of the voltage inputs is connected beyond a delta-wye transformer.

For such applications requiring V_S to be at a constant phase angle difference from V_P , an angle setting is made with the SYNC_P setting (see *Table 4.24*). The angle setting choices (0, 30, ..., 300, or 330 degrees) for setting SYNC_P are referenced to V_P , and they indicate how many degrees V_S constantly lags V_P .

System Rotation Can Affect Setting SYNC_P

If system rotation is ABC, V_P is connected to Phase A, and V_S is connected to Phase B, then SYNC_P := 120 (V_S lags V_P by 120 degrees). If voltage input connections are the same, but system rotation is ACB, then setting SYNC_P := 240 degrees (V_S constantly lags V_P by 240°). See the SEL Application Guide AG2002-02, *Compensate for Constant Phase Angle Difference in Synchronism Check with the SEL-351 Relay Family* for more information on setting SYNC_P with an angle setting. This guide is still generally applicable to the SEL-651R-2.

Synchronism-Check Elements Settings

SETTINGS DEPENDENT ON V PRIMARY VALUES
Settings GENV+ and 25VDIF depend on V pri. values. See sidebar note adjacent to Voltage Difference on page 4.58.

SETTINGS MADE IN V SECONDARY
For other than traditional 300 Vac voltage inputs, see Voltage-Related Settings and LEA Inputs (Group Settings) on page 9.49 for settings guidelines.

Table 4.24 Synchronism-Check Elements Settings and Settings Ranges
(Sheet 1 of 2)

Setting	Definition	Range
GENV+	Should generator-side voltage be higher than voltage on other side of recloser/circuit breaker, before synchronism-check element is enabled?	Y, N
25VPLO	Low voltage threshold for “healthy V_P voltage” window	12.50–300.00 V sec
25VPHI	High voltage threshold for “healthy V_P voltage” window	12.50–300.00 V sec
25VSLO	Low voltage threshold for “healthy V_S voltage” window	12.50–300.00 V sec


Table 4.24 Synchronism-Check Elements Settings and Settings Ranges
(Sheet 2 of 2)

Setting	Definition	Range
25VSHI	High voltage threshold for “healthy V_S voltage” window	12.50–300.00 V sec
25VDIF	Maximum allowable voltage difference, before synchronism-check element is disabled	OFF, 1.0%–15.0%
25SF	Maximum slip frequency magnitude	0.005–0.500 Hz
25SLO	Minimum slip frequency	–1.000 to 0.999 Hz
25SHI	Maximum slip frequency	–0.999 to 1.000 Hz
25ANG1	Synchronism-check element 25A1 maximum angle	0° to 80°
25ANG2	Synchronism-check element 25A2 maximum angle	0° to 80°
CANGLE	Target close angle	–15° to 15°
SYNCP	The number of degrees that synchronism-check voltage V_S constantly lags voltage V_P	0° to 330°, in 30° steps
TCLOS2	Breaker close time for angle compensation	0.00–60.00 cycles when NFREQ = 60 0.00–50.00 cycles when NFREQ = 50
BSYNCH	SELOGIC control equation block synchronism-check setting	Relay Word bits referenced in <i>Table F.1</i>

Accuracy

See *Specifications on page 1.9*.


Voltage V_p represents the generator-side voltage if setting EGSELECT := VY or VZ. ①



① See Table 4.22; ② to Figure 4.41.

Figure 4.40 Synchronism-Check Voltage Window and Slip Frequency Elements

4.56 | Protection Functions
Synchronism-Check Elements



① From Figure 4.40; ② see Figure 6.7; ③ see Table 4.22; ④ see Synchronism-Check Element Output 25C on page 4.69.

Figure 4.41 Synchronism-Check Elements

Synchronism-Check Elements Operation

Refer to *Figure 4.40* and *Figure 4.41*.

Voltage Window

Refer to *Figure 4.40*.

Single-phase voltage inputs V_P and V_S are compared to voltage windows, to verify that the voltages are “healthy” and lie within settable voltage limits. If both voltages are within their respective voltage windows, the following Relay Word bits assert:

- 59VP indicates that voltage V_P is within voltage window setting limits 25VPLO and 25VPHI
- 59VS indicates that voltage V_S is within voltage window setting limits 25VSLO and 25VSHI

Other Uses for Voltage Window Elements

If voltage limits 25VPLO/25VPHI and 25VSLO/25VSHI are applicable to other control schemes, Relay Word bits 59VP and 59VS can be used in other logic at the same time they are used in the synchronism-check logic.

If synchronism check is not being used, Relay Word bits 59VP and 59VS can still be used in other logic, with the voltage limit settings set as desired. Enable the synchronism-check logic (setting E25 := Y) and make settings 25VPLO/25VPHI and 25VSLO/25VSHI. Apply Relay Word bits 59VP and 59VS in the desired logic scheme, using SELLOGIC control equations. Even though synchronism-check logic is enabled, the synchronism-check logic outputs (see Relay Word bits in *Table 4.23*) do not need to be used.

Blocking and Enabling Conditions

The synchronism-check element Slip Frequency Calculator in *Figure 4.40* runs if all the following are true:

- Voltages V_P and V_S are healthy (Relay Word bits 59VP and 59VS asserted to logical 1) as previously discussed
- SELLOGIC control equation setting BSYNCH (Block Synchronism Check) is deasserted (= logical 0)
- Generator Voltage High setting GENHV := N or generator voltage high Relay Word bit GENHVHI is asserted (= logical 1)
- Voltage difference Relay Word bit VDIFP is deasserted (= logical 0)

Block Synchronism Check

Setting BSYNCH is most commonly set to block synchronism-check operation when the circuit breaker is closed (synchronism check is only needed when the circuit breaker is open):

BSYNCH := 52A3P see *Figure 6.2*

In addition, synchronism-check operation can be blocked when the relay is tripping:

BSYNCH := ... OR TRIP3P

Generator Voltage High

SETTING GENV+ := N

This setting does not imply that voltage on the generator-side of the recloser should be equal to or lower than the voltage on the other side of the recloser. Rather, it is a "makes no difference" condition for this voltage comparison, as shown in Figure 4.40.

If the voltage on the generator-side of the recloser/circuit breaker (designated by setting EGSELECT) should be higher than voltage on the other side of the recloser before the slip frequency calculation can proceed, make the Generator Voltage High Required setting GENV+ := Y. When voltage on the generator-side of the recloser is higher than voltage on the other side of the recloser (comparing absolute magnitudes in V pri.), Relay Word bit GENVHI = logical 1. Relay Word bit GENVHI is an enable condition for the slip frequency calculation in Figure 4.40.


The actual voltage comparison (for determining if Relay Word bit GENVHI asserts to logical 1 or not; comparing absolute magnitudes in V pri.) is V_P (generator-side) > V_S (other side of the recloser)—see Table 4.22. The GENVHI Relay Word bit logic only operates if the V_S voltage is healthy (Relay Word bit 59VS = logical 1; see Figure 4.40).

Voltage Difference

SETTINGS DEPENDENT ON V PRIMARY VALUES

In Generator Voltage High and Voltage Difference, respective settings GENV+ and 25VDIF depend on V pri. values. These V pri. values are calculated via settings PTRY and PTRZ and the guidelines given in Potential Transformer (PT) Ratios (Group Settings) on page 9.42. Settings PTRY and PTRZ correspond to the respective Y-side and Z-side shown in Table 4.22.

The analog quantities DIFV x in Figure 4.42 are operative if E25 := Y. Otherwise, they are forced to 0 V pri.



① From Figure 4.40.

Figure 4.42 Voltage Difference Logic

The Relay Word bit outputs VDIF x and VDIFP in Figure 4.42 are only operative if E25 := Y and the following are true:

- Three-phase voltage is connected from both sides of the recloser/circuit breaker (per global settings VYCONN and VZCONN)
- Setting 25VDIF is not set to OFF

Otherwise, Relay Word bit outputs VDIF x and VDIFP are forced to logical 0.

The voltage difference calculation at the top of Figure 4.42 operates for each phase ($x = A, B, C$), using voltages from both sides of the recloser (VY and VZ sides).

A voltage difference DIFV_x (in V pri.) is calculated for each phase from the difference of the absolute magnitudes, with a “VY side – VZ side” calculation orientation. Resultant analog quantities DIFVA, DIFVB, and DIFVC (in V pri.) are available (see *Appendix G: Analog Quantities*).

The VDIFx Relay Word bit logic in *Figure 4.42* only operates if the V_S voltage is healthy (Relay Word bit 59VS = logical 1; see *Figure 4.40*). For each individual phase ($x = A, B, C$), the voltage from this same side (that is designated for voltage V_S; see *Table 4.22*) is used as the “healthy” reference and multiplied by the percent Maximum Difference Voltage setting 25VDIF. If this resultant percentage voltage reference (in V pri.) is equal to or greater than the absolute magnitude of corresponding voltage difference analog quantity DIFV_x, the voltage difference for that phase is not too great and corresponding Relay Word bit VDIF_x = logical 0.

If any one of the voltage difference analog quantities DIFV_x (absolute magnitude for a given phase; $x = A, B, C$) is too great, its respective Relay Word bit VDIF_x = logical 1 and Relay Word bit VDIFP = logical 1, too. Relay Word bit VDIFP blocks the slip frequency calculation in *Figure 4.40*, forcing slip-related Relay Word bit outputs SFAST, SSLOW, and SF to logical 0.

Slip Frequency Calculator

The Slip Frequency Calculator output in *Figure 4.40* is:

SLIP ANALOG QUANTITY
Slip frequency is available as analog quantity SLIP (see *Appendix G: Analog Quantities*).

$$\text{Slip Frequency} = f_P - f_S \quad (\text{in units of Hz} = \text{slip cycles/second})$$

$$f_P = \text{frequency of voltage } V_P \quad (\text{in units of Hz} = \text{cycles/second})$$

$$f_S = \text{frequency of voltage } V_S \quad (\text{in units of Hz} = \text{cycles/second})$$

A complete slip cycle is one single 360-degree revolution of one voltage (e.g., V_S) by another voltage (e.g., V_P). Both voltages are thought of as revolving phasor-wise, so the slipping of V_S past V_P is the relative revolving of V_S past V_P.

For example, in *Figure 4.40*, if voltage V_P has a frequency of 59.95 Hz and voltage V_S has a frequency of 60.05 Hz, the difference between them is the slip frequency:

$$\text{Slip Frequency} = 59.95 \text{ Hz} - 60.05 \text{ Hz} = -0.10 \text{ Hz} = -0.10 \text{ slip cycles/second}$$

The slip frequency in this example is negative, indicating that voltage V_S is not slipping behind voltage V_P, but is in fact slipping ahead of voltage V_P. In a time period of one second, the angular distance between voltage V_P and voltage V_S changes by 0.10 slip cycles, which translates into:

$$(0.10 \text{ slip cycles/second}) \cdot (1 \text{ second}) \cdot (360^\circ/\text{slip cycle}) = 36^\circ$$

Thus, in a time period of one second, the angular distance between voltage V_P and voltage V_S changes by 36 degrees.

The output of the Slip Frequency Calculator (slip frequency = $f_P - f_S$) is processed in one of two ways to generate Relay Word bit SF:

- If EGSELECT := VY or VZ, then the slip frequency has to lie within limits of slip frequency settings 25SLO (lower limit) and 25SHI (upper limit)
- Otherwise, the absolute value of the slip frequency has to be less than setting 25SF

For generator applications ($\text{EGSELECT} := \text{VY}$ or VZ), both slip frequency settings might be set positive (e.g., $25\text{SLO} := 0.050$ Hz and $25\text{SHI} := 0.250$ Hz) so that:

- The generator frequency must be higher than the system frequency on the other side of the recloser/circuit breaker ($f_P > f_S$)
- The slip frequency calculation is within bounds (setting $25\text{SHI} > [f_P - f_S] >$ setting 25SLO)

before Relay Word bit SF can assert to logical 1 and angle compensation (for setting TCLOSD) and angle difference calculations can proceed for synchronism check in *Figure 4.41*.

The SF Relay Word bit may not operate reliably if the frequency selected by Global setting FSELECT is changing too quickly. This will not be an issue when the synchronism-check elements are being used to verify phase alignment across open breakers in power systems with other parallel paths. However, if one side of the recloser/circuit breaker is expected to vary in frequency (perhaps it is connected to a generator bus), the best configuration for using the synchronism-check elements is to connect the voltage terminals designated by Global setting FSELECT (see *Frequency Source Selection Setting (FSELECT) on page 9.33*) to the more stable system (e.g., the power grid) while the voltage terminals on the other side are connected to the more frequency-varying side (e.g., a generator bus).


SSLOW and SFAST

Relay Word bits SSLOW and SFAST in *Figure 4.40* indicate the relative slip of voltages V_P and V_S .

The SFAST, SSLOW, and SF operation over various slip frequencies is summarized in *Table 4.25* and *Figure 4.43*.

Table 4.25 SSLOW and SFAST Relay Word Bit Operating Range

Slip Frequency Range	Relay Word Bit SSLOW	Relay Word Bit SFAST
$(f_P - f_S) \leq -0.005$ Hz	logical 1	logical 0
$-0.005 < (f_P - f_S) < 0.005$	logical 0	logical 0
$(f_P - f_S) \geq 0.005$ Hz	logical 0	logical 1



① From Figure 4.40; ② see Table 4.24.

Figure 4.43 Graphical Depiction of SFAST, SSLOW, and SF Operation Range

The SEL-651R-2 SSLOW and SFAST outputs are available over a larger slip frequency range than the synchronism-check element and are independent of the SF Relay Word bit. If the slip frequency is outside the slip frequency settings, Relay Word bit SF will be deasserted (logical 0) and one of the SSLOW or SFAST Relay Word bits may operate to indicate the polarity of the slip frequency.

The SSLOW and SFAST Relay Word bits may not operate reliably if the V_p frequency is changing too quickly. This is remedied by following the preceding instructions given for the SF Relay Word bit in the same situation.

Angle Compensation and Angle Difference Calculator

The synchronism-check element Angle Compensation and Angle Difference Calculator in *Figure 4.41* runs if Relay Word bit SF is asserted.

Angle Difference When Voltages V_p and V_s are Static or Setting $TCLOSD := 0.00$

Refer to the top of *Figure 4.41*.

If the absolute value of slip frequency is less than 0.005 Hz, Angle Compensation does not operate and the Angle Difference Calculator does not take into account breaker close time—it presumes voltages V_p and V_s are static (not slipping with respect to one another). This would usually be the case for an open breaker with voltages V_p and V_s that are paralleled via some other electric path in the power system. The Angle Difference Calculator calculates the angle difference between voltages V_p and V_s :

$$\text{Angle Difference} = (\angle V_p - \angle V_s) \quad \text{Equation 4.6}$$

Equation 4.6 is subject to setting SYNCP. For example, if SYNCP := 90 (indicating V_S constantly lags $V_P = V_A$ by 90 degrees), but V_S actually lags V_A by 100 angular degrees on the power system, the Angle Difference Calculator automatically accounts for the 90 degrees and:

$$\text{Angle Difference} = (\angle V_P - \angle V_S) = 10^\circ$$

Also, if breaker close time setting TCLOSSD := 0.00, Angle Compensation does not operate and the Angle Difference Calculator does not take into account breaker close time, even if the voltages V_P and V_S are slipping with respect to one another. *Equation 4.6* still applies.

Angle Compensation When Voltages V_P and V_S are Slipping and Setting TCLOSSD \neq 0.00

Refer to bottom of *Figure 4.41*.

If the absolute value of slip frequency is greater than or equal to 0.005 Hz and breaker close time setting TCLOSSD \neq 0.00, Angle Compensation operates and thus the Angle Difference Calculator takes the breaker close time into account with breaker close time setting TCLOSSD (set in cycles).

NOTE: In *Equation 4.7*, setting NFREQ effectively converts setting TCLOSSD from units of cycles to seconds.

Angle Compensation calculates how far voltage vector V_S travels (with respect to reference voltage vector V_P) during a time equivalent to setting TCLOSSD (breaker close time). When a close command is given to the recloser/circuit breaker, by the time the circuit breaker main contacts actually close, voltage vector V_S has traveled from position V_S to V_S^* , the angle distance labeled “Angle Compensation (for TCLOSSD)” in *Figure 4.44* and *Figure 4.45*.

$$\text{Angle Compensation} = (f_P - f_S) \cdot (\text{TCLOSSD}) \cdot \left(\frac{1}{\text{NFREQ}} \right) \cdot \left(\frac{360^\circ}{\text{slip cycle}} \right)$$

Equation 4.7

where f_P and f_S represent the frequencies of respective voltage vectors V_P and V_S . $(f_P - f_S)$ is in units of slip cycles/second for how fast voltage vectors V_S and V_P are revolving by each other. In *Figure 4.44* and *Figure 4.45*, voltage vector V_P is deemed the reference voltage vector, remaining stationary and pointing up/vertical. Thus, in these figures, voltage vector V_S is shown to be moving.

For $f_P < f_S$ (as in *Figure 4.44*), voltage vector V_S moves counterclockwise with respect to reference voltage vector V_P . The counterclockwise direction is a positive angle direction. For $f_P < f_S$, Angle Compensation is a negative value (see *Equation 4.7*). So, for Angle Compensation to add positive angle to voltage vector V_S (to effectively move it counterclockwise toward position V_S^* , as in *Figure 4.44*):

$$\angle V_S^* = \angle V_S - \text{Angle Compensation}$$

For $f_P > f_S$ (as in *Figure 4.45*), voltage vector V_S moves clockwise with respect to reference voltage vector V_P . The clockwise direction is a negative angle direction. For $f_P > f_S$, Angle Compensation is a positive value (see *Equation 4.7*). So, for Angle Compensation to add negative angle to voltage vector V_S (to effectively move it clockwise toward position V_S^* , as in *Figure 4.45*):

$$\angle V_S^* = \angle V_S - \text{Angle Compensation}$$

Thus, the $\angle V_S^*$ calculation is the same, regardless of frequencies f_P and f_S of respective voltage vectors V_P and V_S .

Angle Difference When Voltages V_P and V_S are Slipping and Setting TCLOSD $\neq 0.00$

Angle Difference (shown in *Figure 4.44* and *Figure 4.45*) is the actual voltage angle difference that will exist between the systems across the open recloser/circuit breaker at the moment the circuit breaker main contacts are about to close (compensating for aforementioned breaker close time TCLOSD). With previously discussed Angle Compensation in mind:

NOTE: Effectively, Equation 4.8 =
Equation 4.6 + Equation 4.7.

$$\begin{aligned}\text{Angle Difference} &= \angle V_P - \angle V_S^* = \angle V_P - (\angle V_S - \text{Angle Compensation}) \\ &= (\angle V_P - \angle V_S) + \text{Angle Compensation}\end{aligned}$$

Equation 4.8

For many applications, the ideal Angle Difference is 0 degrees, so that voltage vectors V_P and V_S are in phase when the circuit breaker main contacts close.

For some applications (e.g., involving generators; setting EGSELECT := VY or VZ), the ideal Angle Difference might be somewhat less than or greater than 0 degrees (as shown in *Figure 4.45* for setting CANGLE).

Translating *Equation 4.8* to *Figure 4.44* ($f_P < f_S$):

- $(\angle V_P - \angle V_S)$ is a positive value and is shown as such with the arrow in the counterclockwise direction.
- Angle Compensation is a negative value (as previously discussed for *Equation 4.7* for $f_P < f_S$) and is shown as such with the arrow in the clockwise direction.

The addition of these two values has Angle Difference as a positive value in the upper portion of *Figure 4.44* (with the arrow in the counterclockwise direction), but then (Angle Difference) reverting later to a negative value in the lower portion of *Figure 4.44* (with the arrow in the clockwise direction), as $(\angle V_P - \angle V_S)$ becomes a smaller positive value.

Translating *Equation 4.8* to *Figure 4.45* ($f_P > f_S$):

- $(\angle V_P - \angle V_S)$ is a negative value and is shown as such with the arrow in the clockwise direction
- Angle Compensation is a positive value (as previously discussed for *Equation 4.7* for $f_P > f_S$) and is shown as such with the arrow in the counterclockwise direction

The addition of these two values has Angle Difference as a negative value in the upper portion of *Figure 4.45* (with the arrow in the clockwise direction), but then (Angle Difference) reverting later to a positive value in the lower portion of *Figure 4.45* (with the arrow in the counterclockwise direction), as $(\angle V_P - \angle V_S)$ becomes a smaller negative value.

The CANGLE settings imply a generator application and thus the $f_P > f_S$ condition in *Figure 4.45* is a realistic scenario, where often the generator frequency (f_P) has to be higher than system frequency (f_S) on the other side of the recloser/circuit breaker before a synchronism-check close can proceed.

NOTE: Even though *Figure 4.45* shows two CANGLE settings in the progression of voltage vector V_S moving clockwise (from upper portion to lower portion of the figure), there would actually be only one CANGLE setting. The two CANGLE settings just demonstrate the relative setting range and relationship to Angle Difference.

Angle Difference Example (Voltages V_p and V_s are Slipping)

Refer to bottom of *Figure 4.41*.

For example, for a 60 Hz nominal system, if the breaker close time is 10 cycles, set TCLOSD = 10 and NFREQ = 60. Presume the slip frequency is the example slip frequency calculated previously. The Angle Difference Calculator calculates the angle difference between voltages V_p and V_s , compensated with the breaker close time.

Intermediate calculations (using *Equation 4.7*):

$$(f_p - f_s) = (59.95 \text{ Hz} - 60.05 \text{ Hz}) = -0.10 \text{ Hz} = -0.10 \text{ slip cycles/second}$$

$$\begin{aligned} (\text{TCLOSD}) \cdot (1/\text{NFREQ}) &= 10 \text{ cycles} \cdot (1 \text{ second}/60 \text{ cycles}) \\ &= 0.167 \text{ seconds} \end{aligned}$$

Resulting in (using *Equation 4.8*):

$$\begin{aligned} \text{Angle Difference} &= (\angle V_p - \angle V_s) + [-0.10 \cdot 0.167 \cdot 360^\circ] \\ &= (\angle V_p - \angle V_s) - 6^\circ \end{aligned}$$

NOTE: The angle compensation in Figure 4.44 appears much greater than the resultant six degrees in this example. Figure 4.44 is for general illustrative purposes only.

During the breaker close time (TCLOSD), the voltage angle difference between voltages V_p and V_s changes by six degrees. This six degree angle compensation is applied to voltage V_s , resulting in derived voltage V_s^* , as shown in *Figure 4.44*.





Figure 4.44 Angle Difference in Relation to Setting 25ANG1 (or 25ANG2)

The top of *Figure 4.44* shows the Angle Difference (absolute value) *decreasing*— V_s^* is approaching V_p . Ideally, circuit breaker closing is initiated when V_s^* is in phase with V_p (Angle Difference = 0 degrees). Then when the circuit breaker main contacts close, V_s is in phase with V_p , minimizing system shock.

The bottom of *Figure 4.44* shows the Angle Difference (absolute value) *increasing*— V_s^* is moving away from V_p . Ideally, circuit breaker closing is initiated when V_s^* is in phase with V_p (Angle Difference = 0 degrees). Then when the circuit breaker main contacts close, V_s is in phase with V_p . But in

this case, V_S^* has already moved past V_P . To initiate circuit breaker closing when V_S^* is in phase with V_P (Angle Difference = 0 degrees), V_S^* has to slip around another revolution, relative to V_P .

Synchronism-Check Element Outputs 25A1 and 25A2 on page 4.67 explains more about realizing a synchronism-check close with settings 25ANG1 and 25ANG2.



① see Table 4.22 and Table 4.23.

Figure 4.45 Angle Difference in Relation to Setting CANGLE (Generator Application)

The top of *Figure 4.45* shows the Angle Difference (absolute value) decreasing— V_S^* is approaching V_P . At the instant portrayed here, V_S^* is at the value of setting CANGLE (= negative value).

The bottom of *Figure 4.45* shows the Angle Difference (absolute value) increasing— V_S^* is moving away from V_P . At the instant portrayed here, V_S^* is at the value of setting CANGLE (= positive value).

Circuit breaker closing is initiated when V_S^* is at the angle value of setting CANGLE. Then when the circuit breaker main contacts close, V_S is at the angle value of setting CANGLE.

Setting CANGLE can also be set to 0 (zero) angle. For such, circuit breaker closing is initiated when V_S^* is at the position of reference voltage vector V_P . Then when the circuit breaker main contacts close, voltage vector V_S is at the position of reference voltage vector V_P .

Synchronism-Check Element Output 25C on page 4.69 explains more about realizing a synchronism-check close with setting CANGLE.

Synchronism-Check Element Outputs 25A1 and 25A2

The synchronism-check element output Relay Word bits 25A1 and 25A2 in *Figure 4.41* are best applied in the scenario where no generator is involved with the recloser installation (setting EGSELECT := N; see *Table 4.23* and accompanying text).

If 25A1 and 25A2 are used where a generator is involved with the recloser installation (setting EGSELECT := VY or VZ), they would most likely be used only if the generator is offline (electrically isolated from the greater system to which the recloser installation is connected) and the system arrangement still requires a synchronism check. Additionally, such an application would most likely require that slip frequency range settings 25SLO and 25SHI encompass the static (not slipping) region (e.g., 25SLO := -0.010 Hz and 25SHI := 0.010 Hz; see *Figure 4.40*).

Such a change in the slip frequency range settings 25SLO and 25SHI (for setting EGSELECT := VY or VZ) would most easily be achieved by operating on a different settings group when the generator is offline and the system arrangement still requires a synchronism check. Additionally, in this different settings group (for the generator being offline; setting EGSELECT := VY or VZ still), the synchronism-check element output for supervising closing should also be changed (e.g., change from CL3P := ... AND 25C ... to CL3P := ... AND 25A1 ...).

Synchronism-check element output Relay Word bits 25A1 and 25A2 in *Figure 4.41* assert to logical 1 for the conditions explained in the following text.

Voltages V_P and V_S are Static or Setting TCLOSD := 0.00

Refer to top of *Figure 4.41*.

If V_P and V_S are static (not slipping with respect to one another), the Angle Difference between them remains constant—it is not possible to close the circuit breaker at an ideal zero degree phase angle difference. Thus, synchronism-check elements 25A1 or 25A2 assert to logical 1 if the Angle Difference (absolute value; see *Equation 4.6*) is less than corresponding maximum angle setting 25ANG1 or 25ANG2.

Also, if setting TCLOSD := 0.00, the Angle Difference Calculator does not take into account breaker close time, even if the voltages V_P and V_S are slipping with respect to one another. In *Figure 4.44* (top or bottom), imagine that Angle Compensation does not exist (effective Angle Compensation = 0 degrees for setting TCLOSD:= 0.00), so V_S^* does not exist. Angle Difference then extends from voltage vector V_S all the way to reference voltage vector V_P . So, *Equation 4.8* reduces to *Equation 4.6* for setting TCLOSD := 0.00.

Thus, for setting TCLOSD := 0.00, synchronism-check elements 25A1 or 25A2 assert to logical 1 if the Angle Difference (absolute value; see *Equation 4.6*) is less than corresponding maximum angle setting 25ANG1 or 25ANG2. According to the representation in *Figure 4.44* (top, disregarding V_S^*), voltage vector V_S still has some angular distance to travel before the Angle Difference (absolute value) is less than the maximum angle setting 25ANG1 (or 25ANG2).

According to the representation in *Figure 4.44* (bottom, disregarding V_S^*), the Angle Difference (absolute value) is less than the maximum angle setting 25ANG1 (or 25ANG2) and corresponding synchronism-check element output 25A1 (or 25A2) asserts to logical 1.

Voltages V_P and V_S are Slipping and Setting TCLOSD \neq 0.00

Refer to the bottom of *Figure 4.41* and *Equation 4.8*.

If V_P and V_S are slipping with respect to one another and breaker close time setting TCLOSD \neq 0.00, the Angle Difference (compensated by breaker close time TCLOSD) changes through time. Synchronism-check element 25A1 or 25A2 asserts to logical 1 for any one of the following three scenarios.

1. The top of *Figure 4.44* shows the Angle Difference (absolute value) *decreasing*— V_S^* is approaching V_P . When V_S^* is in phase with V_P (Angle Difference = 0 degrees), synchronism-check elements 25A1 and 25A2 assert to logical 1.
2. The bottom of *Figure 4.44* shows the Angle Difference (absolute value) *increasing*— V_S^* is moving away from V_P . V_S^* was in phase with V_P (Angle Difference = 0 degrees), but has now moved past V_P . If the Angle Difference (absolute value) is *increasing*, but the Angle Difference (absolute value) is still less than maximum angle settings 25ANG1 or 25ANG2, then corresponding synchronism-check elements 25A1 or 25A2 assert to logical 1.

In this scenario of the Angle Difference (absolute value) increasing, but still being less than maximum angle settings 25ANG1 or 25ANG2, the operation of corresponding synchronism-check elements 25A1 and 25A2 becomes *less restrictive*. Synchronism-check breaker closing does not have to wait for voltage V_S^* to slip around again in phase with V_P (Angle Difference = 0 degrees). There might not be enough time to wait for this to happen. Thus, the “Angle Difference = 0 degrees” restriction is eased for this scenario.

NOTE: In Scenario 3, concerning reclose supervision, SELOGIC control equation setting 79CLS3P (reclose supervision for three-phase reclosing) is used. The logic discussed in Scenario 3 is equally applicable to reclose supervision settings 79CLSA, 79CLSB, and 79CLSC if single-pole reclosing is enabled (Group setting ESPB := Y).

3. Refer to *Reclose Supervision Logic* on page 6.10.

Refer to the bottom of *Figure 6.6*. If timer 79CLSD is set greater than zero (e.g., 79CLSD := 60.00 cycles) and it times out without SELOGIC control equation setting 79CLS3P (Reclose Supervision) asserting to logical 1, the relay goes to the Lockout State (see top of *Figure 6.7*).

Refer to the top of *Figure 6.6*. If timer 79CLSD is set to zero (79CLSD := 0.00), SELOGIC control equation setting 79CLS3P (Reclose Supervision) is checked only once to see if it is asserted to logical 1. If it is not asserted to logical 1, the relay goes to the Lockout State.

Refer to the top of *Figure 4.44*. Ideally, circuit breaker closing is initiated when V_S^* is in phase with V_P (Angle Difference = 0 degrees). Then when the circuit breaker main contacts finally close, V_S is in-phase with V_P , minimizing system shock. But with time limitations imposed by timer 79CLSD, this may not be possible. To try to avoid going to the Lockout State, the following logic is employed:

If 79CLS3P has not asserted to logical 1 while timer 79CLSD is timing (or timer 79CLSD is set to zero and only one check of 79CLS3P is made), the synchronism-check logic at the bottom of *Figure 4.41* becomes *less restrictive* at the “instant” timer 79CLSD is going to time out (or make the single check). It drops the requirement of waiting until the *decreasing* Angle Difference (absolute value) (V_S^* approaching V_P) brings V_S^* in phase with V_P (Angle Difference = 0 degrees). Instead, it just checks to see that the Angle Difference (absolute value) is less than angle settings 25ANG1 or 25ANG2.

If the Angle Difference (absolute value) is less than angle setting 25ANG1 or 25ANG2, then the corresponding Relay Word bit, 25A1 or 25A2, asserts to logical 1 for that “instant” (asserts for one processing interval).

For example, if SELOGIC control equation setting 79CLS3P (Reclose Supervision) is set as follows:

79CLS3P := (25A1 OR ...) AND ...

and the Angle Difference (absolute value) is less than angle setting 25ANG1 at that “instant,” setting 79CLS3P asserts to logical 1 for one processing interval, allowing the open interval time-out (in *Figure 6.6*) to propagate to the close logic in *Figure 6.3*. Element 25A2 operates similarly. The AND is used in the example 79CLS3P setting to include possible hardware requirements for reclosing. For example, AND TCCAP can be included to indicate sufficient stored energy for trips/reclosures.

Synchronism-Check Element Output 25C

Synchronism-check element output Relay Word bit 25C in *Figure 4.41* is best applied for the scenario where there is a generator (e.g., a distributed energy resource [DER]) on one side of the recloser/circuit breaker (setting EGSELECT := VY or VZ; see *Table 4.23* and accompanying text).

Synchronism-check element output 25C in *Figure 4.41* asserts to logical 1 for the conditions explained in the following text.

Voltages V_p and V_s are Static or Setting TCLOSD := 0.00

Refer to top of *Figure 4.41*.

A static mode is not an optimum operation mode for synchronism-check element output 25C. If voltage vectors V_p and V_s are static (not slipping with respect to one another), then the Angle Difference between them remains constant. If Angle Difference is not changing, it is unlikely for setting CANGLE (Target Close Angle) to be equal to Angle Difference in the top of *Figure 4.41* and thus, no operation of synchronism-check element output 25C is likely.

Avoid the possible operation of synchronism-check element output 25C for such a static scenario by setting slip frequency range settings 25SLO and 25SHI outside the static (not slipping) region (e.g., set as 25SLO := 0.050 Hz and 25SHI := 0.250 Hz; see *Figure 4.40*).

Also, if setting TCLOSD := 0.00, the Angle Difference Calculator does not take into account breaker close time, even if voltage vectors V_p and V_s are slipping with respect to one another. In *Figure 4.45* (top or bottom), imagine that Angle Compensation does not exist (effective Angle Compensation = 0 degrees for setting TCLOSD := 0.00), so V_s^* does not exist. Angle Difference then extends from voltage vector V_s all the way to reference voltage vector V_p . So, *Equation 4.8* reduces to *Equation 4.6* for setting TCLOSD := 0.00.

Thus (for setting TCLOSD := 0.00), synchronism-check element output 25C asserts to logical 1 for only one processing interval for a given transit of voltage vector V_s through the CANGLE setting value (Angle Difference = setting CANGLE). Per the representations in *Figure 4.45* (top or bottom; again, disregard V_s^*), voltage vector V_s still has some angular distance to travel before it transits through the CANGLE setting value.

Voltages V_p and V_s are Slipping and Setting TCLOSD ≠ 0.00

Refer to bottom of *Figure 4.41* and *Equation 4.8*.

Angle Difference has to actually transit through the CANGLE setting value (see top or bottom of *Figure 4.45*) for synchronism-check element output Relay Word bit 25C to assert to logical 1. Synchronism-check element output 25C asserts to logical 1 for only one processing interval for a given transit of Angle Difference (voltage vector V_s^* , derived from voltage vector V_s) through the CANGLE setting value (Angle Difference = setting CANGLE). Per the representations in *Figure 4.45* (top or bottom), voltage vector V_s^* is right at the point of transiting through the CANGLE setting value.

Sometimes a “kick pulse” has to be given to the generator for enough slip to develop (resulting in Relay Word bit SF = logical 1; see *Figure 4.40*) such that the Angle Difference (voltage vector V_s^*) transits through the CANGLE setting value, resulting in the assertion of synchronism-check element output 25C to logical 1 for one processing interval. See *Figure 4.48* for more information.

Refer to *Close Logic on page 6.5* and *Reclose Supervision Logic on page 6.10*.

For example, set 25ANG1 := 15 degrees and use the resultant synchronism-check element in the reclosing relay logic to supervise automatic reclosing:

79CLS3P := (25A1 OR ...) AND ... see *Figure 6.6*

Synchronism-Check Applications for Automatic Reclosing and Manual Closing

Set 25ANG2 := 25 degrees and use the resultant synchronism-check element in manual close logic to supervise manual closing (e.g., assert IN106 to initiate manual close):

SV01:= (R_TRIG IN106 or CC3) AND NOT TRIP3P OR SV01 AND NOT SV01T AND NOT TRIP3P AND NOT CLOSE3P

CL3P := **SV01 AND (25A2 OR ...)** see *Figure 6.3*

Set SV01PU := n cycles and SV01DO := 0.00 cycles. Choose n to represent the maximum period that a manual close may be attempted. A typical setting for n might be 50 to 600 cycles (approximately 1 to 10 seconds).

The timer effectively stretches the one processing interval CC3 pulse (asserted by the **CLOSE** command or via DNP3, Modbus, or SEL Fast Operate protocols—see *Section 10: Communications*) to improve the chances of closing if the synchronism-check element is not asserted at the instant the command is received. Other possible inputs to initiate manual closing include using a local bit (R_TRIG LB n), remote bit (R_TRIG RB n), or programmable operator control bit (PB n).

The rising edge operator “R_TRIG” on IN106 prevents a maintained assertion to logical 1 from creating a standing close condition. The NOT TRIP3P term defeats the manual close window if a relay trip is detected. The NOT CLOSE3P term cancels the timing once the close logic is activated. Other conditions could be added to defeat the manual close.

In this example, the angular difference across the circuit breaker can be greater for a manual close (25 degrees) than for an automatic reclose (15 degrees).


Autosynchronism Element

Enable the autosynchronism element (often referred to as an autosynchronizer) with the following enable setting:

NOTE: The autosynchronism element in the SEL-651R-2 borrows much from the autosynchronism element in the SEL-700G Generator Protection Relay.

E25A := DIG

The autosynchronism element is only available if a synchronism-check element attuned to generator operation is also enabled (enable setting EGSELECT := VY or VZ; see the beginning of *Synchronism-Check Elements on page 4.52*, including *Table 4.22* and *Table 4.23*). Otherwise, EGSELECT := N, the autosynchronism element is defeated, and setting E25A is hidden and forced to E25A := N.



① See Figure 6.3; ② see Figure 4.40 and Figure 4.41; ③ see Table 4.22;
 ④ see Figure 4.47, Figure 4.48, and Figure 4.49; ⑤ See Figure 4.50 and Figure 4.51.

Figure 4.46 Overview of Autosynchronism Element Logic and Application

Figure 4.46 gives an overview of the autosynchronism element logic and application in providing raise/lower control signals to the generator (e.g., a distributed energy resource [DER]). The autosynchronism element is dependent on the synchronism-check element for slip frequency and other Relay Word bit control and some settings. Additionally, with its own settings (see Table 4.26) and voltages V_P and V_S (see Table 4.22), the autosynchronism element creates the following raise/lower control:

- Frequency matching pulse logic—directed to the generator governor to control generator frequency (speed) and phase angle.
- Voltage matching pulse logic—directed to the generator exciter/voltage regulator to control generator voltage output.


This control of the generator-side voltage (V_P) by the autosynchronism element allows the synchronism-check element to ultimately determine that slip frequency, phase angle difference, and voltage magnitude difference (between voltages V_P and V_S) are all within allowable limits. Once this is ascertained by the synchronism-check element, closing of the recloser/circuit breaker is permitted.

Table 4.26 Autosynchronism Element Settings and Settings Ranges

Setting	Definition	Range
FSYNCT	Frequency matching timer	5–3600 s
FADJRATE	Frequency adjustment rate (generator governor)	0.01–10.00 Hz/s
FPULSEI	Frequency pulse interval	1–120 s
FPLSMIND	Frequency pulse minimum duration	0.02–60.00 s
FPLSMAXD	Frequency pulse maximum duration	0.10–60.00 s
FSYNCST	SELOGIC control equation frequency matching start	Relay Word bits referenced in Table F.1
KPULSEI	Kick pulse interval	1–120 s
KPLSMIND	Kick pulse minimum duration	0.02–2.00 s
KPLSMAXD	Kick pulse maximum duration	0.02–2.00 s
VSYNCT	Voltage matching timer	5–3600 s
VADJRATE ^a	Voltage adjustment rate (generator exciter/voltage regulator)	0.01–30.00 V/s
VPULSEI	Voltage pulse interval	1–120 s
VPLSMIND	Voltage pulse minimum duration	0.02–60.00 s
VPLSMAXD	Voltage pulse maximum duration	0.10–60.00 s
VSYNCST	SELOGIC control equation voltage matching start	Relay Word bits referenced in Table F.1

^a The voltage in this value is the V secondary for V_p (generator-side voltage).

Start Frequency Matching Logic



① From Figure 4.40; ② from Figure 6.2; ③ from Figure 5.1; ④ to Figure 4.48.

Figure 4.47 Start Frequency Matching Logic

The start frequency matching logic in *Figure 4.47* and the start voltage matching logic in *Figure 4.50* are exactly the same, except for the top SELOGIC setting input and the Relay Word bit outputs. Start/activate the frequency matching logic by momentarily asserting SELOGIC setting FSYNCST in *Figure 4.47* (e.g., momentarily assert input IN101 for FSYNCST := IN101). Relay Word bit output FSYNCACT asserts (= logical 1) immediately, indicating that the frequency matching pulse logic in *Figure 4.48* is active and pulse train outputs can proceed, subject to additional logic conditions in *Figure 4.48*.


NOTE: In Figure 4.47, TRIP_ represents all TRIP Relay Word bit outputs available for the control (e.g., TRIPA OR TRIPB OR TRIPC OR TRIP3P).

Setting FSYNCT in *Figure 4.47* time limits the activated condition for the frequency matching pulse logic in *Figure 4.48*. After this time limit expires (Relay Word bit FSYNCTO asserts to logical 1 for 1 second), Relay Word bit output FSYNCACT deasserts (= logical 0), deactivating the frequency matching pulse logic in *Figure 4.48*. To restart/reactivate the frequency matching pulse logic, SELLOGIC setting FSYNCST must momentarily assert again.

Operating any of the inputs into the Reset (R) OR logic gates in *Figure 4.47* and *Figure 4.50* shuts down the function of the autosynchronism element. For such a reset condition, respective Relay Word bit outputs FSYNCACT and VSYNCACT deassert to logical 0, turning off the pulse train outputs in respective *Figure 4.48* and *Figure 4.51* (which correspond to the respective raise/lower frequency and voltage outputs shown in overview *Figure 4.46*).

For example, electric power system voltage V_S in *Figure 4.46* is the target voltage that the autosynchronism element is aiming for in adjusting generator voltage V_P in *Figure 4.51* (adjusted via the raise/lower voltage outputs shown at the bottom of *Figure 4.46*). But if voltage V_S is not healthy (Relay Word bit 59VS = logical 0), the entire function of the autosynchronism element is shut down via the Reset (R) OR logic gates in *Figure 4.47* and *Figure 4.50*. With this shutdown of the autosynchronism element, no raise/lower outputs are functioning in *Figure 4.46*.

Frequency Matching Pulse Logic



① From Figure 4.40; ② from Figure 4.47; ③ from Figure 4.41; ④ from Figure 6.3; ⑤ to Figure 4.49.

Figure 4.48 Frequency Matching Pulse Logic

NOTE: In Figure 4.48, CLOSE_ represents all CLOSE Relay Word bit outputs available for the control (e.g., CLOSEA OR CLOSEB OR CLOSEC OR CLOSE3P).

The previously mentioned Relay Word bit output FSYNCACT in *Figure 4.47* effectively enables/disables the entire *Figure 4.48* logic. This logic is further divided via Relay Word bit SF:

- Relay Word bit SF = logical 0: top pulse train logic in *Figure 4.48* is enabled
- Relay Word bit SF = logical 1: bottom pulse train logic in *Figure 4.48* is enabled

Frequency Matching

Refer to the top pulse train logic in *Figure 4.48*.

Relay Word bit SF = logical 0 indicates that the slip frequency between voltages V_S and V_P in overview *Figure 4.46* is outside the range defined by the minimum (25SLO) and maximum (25SHI) slip frequency setting thresholds.

The target slip (frequency) for voltage V_P is the average of slip frequency setting thresholds 25SLO and 25SHI, as shown in the top pulse train logic in *Figure 4.48*. In this scenario, the difference between the slip frequency and the target slip would be relatively large (because the slip frequency is outside the range defined previously), so the calculated pulse width (variable CALC_PLA as shown) is relatively large. The larger the pulse, the more influence on changing generator frequency. As slip frequency gets closer to the target slip, the calculated pulse width gets shorter.

Setting FADJRATE also influences the calculated pulse width. Set FADJRATE equal to the rate of response to control pulses (Hz/s) inherent in the design of the generator governor. The resultant pulse width value is derived from the calculated pulse width, but constrained by settings FPLSMIND and FPLSMAXD, as shown in *Figure 4.48*. If FPLSMIND = FPLSMAXD, the resultant Pulse Width always equals that setting value.

Make sure that the pulse interval (= setting FPULSEI as shown in *Figure 4.48*) is set greater than the time necessary for the generator frequency to stabilize after a control pulse is applied. This prevents a premature application of the next control pulse, thus helping to prevent the slip frequency from overshooting the target slip. Refer to the generator governor data sheet for the information to properly set the FADJRATE, FPULSEI, FPLSMIND, and FPLSMAXD settings.

As the slip frequency gets closer to the target slip, the pulse width gets shorter (unless otherwise constrained by settings FPLSMIND and FPLSMAXD) to prevent hunting. This top pulse train output in *Figure 4.48* stops when Relay Word bit SF = logical 1, indicating that the slip frequency between voltages V_S and V_P in *Figure 4.46* is finally within the range defined by the minimum (25SLO) and maximum (25SHI) slip frequency setting thresholds. Typically, this (along with suitable voltage conditions) indicates acceptable conditions that allow the synchronism-check element in *Figure 4.46* to assert Relay Word bit 25C and permit recloser/circuit breaker closing. Thus, no more frequency matching pulse train output is needed from the autosynchronism element.

Phase Angle Matching (Kick Pulses)

Refer to the bottom pulse train logic in *Figure 4.48*.


Relay Word bit SF = logical 1 indicates that the slip frequency between voltages V_S and V_P in overview *Figure 4.46* is within the range defined by the minimum (25SLO) and maximum (25SHI) slip frequency setting thresholds. In *Frequency Matching on page 4.76*, this condition was deemed favorable for recloser/circuit breaker closing by the synchronism-check element in *Figure 4.46*.

But if settings 25SLO and 25SHI are set close to zero hertz (± 0.02 Hz), the pulse train output (from the top pulse train logic in *Figure 4.48*) is likely to stop (Relay Word bit SF asserts to logical 1) when the slip frequency is very close to zero hertz. Voltages V_S and V_P in *Figure 4.46* are nearly static with respect to each other for this condition. The synchronism-check element in *Figure 4.46* cannot assert Relay Word bit 25C (to permit recloser/circuit breaker closing) because phase angle conditions are not correct (Angle Difference \neq setting CANGLE, in contrast to *Figure 4.45*).

To remedy this static condition, the bottom pulse train logic in *Figure 4.48* (activated if the absolute value of slip frequency is additionally less than 0.02 Hz) produces kick pulses to cause a small net increase or decrease in generator frequency so that the correct phase angle results (Angle Difference finally transits through value = setting CANGLE, as in *Figure 4.45*). This causes Relay Word bit 25C to assert, permitting the recloser/circuit breaker to close (see *Figure 4.46*).

The generation of these kick pulses is similar to those described in *Frequency Matching on page 4.76*, though the Pulse Width is smaller for the kick pulses because of the smaller “ $0.02 - |SLIPI|$ ” difference. Refer to the generator governor data sheet for the information to properly set the KPULSEI, KPLSMIND, and KPLSMAXD settings.

Raise/Lower Logic for Frequency Matching



① From Figure 4.40; ② from Figure 4.48.

Figure 4.49 Raise/Lower Logic for Frequency Matching


The two pulse train outputs from the top and bottom of *Figure 4.48* flow directly into the respective top and bottom raise/lower logic for frequency matching in *Figure 4.49*.

In the top raise/lower logic for frequency matching, if the generator is spinning too fast, its governor needs to receive a signal to lower generator frequency (Relay Word bit FLOWER = pulses logical 1). If the generator is spinning too slow, its governor needs to receive a signal to raise generator frequency (Relay Word bit FRAISE = pulses logical 1).

For the kick pulses coming into the bottom raise/lower logic for phase angle matching, voltages V_S and V_P in overview *Figure 4.46* are nearly static with respect to each other (see *Phase Angle Matching (Kick Pulses)* on page 4.77). To get things moving, the net sign (of the sum of the minimum [25SLO] and maximum [25SHI] slip frequency setting thresholds) determines whether the kick pulse should be a signal to lower (Relay Word bit FLOWER = pulses logical 1) or raise (Relay Word bit FRAISE = pulses logical 1) generator frequency.

Relay Word bits FRAISE and FLOWER can be programmed to output contacts (e.g., OUT101 := FRAISE and OUT102 := FLOWER) and brought out to the generator governor.

Start Voltage Matching Logic




① From Figure 4.40; ② from Figure 6.2; ③ from Figure 5.1; ④ to Figure 4.51.

NOTE: In Figure 4.50, TRIP₋ represents all TRIP Relay Word bit outputs available for the control (e.g., TRIPA OR TRIPB OR TRIPC OR TRIP3P).

Figure 4.50 Start Voltage Matching Logic

The start frequency matching logic in *Figure 4.47* and the start voltage matching logic in *Figure 4.50* are exactly the same, except for the top SELOGIC setting input and the Relay Word bit outputs. Review *Start Frequency Matching Logic* on page 4.73 and how it describes the logic of *Figure 4.47* controlling that of *Figure 4.48* for frequency matching. Then extrapolate this description to the logic of *Figure 4.50* controlling that of *Figure 4.51* for voltage matching.

Voltage Matching Pulse Logic



① From Figure 4.40; ② from Figure 4.42; ③ from Figure 4.50; ④ see Table 4.22.

Figure 4.51 Voltage Matching Pulse Logic, Including Raise/Lower Logic

NOTE: Target voltage V_s in Figure 4.51 is effectively checked for adequate voltage level in Figure 4.47 and Figure 4.50. If voltage V_s is not healthy (Relay Word bit 59VS = logical 0), the entire function of the autosynchronism element is shut down (no raise/lower outputs are functioning in Figure 4.46) via the Reset (R) OR logic gates in Figure 4.47 and Figure 4.50.

Refer to the pulse train logic in Figure 4.51.

The pulse train logic in Figure 4.51 is enabled by any of the voltage conditions grouped into OR-3 logic gate. Any one of these voltage conditions being true indicates voltage conditions not suitable for synchronism check in overview Figure 4.46.

The target voltage for generator voltage V_p is electric power system voltage V_s , as shown in Figure 4.51. The farther apart these two voltages are in magnitude, the larger the calculated pulse width (variable CALC_PLS as shown in Figure 4.51). The larger the pulse, the more influence on changing generator voltage. As generator voltage V_p gets closer to target voltage V_s in magnitude, the calculated pulse width gets shorter.

Setting VADJRATE also influences the calculated pulse width. Set VADJRATE equal to the rate of response to control pulses (V/s) inherent in the design of the generator exciter/voltage regulator. The resultant pulse width value is derived from the calculated pulse width, but constrained by settings VPLSMIND and VPLSMAXD as shown in *Figure 4.51*. If VPLSMIND = VPLSMAXD, the resultant pulse width always equals that setting value.

Make sure that the pulse interval (= setting VPULSEI as shown in *Figure 4.51*) is set greater than the time necessary for the generator voltage to stabilize after a control pulse is applied. This prevents a premature application of the next control pulse, thus helping to prevent the generator voltage V_p from overshooting the target voltage V_s . Refer to the generator exciter/voltage regulator data sheet for the information to properly set the VADJRATE, VPULSEI, VPLSMIND, and VPLSMAXD settings.

As generator voltage V_p gets closer to the target voltage V_s , the pulse width gets shorter (unless otherwise constrained by settings VPLSMIND and VPLSMAXD) to prevent hunting. This pulse train output in *Figure 4.51* stops when the output of OR-3 logic gate evaluates to logical 0, indicating generator voltage V_p and target voltage V_s conditions suitable for synchronism check in *Figure 4.46*. Typically, this (along with suitable slip frequency conditions) indicates acceptable conditions that allow the synchronism-check element in *Figure 4.46* to assert Relay Word bit 25C and permit recloser/circuit breaker closing. Thus, no more voltage matching pulse train output is needed from the autosynchronism element.

Raise/Lower Logic for Voltage Matching

GENERATOR VOLTAGE TOO HIGH OR LOW

In *Figure 4.51*, the combined setting value of $(0.8 \cdot [25VPHI] + 0.2 \cdot [25VPLO])$ is slightly less than setting 25VPHI, while the combined setting value of $(0.2 \cdot [25VPHI] + 0.8 \cdot [25VPLO])$ is slightly greater than setting 25VPLO (for $25VPHI > 25VPLO$). This allows generator voltage V_p adjustment to be well within the bounds of settings 25VPHI and 25VPLO in *Figure 4.40* so that successful synchronism check can eventually take place (see *Figure 4.46*).

Refer to *Figure 4.51*.

The top/first input into OR-1 logic gate is straightforward: generator voltage V_p is too high (beyond the combined setting value of $(0.8 \cdot [25VPHI] + 0.2 \cdot [25VPLO])$) and thus its exciter/voltage regulator needs to receive a signal to lower generator voltage (Relay Word bit VLOWER = pulses logical 1).

The top/first input into OR-2 logic gate is straightforward: generator voltage V_p is too low (beyond the combined setting value of $(0.2 \cdot [25VPHI] + 0.8 \cdot [25VPLO])$) and thus its exciter/voltage regulator needs to receive a signal to raise generator voltage (Relay Word bit VRAISE = pulses logical 1).

The remaining inputs into OR-1 (for lower operations) and OR-2 (for raise operations) logic gates consider generator voltage V_p within the bounds of the previously mentioned combined setting values and are explained in the following:

- The second input into OR-1 logic gate is AND-1 logic gate—generator voltage V_p is greater than target voltage V_s . This is usually desirable, but it is causing too great of a voltage difference between at least one phase pair across the open recloser/circuit breaker. Thus, the generator exciter/voltage regulator needs to receive a signal to lower generator voltage (Relay Word bit VLOWER = pulses logical 1).
- The second input into OR-2 logic gate is AND-2 logic gate—generator voltage V_p is less than target voltage V_s and it is causing too great of a voltage difference between at least one phase pair across the open recloser/circuit breaker. Thus, the generator exciter/voltage regulator needs to receive a signal to raise generator voltage (Relay Word bit VRAISE = pulses logical 1).

- The third input into OR-2 logic gate is AND-3 logic gate—there is no excessive voltage difference between any phase pair across the open recloser/circuit breaker, but generator voltage V_p should be greater than target voltage V_s (per setting GENV+ := Y) and it is not. Thus, the generator exciter/voltage regulator needs to receive a signal to raise generator voltage (Relay Word bit VRAISE = pulses logical 1).

Relay Word bits VRAISE and VLOWER can be programmed to output contacts (e.g., OUT103 := VRAISE and OUT104 := VLOWER) and brought out to the generator exciter/voltage regulator.

Frequency Elements

Six frequency elements are available. Enable the desired number of frequency elements with the E81 enable setting. Frequency elements can be enabled with either cycle or seconds-based time delays. Select 1–6 for cycle-based time delays or E1–E6 for extended-range seconds-based time delays. All frequency element time delays will be of the same type.

E81 := N (none), 1–6, E1–E6

The enable setting is shown in *Figure 4.56*. Frequency is determined from the voltage applied to the recloser control voltage terminals V1Y–NY or V1Z–NZ, as shown in *Table 4.27*.

Table 4.27 Voltage Source for Determining Frequency for Frequency Elements

Global Setting FSELECT :=	Voltage terminals used for determining frequency:
OFF	N/A ^a
VY	V1Y–NY
VZ	V1Z–NZ

^a When Global setting FSELECT := OFF, the SEL-651R-2 will still measure the frequency for frequency tracking and metering. See Frequency Source Selection Setting (FSELECT) on page 9.33 for more information on frequency tracking. When Global setting FSELECT := OFF, the enable settings E81, E81W, E81R, E81RF, and E25 are forced to N and cannot be changed.

Frequency Element Logic Diagrams

The frequency element logic in *Figure 4.56* is controlled by the Relay Word bit 27B81, which is derived from voltage signals in one of the undervoltage block diagrams *Figure 4.52*–*Figure 4.55*, depending on Global settings FSELECT, and VYCONN or VZCONN.




Figure 4.52 Undervoltage Block for Frequency Elements When FSELECT := VY and Three-Phase Voltage Connected




Figure 4.53 Undervoltage Block for Frequency Elements When FSELECT := VZ and Three-Phase Voltage Connected




Figure 4.54 Undervoltage Block for Frequency Elements When FSELECT := VY and Single-Phase Voltage Connected




Figure 4.55 Undervoltage Block for Frequency Elements When FSELECT := VZ and Single-Phase Voltage Connected

Frequency Element Settings

The SEL-651R-2 frequency element time delays use either a cycle-based or a seconds-based delay timer. Cycles are based on the tracked system frequency (see *Frequency Element Time Delay Considerations for Cycle-Based Time Delays on page 4.87*). Seconds-based time delays use time as the reference and are not impacted by tracked system frequency.

Use *Table 4.28* for settings when cycle-based time delays are enabled (E81 := 1–6).

Table 4.28 Frequency Elements Settings and Settings Ranges for Cycle-Based Time Delays


Setting	Definition	Range
27B81P	Undervoltage frequency element block (see <i>Figure 4.52–Figure 4.55</i>)	12.50–300.00 V secondary
81D1P	Frequency Element 1 pickup	40.00–66.00 Hz
81D1D	Frequency Element 1 time delay	2.00–16000.00 cycles, in 0.25-cycle steps
81D2P	Frequency Element 2 pickup	40.00–66.00 Hz
81D2D	Frequency Element 2 time delay	2.00–16000.00 cycles, in 0.25-cycle steps
81D3P	Frequency Element 3 pickup	40.00–66.00 Hz
81D3D	Frequency Element 3 time delay	2.00–16000.00 cycles, in 0.25-cycle steps
81D4P	Frequency Element 4 pickup	40.00–66.00 Hz
81D4D	Frequency Element 4 time delay	2.00–16000.00 cycles, in 0.25-cycle steps
81D5P	Frequency Element 5 pickup	40.00–66.00 Hz
81D5D	Frequency Element 5 time delay	2.00–16000.00 cycles, in 0.25-cycle steps
81D6P	Frequency Element 6 pickup	40.00–66.00 Hz
81D6D	Frequency Element 6 time delay	2.00–16000.00 cycles, in 0.25-cycle steps

Use *Table 4.29* for settings when seconds-based time delays are enabled (E81 := E1–E6).

Table 4.29 Frequency Elements Settings and Settings Ranges for Seconds-Based Time Delays

Setting	Definition	Range
27B81P	Undervoltage frequency element block (see <i>Figure 4.52–Figure 4.55</i>)	12.50–300.00 V secondary
81D1P	Frequency Element 1 pickup	40.00–66.00 Hz
81D1E	Frequency Element 1 time delay	0.10–1000.00 seconds, in 0.01-second steps
81D2P	Frequency Element 2 pickup	40.00–66.00 Hz
81D2E	Frequency Element 2 time delay	0.10–1000.00 seconds, in 0.01-second steps
81D3P	Frequency Element 3 pickup	40.00–66.00 Hz
81D3E	Frequency Element 3 time delay	0.10–1000.00 seconds, in 0.01-second steps
81D4P	Frequency Element 4 pickup	40.00–66.00 Hz
81D4E	Frequency Element 4 time delay	0.10–1000.00 seconds, in 0.01-second steps
81D5P	Frequency Element 5 pickup	40.00–66.00 Hz
81D5E	Frequency Element 5 time delay	0.10–1000.00 seconds, in 0.01-second steps
81D6P	Frequency Element 6 pickup	40.00–66.00 Hz
81D6E	Frequency Element 6 time delay	0.10–1000.00 seconds, in 0.01-second steps

Frequency element time delays are best set to no less than five cycles. If voltage waveform offset occurs (e.g., because of a fault), then frequency may be off for a few cycles. A 5-cycle or greater time delay (e.g., 81D1D := 6.00 cycles or 81D1E := 0.1 seconds) overrides this occurrence.


Figure 4.56 Levels 1 Through 6 Frequency Elements

Accuracy

See Specifications on page 1.9.

Create Over- and Underfrequency Elements

Refer to *Figure 4.56*.

Note that pickup settings 81D1P–81D6P are compared to setting NFREQ. NFREQ is the nominal frequency setting (a global setting), set to 50 or 60 Hz.

Overfrequency Element

For example, make the following settings:

NFREQ := **60 Hz** nominal system frequency is 60 Hz

E81 ≥ **1** enable frequency element 1

81D1P := **61.25 Hz** frequency element 1 pickup

With these settings ($81D1P \geq NFREQ$), the overfrequency part of frequency element 1 logic is enabled. 81D1 and 81D1T operate as overfrequency elements. 81D1 is used in testing only.

Underfrequency Element

For example, make the following settings:

NFREQ := **60 Hz** nominal system frequency is 60 Hz

E81 ≥ **2** enable frequency element 2

81D2P := **59.65 Hz** frequency element 2 pickup

With these settings ($81D2P < NFREQ$) the underfrequency part of frequency element 2 logic is enabled. Elements 81D2 and 81D2T operate as underfrequency elements. Setting 81D2 is used in testing only.

Frequency Element Operation

Refer to *Figure 4.56*.

Overfrequency Element Operation

With the previous overfrequency element example settings, if system frequency is less than or equal to 61.25 Hz (81D1P := 61.25 Hz), frequency element 1 outputs:

81D1 := **logical 0** instantaneous element

81D1T := **logical 0** time delayed element

If system frequency is greater than 61.25 Hz (81D1P := 61.25 Hz), frequency element 1 outputs:

81D1 := **logical 1** instantaneous element

81D2T := **logical 1** time delayed element

Relay Word bit 81D1T asserts to logical 1 only after time delay 81D1D or 81D1E, whichever is in use.

Underfrequency Element Operation

With the previous underfrequency element example settings, if system frequency is less than or equal to 59.65 Hz ($81D2P := 59.65$ Hz), frequency element 2 outputs:

$81D2 := \text{logical 1}$ instantaneous element

$81D2T := \text{logical 1}$ time delayed element

Relay Word bit $81D2T$ asserts to logical 1 only after time delay $81D2D$ or $81D2E$, whichever is in use.

If system frequency is greater than 59.65 Hz ($81D2P := 59.65$ Hz), frequency element 2 outputs:

$81D2 := \text{logical 0}$ instantaneous element

$81D2T := \text{logical 0}$ time delayed element

Instantaneous Frequency Element Response Time

The SEL-651R-2 uses a zero-crossing period measurement technique on the voltage applied to the V1Y-NY or V1Z-NZ terminals (see *Table 4.27*) to determine the power system frequency. There is an intrinsic delay in the instantaneous frequency elements 81D1–81D6 that depends on the pickup setting, the applied signal, and the conditions prior to the change in signal.

The 81D1–81D6 response time to a valid frequency change is typically 1 to 3 cycles, but could be as long as 4.5 cycles. This detail is usually of little consequence when longer time delay settings 81D1D–81D6D or 81D1E–81D6E are used. However, understanding this built-in delay may help during testing and in certain applications.

System disturbances that do not cause the undervoltage block element 27B81 to assert can affect the voltage signals and cause the instantaneous frequency elements to briefly assert when there is no actual frequency deviation. For this reason, time-delayed elements 81D1T–81D6T are the only Relay Word bits intended for use in protection, and the recommended minimum time-delay setting is 5 cycles for 81D1D–81D6D and 0.1 seconds for 81D1E–81D6E.

Frequency Element Time Delay Considerations for Cycle-Based Time Delays

The SEL-651R-2 frequency element time delay settings are specified in either cycles or seconds, as shown in *Table 4.28* and *Table 4.29*. When using cycle-based time delays and determining the time delay settings appropriate for an application, keep in mind that the power system frequency will not be at the nominal value (50 Hz or 60 Hz) when an overfrequency or underfrequency element times out. The relay adjusts the processing algorithms to track the system frequency, and this can make the time delay seem shorter or longer than anticipated.

For pickup settings that are close to the nominal frequency, or with short duration delays, the nominal frequency may be used to convert the desired time delay from seconds into cycles with negligible error.

However, for elements that have pickup settings ($81DnP$) set further from the nominal frequency, or elements set with long time delays ($81DnD$), the over- or underfrequency pickup setting may be used for the time-base conversion instead.

The observed time delay will depend on the frequency of the power system or test set during the excursion and whether the frequency change is applied as step-change, a ramp, or some other function.

Overfrequency Element Settings Example

On a 60 Hz nominal system, the planner requires an overfrequency trip to occur if the frequency exceeds 60.60 Hz for 30 seconds.

Method Using Cycle-Based Time Delays. Convert the time delay from seconds to cycles by using the pickup setting.

$$\begin{aligned}\text{Delay} &= 30 \text{ s} \cdot 60.60 \text{ Hz} \\ &= 30 \text{ s} \cdot 60.60 \text{ cycles/s} \\ &= 1818 \text{ cycles}\end{aligned}$$

Required settings:

$$\begin{aligned}\text{E81} &= \mathbf{1 \text{ (or greater)}} \\ \text{81D1P} &= \mathbf{60.60 \text{ Hz}} \\ \text{81D1D} &= \mathbf{1818.00 \text{ cycles}}\end{aligned}$$

Using the example settings, if a 60.80 Hz signal is applied for testing, the SEL-651R-2 would be expected to assert 81D1T approximately

$$1818 \text{ cycles} / 60.80 \text{ cycles/s} = 29.90 \text{ s}$$

after the instantaneous element (81D1) pickup.

If the nominal frequency 60 Hz conversion factor had been used instead, the time delay setting would have been 1800 cycles and the same 60.80 Hz test signal would be expected to assert 81D1T approximately $1800 \text{ cycles} / 60.80 \text{ cycles/s} = 29.61 \text{ s}$ after the instantaneous element (81D1) pickup.

In this test example, the time delay settings adjustment improves the timing accuracy by about 1 percent.

Method Using Seconds-Based Time Delays. No time conversion is necessary.

$$\text{Delay} = 30 \text{ s}$$

Required settings:

$$\begin{aligned}\text{E81} &= \mathbf{E1 \text{ (or greater)}} \\ \text{81D1P} &= \mathbf{60.60 \text{ Hz}} \\ \text{81D1D} &= \mathbf{30.0 \text{ s}}\end{aligned}$$

Frequency Element Voltage Control

Refer to *Figure 4.52–Figure 4.56*.

Note that all six frequency elements are controlled by the same undervoltage element (Relay Word bit 27B81). For example, when Global setting FSELECT := VY and Global setting VYCONN := BAC, Relay Word bit 27B81 asserts to logical 1 and blocks the frequency element operation if any voltage ($V_{A(Y)}$, $V_{B(Y)}$, or $V_{C(Y)}$) goes below voltage pickup 27B81P. This control prevents erroneous frequency element operation following fault inception.

However, if Global setting FSELECT := VY and Global setting VYCONN := B, Relay Word bit 27B81 is affected only by the voltage applied to the V1Y–NY terminals (which is the quantity $V_{B(Y)}$; see *Figure 9.21*). This is useful in applications where there is only single-phase voltage available to the relay.

Other Uses for Undervoltage Element 27B81

If voltage pickup setting 27B81P is applicable to other control schemes, Relay Word bit 27B81 can be used in other logic at the same time it is used in the frequency element logic.

For example, in the SEL-651R-2 default settings, the torque-control equations 81RTC and 81RFTC both use the logical inverse of 27B81, as described in *Rate-of-Change-of-Frequency Elements (81R) on page 4.93* and *Fast Rate-of-Change-of-Frequency Element (81RF) on page 4.95*.

Frequency Element Uses

The instantaneous frequency elements (81D1–81D6) are used in testing only.

The time-delayed frequency elements (81D1T–81D6T) are used for underfrequency load shedding, frequency restoration, and other schemes.

Underfrequency Load Shedding

For example, to implement underfrequency load shedding with time-delayed frequency element 81D1T, make the SELOGIC control equations trip setting:

TR3P := ... OR 81D1T

Also make the following settings:

79DTL3P := ... OR 81D1T drive-to-lockout—see *Figure 6.11* and following explanation

T11_LED := 81D1T over- and underfrequency target LED—see *Figure 11.13* and *Table 5.3*

See the note at the end of the *Table 5.2* for background on making these two settings when making trip settings changes/modifications.

Frequency Window Elements (81W)



It is not always known from which side of an open recloser that system restoration will proceed as it can vary from outage to outage which side is energized and which is de-energized (see *Figure 4.57* and *Figure 4.58*). Also, if distributed energy resources (DER)/distributed generation (DG) are energizing the particular side, it is imperative that the stability of the DER/DG source be verified before system restoration proceeds.


Because of this variability in system restoration, frequency window elements are provided for both sides of the recloser to verify the stable frequency of the energized side before system restoration proceeds.

- VY-side frequency window element 81WYT (see *Figure 4.57* and *Figure 4.59*)
- VZ-side frequency window element 81WZT (see *Figure 4.58* and *Figure 4.60*)

Table 4.30 Frequency Window Settings


Setting	Definition	Range
E81W	Enable Frequency Window Elements	N, VY, VZ, BOTH
81WYLO	VY-side Low Frequency Threshold	44.00–65.90 Hz in 0.01 Hz steps ^a
81WYHI	VY-side High Frequency Threshold	44.10–66 Hz in 0.01 Hz steps ^a
81WYD	VY-side Time Delay	0.00–1000 s in 0.01 s steps
81WYTC	VY-side Frequency Window Torque Control Equation (SELOGIC control equation)	Relay Word bits referenced in <i>Table F.1</i> or set directly to logical 1 (= 1)
81WZLO	VZ-side Low Frequency Threshold	44.00–65.90 Hz in 0.01 Hz steps ^b
81WZHI	VZ-side High Frequency Threshold	44.10–66 Hz in 0.01 Hz steps ^b
81WZD	VZ-side Time Delay	0.00–1000 s in 0.01 s steps
81WZTC	VZ-side Frequency Window Torque Control Equation (SELOGIC control equation)	Relay Word bits referenced in <i>Table F.1</i> or set directly to logical 1 (= 1)

^a Settings 81WYLO and 81WYHI can be set no closer than 0.10 Hz (minimum frequency window size).^b Settings 81WZLO and 81WZHI can be set no closer than 0.10 Hz (minimum frequency window size).**Figure 4.57 VY-Side Energized/VZ-Side De-energized—Qualify With VY-side Frequency Window Element Before System Restoration Proceeds****Figure 4.58 VY-Side De-energized/VZ-Side Energized—Qualify With VZ-Side Frequency Window Element Before System Restoration Proceeds**



① The logic for Relay Word bit FREQYOK operates regardless of setting E81W. See also Table F.3.

Figure 4.59 VY-Side Frequency Window Element (Setting E81W := VY or BOTH)



① The logic for Relay Word bit FREQZOK operates regardless of setting E81W. See also Table F.3.

Figure 4.60 VZ-Side Frequency Window Element (Setting E81W := VZ or BOTH)

A frequency window element:

- detects normal frequency within low/high bounds (a “window”):
 - settings 81WYLO and 81WYHI in *Figure 4.59*
 - settings 81WZLO and 81WZHI in *Figure 4.60*
- and time qualifies it:
 - setting 81WYD in *Figure 4.59*
 - setting 81WZD in *Figure 4.60*

Notice that only a single-phase voltage is monitored on each voltage side to realize a frequency window element:

- Channel V1Y for VY side (see *Figure 4.59*)
- Channel V1Z for VZ side (see *Figure 4.60*)

Additional criteria (like healthy source voltage—stricter than the fixed 12.5 V sec. threshold [300 V sec. base]) can be realized via SELOGIC control equation settings:

- 81WYTC (see *Figure 4.57* and *Figure 4.59*)
- 81WZTC (see *Figure 4.58* and *Figure 4.60*)

For example, the 27B81 element (see *Figure 4.52* through *Figure 4.55*) that is embedded in traditional frequency element logic (see *Figure 4.56*) could also be used in frequency window element logic for healthy source voltage determination:

- e.g., 81WYTC := NOT 27B81 (for conditions given in *Figure 4.52* or *Figure 4.54*)
- e.g., 81WZTC := NOT 27B81 (for conditions given in *Figure 4.53* or *Figure 4.55*)

Similarly, the 59VP and 59VS elements in the synchronism-check element logic (see *Figure 4.40*) could also be used in frequency window element logic for healthy source voltage determination:

- e.g., 81WYTC := 59VP and 81WZTC := 59VS (for EGSELECT := VY or FSELECT := VY [EGSELECT := N] per *Table 4.22*)
- e.g., 81WYTC := 59VS and 81WZTC := 59VP (for EGSELECT := VZ or FSELECT := VZ [EGSELECT := N] per *Table 4.22*)

Voltage Elements on page 4.31 has many voltage elements that could be used in frequency window element logic for healthy source voltage determination (as well as determining that the opposite side of the open recloser is de-energized):

- e.g., 81WYTC := 3P59Y AND 3P27Z (VY-side energized and VZ-side de-energized)
- e.g., 81WZTC := 3P27Y AND 3P59Z (VY-side de-energized and VZ-side energized)

Also, said voltage elements can be used to create a “window” (not too low and not too high) for healthy source voltage determination:

- e.g., 81WYTC := NOT 3P27Y AND NOT 3P59Y (VY-side energized within a “window”)
- e.g., 81WZTC := NOT 3P27Z AND NOT 3P59Z (VZ-side energized within a “window”)

Frequency window elements 81WYT (*Figure 4.59*) and 81WZT (*Figure 4.60*) can be embedded in such SELOGIC control equation settings as:

- CL3P (see *Close Logic on page 6.5*); e.g., CL3P := ... AND 81WYT
- 79CLS3P (see *Reclose Supervision Logic on page 6.10*); e.g., 79CLS3P := ... AND 81WYT
- 79STL3P (see *Skip-Shot and Stall Open-Interval Timing Settings [79SKP and 79STL, Respectively] on page 6.29*); e.g., 79STL3P := ... OR NOT 81WYT

Note that enable setting E81W forces Relay Word bits:

- 81WYT = logical 0 and 81WY = logical 0 if E81W is **not** set to VY or BOTH (see *Figure 4.59*)
- 81WZT = logical 0 and 81WZ = logical 0 if E81W is **not** set to VZ or BOTH (see *Figure 4.60*)

Keep this Relay Word bit forcing in mind when embedding 81WYT or 81WZT in various SELOGIC control equation settings.

Notice that frequency window elements contrast with traditional frequency elements that instead:

- look for abnormal frequency (underfrequency or overfrequency condition; see *Figure 4.56*) rather than normal frequency within a frequency window
- and are applied for system separation/load shedding (tripping the recloser) rather than system restoration (closing the recloser)

Rate-of-Change-of-Frequency Elements (81R)

Frequency changes occur in power systems when there is an unbalance between load and active power generated. Typically, generator control action adjusts the generated active power and restores the frequency to nominal value. Failure of such control action can lead to system instability unless remedial action, such as load shedding, is taken. You can use the rate-of-change-of-frequency element to detect and initiate a remedial action. The SEL-651R-2 provides four rate-of-change-of-frequency elements. *Table 4.31* shows the settings available for the elements.

Table 4.31 Rate-of-Change-of-Frequency Settings (Sheet 1 of 2)

Setting	Definition	Setting Range
E81R	Enable Rate-of-Change-of-Frequency Elements	N, 1–4
81RTC	Rate-of-Change-of-Frequency Elements Torque Control	Relay Word bits referenced in <i>Table F.1</i> or set directly to logical 1 (= 1)
81R1P	Element 1 Pickup	OFF, 0.10–15.00 Hz/sec
81R1TRND	Element 1 Trend	INC, DEC, ABS
81R1PU	Element 1 Timer Pickup	0.10–60.00 sec
81R1DO	Element 1 Timer Dropout	0.00–60.00 sec
81R2P	Element 2 Pickup	OFF, 0.10–15.00 Hz/sec
81R2TRND	Element 2 Trend	INC, DEC, ABS

Table 4.31 Rate-of-Change-of-Frequency Settings (Sheet 2 of 2)


Setting	Definition	Setting Range
81R2PU	Element 2 Timer Pickup	0.10–60.00 sec
81R2DO	Element 2 Timer Dropout	0.00–60.00 sec
81R3P	Element 3 Pickup	OFF, 0.10–15.00 Hz/sec
81R3TRND	Element 3 Trend	INC, DEC, ABS
81R3PU	Element 3 Timer Pickup	0.10–60.00 sec
81R3DO	Element 3 Timer Dropout	0.00–60.00 sec
81R4P	Element 4 Pickup	OFF, 0.10–15.00 Hz/sec
81R4TRND	Element 4 Trend	INC, DEC, ABS
81R4PU	Element 4 Timer Pickup	0.10–60.00 sec
81R4DO	Element 4 Timer Dropout	0.00–60.00 sec

NOTE: The SEL-651R-2 measures the system frequency from the voltage input defined by the FSELECT setting. See Table 4.27 for related details.

Use E81 setting to enable the desired number of the elements. *Figure 4.61* shows the element logic. The SEL-651R-2 measures frequency (mf1), and then measures a second frequency (mf2) after a time window (dt) determined by the Trip Level setting (81RnP). The element has hysteresis, such that pickup is 100 percent of the 81RnP setting and dropout is 95 percent.

Table 4.32 shows the time windows for different trip level settings. The Relay Word bit 81RT = 81R1T OR 81R2T OR 81R3T OR 81R4T.

The SEL-651R-2 does not track the system frequency when the frequency changes faster than 20 Hz/second, and the 81R elements will not respond.



Logic shown for 81R1T. Logic for 81R2T–81R4T is similar.

Figure 4.61 81R Rate-of-Change-of-Frequency Logic

Table 4.32 Time Window Versus 81RnP Setting

81RnP Setting (Hz/s)	Time Window (ms)
0.10–0.14	1000
0.15–0.19	666
0.20–0.29	500
0.30–0.39	333
0.40–0.59	250
0.60–1.19	166
1.20–2.39	83
2.40–15.00	41

For testing purposes, the expected pickup time can be calculated by using *Equation 4.9*, the 81RnP pickup setting, the corresponding time window from *Table 4.32*, and the rate-of-change-of-frequency of the applied signal. For a given 81RnP pickup setting, the pickup time of the element decreases as the rate of frequency change increases. Use *Equation 4.9* to select the time delay setting 81RnPU so that the element responds as desired.

$$81RnPT \text{ Minimum Pickup Time} = \frac{81RnP \cdot \text{Time Window}}{\text{Rate of Frequency Change}} + 81RnPU$$

Equation 4.9

Set 81Rn Trend to INC or DEC to limit operation of the element to increasing or decreasing frequency respectively. Set the trend to ABS if you want the element to disregard the frequency trend.

Frequency supervision ensures that the frequency measurement is valid, is between 40 and 70 Hz, and is being measured from the voltage V1Y or V1Z channel, according to the FSELECT setting.

Set 81RTC to limit when the 81R elements are active. The default setting is shown below:

81RTC := NOT 27B81

Relay Word bit 27B81 asserts when any of the phase voltages fall below the 27B81P threshold (see *Figure 4.52* through *Figure 4.55*). By default, 27B81P is set to 80.00 V. As a result, when configured with default settings, the 81RFTC SELLOGIC control equation operates as an undervoltage supervision check for the 81R elements. This supervision is important because it prevents the elements from operating during a fault condition where the system frequency may not be measured accurately. The 27B81P pickup setting should be set so that it asserts for fault conditions.


Use the Relay Word bit 81RnT or 81RT in the SELLOGIC trip equations to open appropriate breaker(s) as required by your load shedding scheme.

Fast Rate-of-Change-of-Frequency Element (81RF)

The fast rate-of-change-of-frequency element, 81RF, provides a faster response compared to the frequency (81) and rate-of-change-of-frequency (81R) elements. The fast operating speed makes the 81RF element suitable for detecting islanding conditions.

Fast Rate-of-Change-of-Frequency Element (81RF)

The element uses a characteristic (see *Figure 4.62*) based on frequency deviation from nominal frequency ($DF = FREQ - NFREQ$) and rate-of-change-of-frequency ($DFDT$) to detect islanding conditions. The element uses a time window of four cycles to calculate the value of $DFDT$. Under steady-state conditions, the operating point is close to the origin. During islanding conditions, depending on the accelerating or decelerating of the islanded system, the operating point enters Trip Region 1 or Trip Region 2 of the characteristic. The element uses the settings 81RFDFP in Hz and 81RFRP in Hz/s to configure the characteristic (see *Table 4.33*).

**Figure 4.62 81RF Characteristics****Table 4.33 Fast Rate-of-Change-of-Frequency Settings**

Setting	Definition	Setting Name
E81RF	Enable Fast Rate-of-Change-of-Frequency Element	Y, N
81RFDFP	Frequency Difference Setpoint	0.1–10.0 Hz
81RFRP	DFDT Setpoint	0.2–15.0 Hz/s
81RFPU	Element Timer Pickup	0.10–1.00 s
81RFDO ^a	Element Timer Dropout	0.00–1.00 s
81RFTC	Fast Rate-of-Change-of-Frequency Elements Torque Control	Relay Word bits referenced in <i>Table F.1</i> or set directly to logical 1 (= 1)
81RFTCPU	Torque Control Timer Pickup	0.02–5.00 s

^a Setting 81RFDO must be less than the value of setting 81RFPU.

NOTE: The SEL-651R-2 measures the system frequency from the voltage input defined by the FSELECT setting. See *Table 4.27* for related details.

Figure 4.63 shows the logic diagram of the 81RF element. Enable the element by setting E81RF to Y (Yes). Settings 81RFDFP and 81RFRP configure the 81RF characteristics. These settings are typically coordinated with the frequency (81) and rate-of-change-of-frequency (81R) element settings. The slope of the characteristic, 81RFSLP, shown in the logic diagram is equal to $-1 \cdot (81RFRP/81RFDFP)$.


Set 81RFTC to limit when the 81RF element is active. The default setting is as shown:

$$81RFTC := \text{NOT } 27B81 \text{ AND NOT } 51P$$

The default setting restrains operation during a fault and must be altered to meet individual installation requirements.

Relay Word bit 27B81 asserts when any of the phase voltages fall below the 27B81P threshold (see *Figure 4.52* through *Figure 4.55*). By default, 27B81P is set to 80.00 V. As a result, when configured with default settings, the 81RFTC SELOGIC control equation operates as an undervoltage supervision check for the 81RF element. This supervision is important because it prevents the element from operating during a fault condition where the system frequency may not be measured accurately. The 27B81P pickup setting should be set so that it asserts for fault conditions.

Relay Word bit 51P asserts when any of the phase currents are above the maximum-phase time-overcurrent element pickup settings. If the maximum-phase time-overcurrent elements are not in use, or are otherwise not set appropriately for this application, use another overcurrent element. See *Maximum-Phase Time-Overcurrent Elements on page 4.15*



- ① 81RFP, 81RFDP, 81RFPU, 81RFDO, 81RFTC, 81RFTCPU are settings.
- ② DFDT is df/dt calculated over 4-cycle window (Hz/s).
- ③ DF is the difference (FREQ - NFREQ) in Hz.
- ④ 81RFSLP = $- (81RFP/81RFDP)$.
- ⑤ 81RFP is for testing purposes only.

Figure 4.63 81RF Fast Rate-of-Change-of-Frequency Logic

Vector Shift Element

The vector shift element is used to detect islanding conditions of distributed generators (DGs) or loss of mains, and disconnect these DGs from the utility network under these conditions. Failure to trip islanded generators can lead to problems relating to out-of-synchronism reclosing, equipment damage, unstable operation, degradation of power quality and personnel safety.

The vector shift element is designed for applications where a DG is connected to either the utility or other main generators that require fast disconnection upon detection of an islanding condition. The vector shift element operates within three cycles providing fast and reliable island detection; this operating time is fast enough to prevent out-of-synchronism reclosing of the network feeders avoiding generator damage and any adverse effects.

Islanding is a three-phase phenomenon; therefore, the vector shift monitoring is performed on all the three phases of the voltage signals. Detection of a vector shift condition occurs when there are sudden phase variations on all three phases of the voltage waveforms. At the moment of islanding, the sudden change in load current causes a sudden change in the periods of the voltage signals. This element measures the difference in the present period duration and a reference period (as explained in *Vector Shift Element Logic*). This difference is then converted to degrees and compared against the user-defined setting 78VSAPU.

Vector Shift Element Logic

The logic diagram of the vector shift element in *Figure 4.64* displays the steps performed to detect an islanding condition:

- Zero-crossing based period estimation
- Angle shift calculation and angle shift threshold check
- Angle shift count calculator
- Torque control




Figure 4.64 Logic Diagram of the Vector Shift Element

The element performs period calculations on each of the voltage inputs, V_A , V_B , and V_C . Zero-crossing detection logic is used to perform the period calculations. The time stamps of two consecutive positive-going zero-crossings or two consecutive negative-going zero-crossings are used in determining the period. The relay establishes a reference period for each phase using the previous 32 period measurements. The initialization period for this element requires at least 16 cycles of voltage signal to establish an accurate reference period. During the initialization period, this element does not detect an islanding condition.

In each quarter-cycle, the relay calculates the difference between the present period on each phase with the corresponding reference period. This difference is expressed in degrees to determine the angle shift and compared against the setting 78VSAPU. If the calculated angle shift is greater than the angle shift threshold setting 78VSAPU, the comparator output for the corresponding phase will be one; this output is fed to the angle shift count calculator logic. The count calculator receives angle shift detection information from all three phases and records the number of times that the angle shift threshold of all phases has been exceeded in two consecutive quarter-cycles. If the angle shift count exceeds four and torque control is met/asserted, 78VSO asserts, indicating an islanding or loss of mains condition.

Depending on the DG loading conditions, a vector shift occurs once when an islanding event happens, causing a change in two consecutive period measurements after which the voltage stabilizes. For this reason, a delayed operation of the element is not applicable. Although the vector shift element allows for fast and reliable detection of DG islanding conditions, the limitation of this element needs to be realized. This element is based on the sudden phase change in the voltage waveform. If there is no load current change between the DG and the utility at the point of common coupling, there is no vector shift and this element does not detect the islanding condition. For this element to operate properly, the load change must be at least 20 percent of the rated power of the DG.

The vector shift element (78VS) and the fast rate-of-change-of-frequency element (81RF) can be used to detect islanding conditions. The vector shift element is designed to detect islanding conditions at the moment when the islanding condition happens and typically responds within 1.5–3 cycles after the islanding condition occurs. On the other hand, 81RF is designed to detect islanding conditions during and after the voltage shift occurs; the 81RF element complements the 78VS element by providing more dependable protection.

Vector Shift Element Settings

See *Table 4.34* for the vector shift element settings. Set E78VS := Y to enable the vector shift element. Set the vector shift angle pickup threshold setting 78VSAPU to the desired angle to detect a vector shift condition. The factory-default value of this setting is 10 degrees. Determine this setting based on the generator impedance and your studies.

The following listed factory-default setting for the vector shift torque-control equation setting 78VSTC disables the vector shift element if voltage goes low on any phase. For example, if B-phase voltage goes low because of a fault (B-phase undervoltage element 27YB4 = logical 1; see *Figure 4.31*), the vector shift element is disabled (78VSTC = logical 0). This helps prevent undesired vector shift element operation because of what appears as a voltage phase shift caused by fault conditions. For the following factory-default 78VSTC setting to work, corresponding phase undervoltage pickup setting 27YP4P needs to be set.

78VSTC := NOT 27YA4 AND NOT 27YB4 AND NOT 27YC4

Global setting VSELECT determines what voltages the vector shift element operates on (factory-default setting VSELECT := VY). If changed to VSELECT := VZ and a similar undervoltage-based vector shift torque control is desired, change to VZ-side undervoltage elements (e.g., 78VSTC := NOT 27ZA4 AND NOT 27ZB4 AND NOT 27ZC4, with corresponding undervoltage pickup setting 27ZP4P; see *Figure 4.34*). Setting 78VSTC can be set to any desired control.

Table 4.34 Vector Shift Element Settings

Setting	Definition	Range
E78VS	Enable Vector Shift Element	Y, N
78VSAPU	Vector Shift Angle Pickup Threshold	2.0–30.0 deg
78VSTC	Vector Shift Torque Control Equation	Relay Word bits referenced in <i>Table F.1</i>

Voltage Sag, Swell, and Interruption Elements

The SEL-651R-2 has three types of elements to detect voltage disturbances. These elements detect voltage sags, swells, and interruptions (abbreviated as VSSI or SSI). These elements are enabled by Group setting ESSI := Y and controlled by the VINT, VS WELL, and VSAG settings.

The SEL-651R-2 VSSI elements monitor and respond to the three-phase voltages connected to either the VY- or VZ-voltage terminals, as designated by Global setting VSELECT := VY or VZ. If Global setting VSELECT := OFF, enable setting ESSI is forced to N and cannot be changed.

Enter the VSSI element threshold settings VSAG, VS WELL, and VINT in percentage units, which relate to the Positive-Sequence Reference Voltage: Vbase. The use of percentage settings instead of absolute voltage limits allows the SSI elements to perform better in systems that have a range of nominal voltages, with no need to adjust settings for seasonal loading or to set them far apart to accommodate the action of a tap-changing transformer. The SSI elements respond to phase-to-neutral voltages.


The Positive-Sequence Reference Voltage is discussed in its own subsection.

The Voltage Sag, Swell, Interruption Recorder automatically uses the SSI elements. These elements are also available as Relay Word bits, so they can be used in any SELOGIC control equation (see *Sag/Swell/Interruption (SSI) Report on page 12.42*).

Voltage Sag Elements

As shown in *Figure 4.65*, if the magnitude of a voltage drops below the voltage sag pickup threshold for one cycle, the corresponding SAG Relay Word bit for that phase asserts (SAGA, SAGB, or SAGC). If all three SAGp elements assert, an additional Relay Word bit asserts—SAG3P. The SAGp elements remain asserted until the magnitude of the corresponding voltage rises and remains above the sag dropout threshold for one cycle.

The sag pickup and dropout thresholds depend on Vbase and the VSAG setting.

**Figure 4.65 Voltage Sag Elements**

Voltage Swell Elements

As shown in *Figure 4.66*, if the magnitude of a voltage rises above the voltage swell pickup threshold for one cycle, the corresponding SW Relay Word bit for that phase asserts (SWA, SWB, or SWC). If all three SW_p elements assert, an additional Relay Word bit asserts—SW3P. The SW_p elements remain asserted until the magnitude of the corresponding voltage drops and remains below the swell dropout threshold for one cycle.

The swell pickup and dropout thresholds depend on Vbase and the VS WELL setting.




Figure 4.66 Voltage Swell Elements

Voltage Interruption Elements

As shown in *Figure 4.67*, if the magnitude of a voltage drops below the voltage interruption pickup threshold for one cycle, the corresponding INT Relay Word bit for that phase asserts (INTA, INTB, or INTC). If all three INT_p elements assert, an additional Relay Word bit asserts—INT3P. The INT_p elements remain asserted until the magnitude of the corresponding voltage rises and remains above the interruption dropout threshold for one cycle.

The interruption pickup and dropout thresholds depend on Vbase and the VINT setting.




Figure 4.67 Voltage Interruption Elements

Voltage Sag, Swell, and Interruption Elements Settings

The settings ranges for the SSI thresholds are shown in *Table 4.35*.

The factory-default settings match the Interruption, Sag, and Swell definitions in IEEE Std 1159-1995, Classifications of RMS Variations.

Table 4.35 Sag/Swell/Interruption Elements Settings (Must First Set ESSI := Y)

Settings	Definition	Range	Default
VINT ^a	Percentage of memory voltage compared to phase-to-neutral voltage to assert INT elements	OFF, 5 to 95 percent of reference voltage, Vbase	10.00%
VSAG	Percentage of memory voltage compared to phase-to-neutral voltage to assert SAG elements	OFF, 10 to 95 percent of reference voltage, Vbase	90.00%
VSWELL	Percentage of memory voltage compared to phase-to-neutral voltage to assert SW elements	OFF, 105 to 180 percent of reference voltage, Vbase (300 V secondary maximum upper limit)	110.00%

^a VINT cannot be set higher than VSAG

Positive-Sequence Reference Voltage, Vbase

The relay converts the positive-sequence voltage quantity, $|V1|$, to a reference voltage, Vbase, which has a thermal demand characteristic with a time constant of 100 seconds. This allows the Vbase quantity to slowly track normal system voltage variations (tap changer operations and load effects), but not follow fast system voltage changes (unless the change is held for several seconds).

The $|V1|$ quantity for Vbase is obtained from the voltage terminals selected by the Global setting VSELECT := VY or VZ.

In a balanced three-phase system, $|V1|$ is the average of the three phase-to-neutral voltages.

Vbase tracks $|V1|$, and represents the average phase-to-neutral voltage.

The present value of Vbase can be viewed by issuing the MET command (see *MET Command (Metering Data) on page 10.60*).

Vbase Thermal Element Block

To prevent the Vbase quantity from tracking during transient voltage conditions, the calculation of the Vbase thermal element is blocked during the assertion of any of the SAG_p, SW_p, or INT_p Relay Word bits or the SSI_TRIGGER or FAULT_SELOGIC control equation settings. When blocked, the Vbase quantity will not change. This allows the SAG, SWELL, and INT elements voltage comparisons to be made with the reference Vbase locked at a “healthy” system voltage level. Once the disturbance is over and all of the SAG_p, SW_p, and INT_p Relay Word bits and the FAULT_SELOGIC control equation setting deassert, the thermal element for Vbase is unblocked.

Figure 4.68 shows an example of how Vbase tracking is suspended during a voltage disturbance. The example voltage disturbance is the result of an overload condition (three-phase sag), followed by a source-side breaker operation (three-phase interruption). To illustrate the dynamic nature of the VSSI thresholds, the Interrupt, Sag, and Swell pickup levels are also plotted with the factory-default settings for VINT, VSAG, and VSWELL. For this hypothetical three-phase disturbance, V1 has the same magnitude as V_A, V_B, and V_C (as shown). Single-phase disturbances are handled in a similar fashion, except that the phases and V1 will have different voltage magnitudes.

The use of a VSAG setting higher than 90 percent, at the same time as a VSWELL setting lower than 110 percent, should be carefully considered. Moving these thresholds too close together increases the probability that an end of disturbance condition is missed. This could create a false sag or swell condition that may not clear itself until the next disturbance, thus causing the Vbase thermal element to remain blocked.

The SSI_TRIGGER SELOGIC is described in *SSI Triggering and Recording on page 12.42*.

Vbase thermal element blocking by the FAULT Relay Word bit is programmable via SELOGIC setting FAULT. The FAULT Relay Word bit also controls other relay functions; see subsection *SELOGIC Control Equation Setting FAULT on page 5.18*.




Figure 4.68 Vbase Tracking Example (Three-Phase Disturbance)

Vbase Initialization

The Vbase thermal element is automatically initialized when the relay is powered up, and also after a settings change or group change that results in a new ESSI := Y condition.

You can also force Vbase to initialize by issuing the **SSI R** command (Access Level 1—see *SSI Command (Voltage Sag/Swell/Interruption Report) on page 10.73*).

During initialization, the SSI elements are deasserted and the SSI Recorder is disabled until all of the following conditions are met (for Y-terminal voltages when Global setting VSELECT := VY, or Z-terminal voltages when VSELECT := VZ):

- $|V1| > |3V2|$ (correct phase rotation check)
- $|V1| > |3V0|$ (correct phase connection check)
- V_A, V_B, V_C are all greater than 25 V secondary
- SELOGIC control equation setting FAULT is deasserted
- $|V1|$ is within three percent of the calculated Vbase value
- At least twelve seconds have elapsed

As soon as the above Vbase initialization conditions are satisfied, the SSI Relay Word bits will be allowed to change state according to their settings and the present voltage conditions, and the SSI Recorder will be enabled.

Vbase Tracking Range

The Vbase quantity will track the positive-sequence voltage over a large range of system voltages. The tracking limits are explained below. In normal relay use, these limits are not likely to be reached, because one of the Sag, Swell, or Interruption Relay Word bits would most likely assert for a large voltage deviation, thus blocking the Vbase thermal element from tracking to one of the range limits.

The minimum value that Vbase can achieve is equivalent to a positive-sequence (V1) value of 25 volts secondary. In primary units, the lowest value is the following:

$$\text{When } \text{VSELECT} := \text{VY, minimum Vbase} = \frac{25\text{V} \cdot \text{PTRY}}{1000} \text{kV.}$$

Equation 4.10

NOTE: If the SEL-651R-2 is ordered with LEA ac inputs on the VY terminals, Equation 4.10 still applies, provided that the PTRY setting is properly scaled—see PT Ratio Setting Adjustments on page 9.42.

$$\text{When } \text{VSELECT} := \text{VZ, minimum Vbase} = \frac{25\text{V} \cdot \text{PTRZ}}{1000} \text{kV.}$$

Equation 4.11

The maximum value that Vbase can achieve is equivalent to 300 volts secondary divided by VS WELL; therefore, when VSELECT := VY the maximum Vbase in primary kV is the following:

$$\frac{300\text{V} \cdot \text{PTRY} \cdot 100}{\text{VS WELL} \cdot 1000} = \frac{30\text{V} \cdot \text{PTRY}}{\text{VS WELL}} \quad \text{Equation 4.12}$$

When VSELECT := VZ, the maximum Vbase in primary kV is the following:

$$\frac{300\text{V} \cdot \text{PTRZ} \cdot 100}{\text{VS WELL} \cdot 1000} = \frac{30\text{V} \cdot \text{PTRZ}}{\text{VS WELL}} \quad \text{Equation 4.13}$$

If the expected higher end of the “normal” system voltage range is close to 300 V secondary, then the VS WELL setting may need to be reduced or turned “OFF” to allow Vbase to track the actual system voltage and not run into the maximum value limit. For example, if connecting to an industrial service rated at 277 V_{LN} / 480 V_{LL} using the wye-connection (with no PTs), and the normal operating range goes as high as 285 V_{LN}, then the maximum VS WELL setting that will allow for proper Vbase tracking is 105 percent.

SSI Reset Command

After commissioning tests or other maintenance activities that have applied test voltages to the SEL-651R-2, the Vbase element may have locked onto a test voltage. Use the **SSI R** (reset) command once normal system voltages are restored on the voltage terminals. Powering up the relay automatically performs this reset.

See *Commissioning Testing on page 12.46* for more details.

Power Elements

Four independent three-phase power elements are available. Group setting EPWR determines how many (and what type of) power elements are enabled:

EPWR := N, 3P1, 3P2, 3P3, 3P4

where

- N None
- 3P1 Enable one (1) three-phase power element
- 3P2 Enable two (1, 2) three-phase power elements
- 3P3 Enable three (1, 2, 3) three-phase power elements
- 3P4 Enable four (1, 2, 3, 4) three-phase power elements

Each enabled power element can be set to detect real power or reactive power, with the settings in *Table 4.36*. With SELOGIC control equations, the power elements provide a wide variety of protection and control applications. Typical applications are:

- Overpower and/or underpower protection/control
- Reverse power protection/control
- VAR control for capacitor banks

Power Elements Settings

Table 4.36 Three-Phase Power Element Settings and Setting Ranges (EPWR := 3P1, 3P2, 3P3, or 3P4)

Settings	Definition	Range
3PWR1P,3PWR2P, 3PWR3P, 3PWR4P	Power element pickup	OFF, 1.20–7800.00 VA secondary, three-phase
PWR1T, PWR2T, PWR3T, PWR4T	Power element type	+WATTS, -WATTS, +VARS, -VARS
PWR1D, PWR2D, PWR3D, PWR4D	Power element time delay	0.00–16000 cycles, in 0.25-cycle steps

The power element pickup settings in *Table 4.36* are on a 300 Vac secondary base. If the voltage inputs (selected via Global setting VSELECT) for the power elements are other than:

- 300 Vac inputs
- 120 Vac, 1M Lindsey SVMI LEA inputs

then the secondary voltage values must be adjusted to a 300 Vac base prior to calculating power element pickup settings (see *Voltage-Related Settings and LEA Inputs (Group Settings) on page 9.49*).

The power element type settings are made in reference to the load convention:

- +WATTS: positive or forward real power
- WATTS: negative or reverse real power
- +VARS: positive or forward reactive power (lagging)
- VARS: negative or reverse reactive power (leading)

Power Element Time Delay Setting Considerations

The four power element time delay settings (PWR1D–PWR4D) can be set to have no intentional delay for testing purposes. For protection applications involving the power element Relay Word bits, SEL recommends a minimum

NOTE: The CT Polarity Setting (CTPOL) on page 9.29 affects the sign of the calculated power quantities.

time delay setting of 5.00 cycles for general applications. The classical power calculation is a product of voltage and current, to determine the real and reactive power quantities. During a system disturbance, because of the high sensitivity of the power elements, the changing system phase angles and/or frequency shifts may cause transient errors in the power calculation.

Using Power Elements in the Relay Trip Equation

The power elements are not supervised by any relay elements other than the minimum voltage and current level checks shown in *Figure 4.69*. If the protection application requires overcurrent protection in addition to the power elements, there may be a race condition, during a fault, between the overcurrent element(s) and the power element(s) if the power element(s) are still receiving sufficient operating quantities. In some protection schemes this may jeopardize coordination. One method of accommodating this is to increase the power element time delay settings.

Another method is to supervise the power element Relay Word bit(s) with the overcurrent element pickup (the overcurrent element has effective priority over the power element). For example, if the application requires that the relay trip the attached circuit breaker when a forward power flow threshold is exceeded and a phase definite-time overcurrent element is also in the relay trip equation, extra security can be achieved with these SELOGIC control equation settings:

```
SV01 := 3PWR1 AND NOT 50P1
SVO1PU := 1.50 cycle
SVO1DO := 0.00 cycles
```

And Group settings:

```
50PIP := 5.00 A
50PID := 10.00 cycles
3PWRIP := 360.00 VA
PWR1T := +WATTS
PWR1D := 5.00 cycles
TR3P := ... OR ... OR SV01T OR 50P1T
```

During a fault that exceeds the pickup values of both the power element and the overcurrent element, these settings ensure that the definite-time overcurrent element (50P1T) trips the relay for the fault, even if the PWR1D setting is set to a smaller time delay than the 50P1D setting. Relay Word bit 3PWR1 is ANDed with Relay Word bit NOT(50P1), which effectively blocks 3PWR1 when 50P1 is asserted. The SELOGIC variable timer SV01 is employed in this example to avoid another race condition that could occur if the fault was cleared by another device before the definite-time element time-out, which could potentially deassert 50P1 a few quarter-cycles before 3PWR1 deasserts. Without this timer, an incorrect trip operation may occur.

Accuracy

See *Specifications on page 1.9*.

Three-Phase Power Element Calculations

The numeric method used in the three-phase power elements uses line-to-line voltage and phase current quantities, corrected with zero-sequence voltage and current when unbalanced. The resulting power quantities are subject to the minimum voltage and current tests shown in the lower half of *Figure 4.69*.

Power Elements Logic Operation




Figure 4.69 Three-Phase Power Elements Logic

The voltage comparators in *Figure 4.69* (with their respective 10 V secondary and 40 V secondary thresholds) are on a 300 Vac secondary base. If the voltage inputs (selected via Global setting VSELECT) for the power elements are other than:

- 300 Vac inputs
- 120 Vac, 1M Lindsey SVMI LEA inputs

then the secondary voltage values (VAB and VAC) into these voltage comparators in *Figure 4.69* logic must be adjusted to a 300 Vac base prior to analyzing the operation of this logic (see *Voltage-Related Settings and LEA Inputs (Group Settings)* on page 9.49).




Figure 4.70 Power Elements Operation in the Real/Reactive Power Plane

In *Figure 4.70*, if the three-phase reactive power level is above pickup setting $3PWRnP$, Relay Word bit $3PWRn$ asserts ($3PWRn = \text{logical 1}$) after time delay setting $PWRnD$ ($n = 1-4$), subject to the “sufficient signal” conditions.

The “sufficient signal” conditions in *Figure 4.69* require at least 1 percent nominal current if the corresponding phase voltage is greater than 40 V secondary. If the voltage is between 10 and 40 V secondary, at least 10 percent nominal current is required.

Pickup setting $3PWRnP$ is always a positive number value (see *Table 4.36*). Thus, if $-WATTS$ or $-VARS$ are chosen with setting $PWRnT$, the corresponding real or reactive power values have to effectively be multiplied by -1 so that element $PWRn$ asserts for negative real or reactive power.

Power Elements

Application—VAR Control for a Capacitor Bank




Figure 4.71 SEL-651R-2(B) Provides VAR Control for 9600 kVAR Capacitor Bank

The 9600 kVAR capacitor bank in *Figure 4.71* is put online and taken offline according to the VAR loading on the transformer bank feeding the 21.6 kV bus. The VAR loading is measured with the SEL-651R-2(B) located at bus circuit breaker 52-B.

Two SEL-651R-2 reclosers operate the capacitor bank—both recloser controls are connected to capacitor bank circuit breaker 52-C. The SEL-651R-2(C) provides capacitor overcurrent protection and trips circuit breaker 52-C for a fault in the capacitor bank. The SEL-651R-2(B) provides VAR control and automatically puts the capacitor bank online (closes circuit breaker 52-C) or takes it offline (trips circuit breaker 52-C) according to the measured VAR level. The SEL-651R-2(B) also provides bus overcurrent protection and trips circuit breaker 52-B for a fault on the 21.6 kV bus.

In *Figure 4.71*, if the SEL-651R-2(C) trips circuit breaker 52-C for a fault in the capacitor bank, then a block close signal is sent from the SEL-651R-2(C) to the SEL-651R-2(B). This prevents the SEL-651R-2(B) from issuing an automatic close to circuit breaker 52-C.

For additional security, the close circuit from the SEL-651R-2(B) to circuit breaker 52-C is supervised by a block close output contact from the SEL-651R-2(C). This block close output contact opens if the SEL-651R-2(C) trips circuit breaker 52-C for a fault in the capacitor bank—no automatic closing can then take place.

These block close signals seal in when the SEL-651R-2(C) trips circuit breaker 52-C for a fault in the capacitor bank. Automatic closing of circuit breaker 52-C with the SEL-651R-2(B) can then take place only after the block close signals are reset. The exact implementation of this block close logic requires an application note beyond the scope of this discussion.

The rest of this discussion focuses on the determination of VAR levels (and corresponding power element settings) for automatic tripping and closing of circuit breaker 52-C with the SEL-651R-2(B).

Convert three-phase 9600 kVAR (kVA) to three-phase VA (volt-amperes) secondary, assuming a 1000:1 current transformer ratio and 100:1 potential transformer ratio:

$$9600 \text{ kVA pri} \cdot \frac{1000 \text{ V}}{1 \text{ kV}} \cdot \frac{1}{1000} \cdot \frac{1}{100} = 96 \text{ VA secondary}$$

The three-phase 9600 kVAR capacitor is converted to 1.0 per unit VARs (leading) for demonstration convenience in *Figure 4.71*. *Figure 4.72* shows the per unit VAR levels for putting online (closing circuit breaker 52-C) or taking offline (tripping circuit breaker 52-C) the capacitor bank.




Figure 4.72 Per Unit Setting Limits for Switching 9600 kVAR Capacitor Bank Online and Offline

The capacitor bank is put online at the 0.3 per unit VAR level (lagging) on the bus. The per unit VAR level immediately changes to the -0.7 per unit VAR level (leading) when the capacitor bank is put online ($0.3 - 1.0 = -0.7$). There is a margin of 0.5 per unit VARs until the capacitor bank is then taken offline ($-0.7 - 0.5 = -1.2$).

The capacitor bank is taken offline at the -1.2 per unit VAR level (leading) on the bus. The per unit VAR level immediately changes to -0.2 per unit VAR level (leading) when the capacitor bank is taken offline ($-1.2 + 1.0 = -0.2$). There is a margin of 0.5 per unit VARs until the capacitor bank is put online again ($-0.2 + 0.5 = 0.3$).

Settings for Three-Phase Power Elements

From preceding calculations and figures:

$$9600 \text{ kVAR} \approx 1.0 \text{ per unit VARs} \approx 96.0 \text{ VA secondary (three-phase)}$$

Convert the per unit VAR levels 0.3 and -1.2 to VA (volt-amperes) secondary:

$$0.3 \cdot 96.0 \text{ VA secondary} = 28.8 \text{ VA secondary}$$

$$-1.2 \cdot 96.0 \text{ VA secondary} = -115.2 \text{ VA secondary}$$

Make the following power element settings for the SEL-651R-2(B):

EPWR := 2 (enable two power elements)

3PWR1P := 28.8 (power element pickup; VA secondary)

PWRIT := +VARS (power element type; lagging VARs)

PWR1D := _____ (power element time delay; cycles; see following discussion for setting idea)

3PWR2P := 115.2 (power element pickup; VA secondary)

PWR2T := -VARS (power element type; leading VARs)

PWR2D := _____ (power element time delay; cycles; see following discussion for setting idea)

To override transient reactive power conditions, set the above power element time delay settings equivalent to several seconds (or perhaps minutes).

Resulting three-phase power element 3PWR1 asserts when the lagging VAR level exceeds the 0.3 per unit VAR level (lagging) (See *Figure 4.72* and left-hand side of *Figure 4.70*.) This element is used in close logic in the SEL-651R-2(B) to automatically put the 9600 kVAR capacitor bank online.

Resulting three-phase power element 3PWR2 asserts when the leading VAR level exceeds the -1.2 per unit VAR level (leading) (see *Figure 4.72* and the left-hand side of *Figure 4.70*). This element is used in trip logic in the SEL-651R-2(B) to automatically take the 9600 kVAR capacitor bank offline.

Load-Encroachment Logic

The load-encroachment logic (see *Figure 4.73*) and settings are enabled/disabled with setting ELOAD (:= Y or N). (If Global setting VSELECT := OFF, then ELOAD can be set only to N. See *Voltage Source Selection Setting (VSELECT)* on page 9.33 for more details on the VSELECT setting.)

The load-encroachment feature allows phase overcurrent elements to be set without regard for load levels. This is especially helpful in bus overcurrent applications. A bus relay sees the cumulative currents of all the feeders but still has to provide overcurrent backup protection for all these feeders. If the phase elements in the bus relay are set to provide adequate backup, they often are set close to maximum bus load current levels. This runs the risk of tripping on bus load current. The load-encroachment feature prevents this from happening as shown in the example that follows in this subsection.





Figure 4.73 Load-Encroachment Logic

Note that a positive-sequence impedance calculation (Z_1) is made in the load-encroachment logic in *Figure 4.73*. Load is largely a balanced condition, so apparent positive-sequence impedance is a good load measure. The load-encroachment logic operates only if the positive-sequence current (I_1) is greater than the Positive-Sequence Threshold defined in *Figure 4.73*. For a balanced load condition, I_1 = phase current magnitude.

Forward load (load flowing out) lies within the hatched region labeled ZOUT. Relay Word bit ZOUT asserts to logical 1 when the load lies within this hatched region.

NOTE: The CT Polarity Setting (CTPOL) on page 9.29 affects the sign of the positive-sequence impedance calculation.

Reverse load (load flowing in) lies within the hatched region labeled ZLIN. Relay Word bit ZLIN asserts to logical 1 when the load lies within this hatched region.

Relay Word bit ZLOAD is the OR-combination of ZLOUT and ZLIN:

ZLOAD := ZLOUT OR ZLIN

Settings Ranges

Refer to *Table 4.37*.

Table 4.37 Load-Encroachment Settings Ranges

Setting ^a	Description and Range
ZLF	Forward Minimum Load Impedance-corresponding to maximum load flowing out 0.50-640.00 ohms secondary
ZLR	Reverse Minimum Load Impedance-corresponding to maximum load flowing in 0.50-640.00 ohms secondary
PLAF	Maximum Positive Load Angle Forward (-90° to +90°)
NLAF	Maximum Negative Load Angle Forward (-90° to +90°)
PLAR	Maximum Positive Load Angle Reverse (+90° to +270°)
NLAR	Maximum Negative Load Angle Reverse (+90° to +270°)

^a If Global setting VSELECT := VY and LEA ac inputs are ordered, the impedance values for ZLF and ZLR must be scaled (see Line Impedance Conversions (Group Settings) on page 9.52).

Load-Encroachment Setting Example

Example system conditions:

Nominal Line-Line Voltage: 230 kV
 Maximum Forward Load: 800 MVA
 Maximum Reverse Load: 500 MVA
 Power Factor (Forward Load): 0.90 lag to 0.95 lead
 Power Factor (Reverse Load): 0.80 lag to 0.95 lead
 CT ratio: 400/1 = 400
 PT ratio: 134000/67 = 2000

The PTs are connected line-to-neutral.

Convert Maximum Loads to Equivalent Secondary Impedances

Start with maximum forward load:

$$\begin{aligned}
 800 \text{ MVA} \cdot (1/3) &= 267 \text{ MVA per phase} \\
 230 \text{ kV} / (\sqrt{3}) &= 132.8 \text{ kV line-to-neutral} \\
 267 \text{ MVA} \cdot (1/132.8 \text{ kV}) \cdot (1000 \text{kV/MV}) &= 2010 \text{ A primary} \\
 2010 \text{ A primary} \cdot (1/\text{CT ratio}) &= 2010 \text{ A primary} \cdot \\
 &\quad (1 \text{ A secondary}/400 \text{ A} \\
 &\quad \text{primary}) \\
 &= 5.03 \text{ A secondary} \\
 132.8 \text{ kV} \cdot (1000 \text{ V/kV}) &= 132800 \text{ V primary} \\
 132800 \text{ V primary} \cdot (1/\text{PT ratio}) &= 132800 \text{ V primary} \cdot \\
 &\quad (1 \text{ V secondary}/2000 \text{ V} \\
 &\quad \text{primary}) \\
 &= 66.4 \text{ V secondary}
 \end{aligned}$$

Now, calculate the equivalent secondary impedance:

$$66.4 \text{ V secondary}/5.03 \text{ A secondary} = 13.2 \Omega \text{ secondary}$$

This Ω secondary value can be calculated more expediently with the following equation:

$$[(\text{line-line voltage in kV})^2 \cdot (\text{CT ratio})]/[(\text{three-phase load in MVA}) \cdot (\text{PT ratio})]$$

Again, for the maximum forward load:

$$[(230)^2 \cdot (400)]/[(800) \cdot (2000)] = 13.2 \Omega \text{ secondary}$$

To provide a margin for setting ZLF, multiply by a factor of 0.9:

$$\text{ZLF} := 13.2 \Omega \text{ secondary} \cdot 0.9 = 11.90 \Omega \text{ secondary}$$

For the maximum reverse load:

$$[(230)^2 \cdot (400)]/[(500) \cdot (2000)] = 21.1 \Omega \text{ secondary}$$

Again, to provide a margin for setting ZLR:

$$\text{ZLR} := 21.1 \Omega \text{ secondary} \cdot 0.9 = 19.00 \Omega \text{ secondary}$$

Convert Power Factors to Equivalent Load Angles

The power factor (forward load) can vary from 0.90 lag to 0.95 lead.

$$\text{PLAF} := \cos^{-1}(0.90) = 26^\circ$$

$$\text{NLAF} := \cos^{-1}(0.95) = -18^\circ$$

The power factor (reverse load) can vary from 0.80 lag to 0.95 lead.

$$\text{PLAR} := 180^\circ - \cos^{-1}(0.95) = 180^\circ - 18^\circ = 162^\circ$$

$$\text{NLAR} := 180^\circ + \cos^{-1}(0.80) = 180^\circ + 37^\circ = 217^\circ$$

Apply Load-Encroachment Logic to a Phase Time-Overcurrent Element

Again, from *Figure 4.73*:

$$\text{ZLOAD} := \text{ZLOUT OR ZLIN}$$




Figure 4.74 Migration of Apparent Positive-Sequence Impedance for a Fault Condition

Refer to *Figure 4.74*. In a load condition, the apparent positive-sequence impedance is within the ZLOUT area, resulting in:

$$\text{ZLOAD} := \text{ZLOUT OR ZLIN} = \text{logical 1 OR ZLIN} = \text{logical 1}$$

If a fault occurs, the apparent positive-sequence impedance moves outside the ZLOUT area (and stays outside the ZLIN area, too), resulting in:

$$\text{ZLOAD} := \text{ZLOUT OR ZLIN} = \text{logical 0 OR logical 0} = \text{logical 0}$$

Load Encroachment for Directionally Controlled Elements

Directional elements can be used in torque-control settings for directional control of phase time overcurrent elements, as shown in *Table 4.40*.

Directional control elements come from *Figure 4.86*, which refers back to *Figure 4.85*. In *Figure 4.85*, notice that the “NOT ZLOAD” condition is embedded in the positive-sequence voltage-polarized directional element logic. This logic prevents a phase overcurrent element that is being torque controlled by a directional element from operating when the measured positive sequence impedance is within the Load In or Load Out regions.

Load Encroachment for Nondirectional Elements

It is possible to use SELOGIC control equation torque-control settings to apply load encroachment supervision for nondirectional overcurrent elements.

However, keep in mind that load encroachment is not a valid representation of the positive-sequence impedance during unbalanced faults, and ZLOAD may assert during certain unbalanced faults. This means that a torque-control equation intended to prevent operation of a phase overcurrent element for load conditions may also prevent operation of the element for unbalanced faults. Therefore, when using load encroachment to control phase overcurrent elements, residual or neutral-ground overcurrent elements must be used to detect phase-ground faults. Similarly negative-sequence overcurrent elements must be used to detect phase-to-phase faults (see *Setting Negative-Sequence Overcurrent Elements* on page 4.146). These phase-to-ground and phase-to-phase elements must be at least as sensitive as the phase overcurrent elements.

Example 1

If it is acceptable for the phase overcurrent element to operate for some unbalanced fault conditions, refer to *Figure 4.16* and make the following SELOGIC control equation torque-control setting:

51PTC := NOT(ZLOAD) AND NOT(LOP) OR 50P6

As shown in *Figure 4.73*, load-encroachment logic is a positive-sequence calculation. During LOP conditions (loss-of-potential; see *Figure 4.75*), positive-sequence voltage (V_1) can be substantially depressed in magnitude or changed in angle. This change in V_1 can possibly cause ZLOAD to deassert (= logical 0), erroneously indicating that a “fault condition” exists. Thus, NOT (ZLOAD) should be supervised by NOT (LOP) in a torque-control setting. This also effectively happens in the directional element in *Figure 4.85*, where ZLOAD and LOP are part of the logic.

In the above setting example, phase instantaneous overcurrent element 50P6 is set above any maximum load current level—if 50P6 picks up, there is assuredly a fault. For faults below the pickup level of 50P6, but above the pickup of phase time-overcurrent element 51PT, the NOT(ZLOAD) AND NOT(LOP) logic discriminates between high load and fault current. If an LOP condition occurs (LOP = logical 1), the pickup level of 50P6 becomes the effective pickup of phase time-overcurrent element 51PT (51PT loses its sensitivity when an LOP condition occurs):

```
51PTC := NOT(ZLOAD) AND NOT(LOP) OR 50P6
      := NOT(ZLOAD) AND NOT(logical 1) OR 50P6
      := 50P6
```

Example 2

If it is *not* acceptable for the phase overcurrent element to operate for any unbalanced fault current less than 50P6P or for load conditions, enable load encroachment, refer to *Figure 4.16*, and make the following SELOGIC control equation torque-control setting:

51PTC = F32P OR R32P OR 50P6

This uses the directional control logic (*Figure 4.85*) to cause the phase overcurrent element to be sensitive only to three-phase fault conditions. Residual or neutral ground-overcurrent elements must be used to detect phase-to-ground faults, and negative-sequence overcurrent elements must be used to detect phase-to-phase faults (see *Setting Negative-Sequence Overcurrent Elements on page 4.146*). These phase-to-ground and phase-to-phase elements must be at least as sensitive as the phase overcurrent elements.

Because the directional control logic is defeated when a loss-of-potential occurs, phase instantaneous overcurrent element 50P6 is set above any maximum load current level—if 50P6 picks up, there is assuredly a fault. If an LOP condition occurs (LOP = logical 1), the pickup level of 50P6 becomes the effective pickup of phase time-overcurrent element 51PT. In other words, 51PT loses its sensitivity when an LOP condition occurs.

The directional elements must be enabled by setting E32 to Y or AUTO. See *Directional Control Settings on page 4.130* for a discussion of other settings that may be necessary for directional control to function properly.

See SEL Application Guide AG2005-07, *Guidelines for Applying Load-Encroachment Element for Overcurrent Supervision*, available on the SEL website, for more information.

Use SEL-321 Relay Application Guide for the SEL-651R-2

The load-encroachment logic and settings in the SEL-651R-2 are similar to those in the SEL-321. Refer to SEL Application Guide AG93-10, *SEL-321 Relay Load-Encroachment Function Setting Guidelines* for applying the load-encroachment logic in the SEL-651R-2. Note that *Application Guide AG93-10* discusses applying the load-encroachment feature to phase distance elements in the SEL-321. The SEL-651R-2 does not have phase distance elements, but the principles and settings example are still generally applicable to the SEL-651R-2.

Ground Switch Logic

PHASE CURRENT CHANNEL ASSIGNMENTS

Made with Global setting IPCONN (see Table 9.8).

RESIDUALLY CONNECTED CHANNEL IN

The following figures show the factory-default wiring for channel IN wired residually with the phase current channels for the various recloser applications: Figure 2.54, Figure 2.57, Figure 2.60, Figure 2.64, Figure 2.67, Figure 2.70, Figure 2.73, Figure 2.75, Figure 2.76, Figure 2.81, and Figure 2.82.

Global setting EGND SW is the primary control for the ground switch logic. The operation of the ground switch logic is summarized in *Table 4.38* and its outputs are listed below:

- Ground current I_G
- Relay Word bit GNDSW (indicating the I_G current source)

Ground current I_G is used in the following:

- Ground instantaneous/definite-time overcurrent elements (see *Ground Instantaneous/Definite-Time Overcurrent Elements on page 4.9*)
- Ground time-overcurrent elements (see *Ground Time-Overcurrent Elements on page 4.23*)
- Directional control (see *Ground Current I_G on page 4.121*)
- Metering (see *Ground Switch Option on page 8.3*)

Table 4.38 Ground Switch Logic

Scenario	Channel IN Wiring Configuration	Global Setting EGND SW :=	Current Transformer Ratio Settings	Source of Ground Current I_G	
1 (factory default)	Residually connected with phase current channels	Y	CTR = CTRN	When $ IN < 4.7 A$, Relay Word bit GNDSW = logical 1	When $ IN \geq 4.7 A$, Relay Word bit GNDSW = logical 0
	Separate core-balance CT, encompassing all three phases, on same line section as phase CTs			IN	$3I_0 \cdot \left(\frac{CTR}{CTRN} \right)$
				At all times Relay Word bit GNDSW = logical 0	
3	Separate current source (unrelated to phase currents)	N	CTR and CTRN set independently	$3I_0$	
4	Not connected	N	Make CTR; CTRN “don’t care”	$3I_0$	

EXTRA ELEMENTS ENABLED WHEN EGNDSW := N
 See Neutral Instantaneous/ Definite-Time Overcurrent Elements on page 4.7 and Neutral Time-Overcurrent Elements on page 4.21.

When Global setting EGNDSW := Y (Scenarios 1 and 2 in *Table 4.38*), ground current I_G is automatically switched between the following (depending on the magnitude of channel IN current):

- Channel IN current
- Calculated residual-ground current $3I_0 = I_A + I_B + I_C$ (vector summation)

The switching point of 4.7 A secondary (channel IN current) in *Table 4.38* has some intentional hysteresis to prevent rapid I_G current source changes. EGNDSW:= Y gives the aforementioned ground overcurrent elements the widest range for pickup settings and operating current. It especially provides for increased sensitivity at lower ground current values.


Notice that for uncommon Scenario 2 in *Table 4.38*, the $3I_0$ current is adjusted by the current transformer ratio settings CTR and CTRN. This is because the secondary current $3I_0$ needs to be adjusted to the channel IN current base because the ground overcurrent elements (that operate off of ground current I_G) are set on the channel IN current base when EGNDSW:= Y.

If current transformer ratio settings are set the same (CTR = CTRN), then the phase channel current base is the same as the channel IN current base.

When Global setting EGNDSW := N (Scenarios 3 and 4 in *Table 4.38*), ground current I_G is fixed on the calculated residual-ground current $3I_0 = I_A + I_B + I_C$ (vector summation).

Loss-of-Potential Logic

The loss-of-potential (LOP) logic operates as shown in *Figure 4.75*.



① From Figure 5.5; ② to Figure 4.77 and Figure 4.78; ③ to Figure 4.82 and Figure 4.86.

Figure 4.75 Loss-of-Potential Logic

Inputs into the LOP logic are described in *Table 4.39*.

Table 4.39 LOP Logic Inputs

Input	Description
3PO	Three-pole open condition (indicates circuit breaker open condition).
SPO	Single-pole open condition (indicates one or two phases are open, of a single-pole trip capable recloser)
V_1	Positive-sequence voltage (V secondary).
I_1	Positive-sequence current (A secondary).
I_0	Zero-sequence current (A secondary).
V_0	Zero-sequence voltage (V secondary).
VNOM	PT nominal voltage setting (line-to-neutral secondary).
VSELECT	Voltage source selection (global) setting—selects three-phase source (V_Y or V_Z) for LOP, directional logic, etc.
ELOP	Loss-of-potential enable setting.

The circuit breaker has to be closed (Relay Word bit 3PO = logical 0 and SPO = logical 0) for the LOP logic to operate.

A loss of potential is declared (Relay Word bit LOP = logical 1) when a 10 percent or larger drop in V_1 is detected, with no corresponding change in I_1 or I_0 . If the LOP condition persists for 15 cycles, it latches in.

LOP resets (Relay Word bit LOP = logical 0) when V_1 returns above 85 percent of setting VNOM (Relay Word bit V1GOOD also asserts) and V_0 is less than 7.8 percent of setting VNOM.

The loss-of-potential enable setting, ELOP, does not enable or disable the LOP logic. It just routes the LOP Relay Word bit to different logic, as shown in *Figure 4.75* and explained in the remainder of this subsection.

Setting VSELECT := OFF

If setting VSELECT := OFF, the loss-of-potential logic is disabled (Relay Word bits LOP and V1GOOD are forced to logical 0) and setting ELOP can only be set to “N.”

Setting ELOP := Y or Y1

If setting ELOP := Y or Y1 and a loss-of-potential condition occurs (Relay Word bit LOP asserts to logical 1), all directional element enables are disabled (see *Figure 4.77*, *Figure 4.78*, and *Figure 4.85*). The loss-of-potential condition makes the voltage-polarized directional elements (which are controlled by these internal enables) unreliable. Thus, they are disabled. The overcurrent elements controlled by these voltage-polarized directional elements are disabled also (unless overridden by conditions explained in the following Setting ELOP := Y discussion).

Setting ELOP := Y

Additionally, if setting ELOP := Y and a loss-of-potential condition occurs (Relay Word bit LOP asserts to logical 1), overcurrent elements set direction forward are enabled (see *Figure 4.82* and *Figure 4.86*). These direction forward overcurrent elements effectively become nondirectional and provide overcurrent protection during a loss-of-potential condition.

As detailed previously, voltage-based directional elements are disabled during a loss-of-potential condition. Thus, the overcurrent elements controlled by these voltage-based directional elements are also disabled. However, this disable condition is overridden for the overcurrent elements set direction forward if setting ELOP := Y.

Setting ELOP := N


If setting ELOP := N, the loss-of-potential logic still operates (Relay Word bit LOP asserts to logical 1 for a loss-of-potential condition) but does not disable any voltage-based directional elements (as occurs with ELOP := Y or Y1) or enable overcurrent elements set direction forward (as occurs with ELOP := Y).

Directional Control for Ground Overcurrent Logic

Setting E32 enables directional control for overcurrent elements. Setting E32 and other directional control settings are described in *Directional Control Settings on page 4.130*.

Two elements are available to control the ground overcurrent elements. These two directional elements are:

- Negative-sequence voltage-polarized directional element
- Zero-sequence voltage-polarized directional element



① Figure 4.77; ② Figure 4.78; ③ Figure 4.79; ④ Figure 4.80; ⑤ Figure 4.81; ⑥ Figure 4.82.

Figure 4.76 General Logic Flow of Directional Control for Ground Overcurrent Elements

Figure 4.76 gives an overview of how these directional elements are enabled and routed for control of the ground overcurrent elements.

Note in Figure 4.76 that setting ORDER enables the directional elements. Set ORDER with any combination of Q and V. They have the following correspondence to the directional elements:

- Q (Negative-sequence voltage-polarized directional element)
- V (Zero-sequence voltage-polarized directional element)

The order in which these directional elements are listed in setting ORDER determines the priority in which they operate to provide Best Choice Ground Directional Element logic control. See discussion on setting ORDER in *Directional Control Settings on page 4.130*.

Directional Element Enables

Refer to *Figure 4.76*, *Figure 4.77*, and *Figure 4.78*.

The directional element enables, Relay Word bits 32QGE and 32VE, have the following correspondence to the directional elements:

- 32QGE (Negative-sequence voltage-polarized directional element)
- 32VE (Zero-sequence voltage-polarized directional element)

Note in *Figure 4.77* and *Figure 4.78* that if:

- enable setting ELOP = Y or Y1 and a loss-of-potential condition occurs (Relay Word bit LOP asserts; see *Table 4.75*)
- or a single-pole open condition occurs (Relay Word bit SPO asserts; see *Table 5.5*)

then both directional element enables are disabled. The directional element enables also have current signal thresholds that must be met (settings 50QFP/50QRP and 50GFP/50GRP, respectively).

Figure 4.77 has extra directional element enable 32QE, which is used in the logic that controls the negative-sequence and phase overcurrent elements (see *Figure 4.83* and *Figure 4.84*).

The settings involved with 32QGE and 32VE in *Figure 4.77* and *Figure 4.78* (e.g., settings a2, k2, a0G, E32IV) are explained in *Directional Control Settings on page 4.130*.

Ground Current I_G

Ground current I_G in *Figure 4.77*, *Figure 4.78*, and *Figure 4.81* can possibly switch between sources, depending on Global setting EGNDST (see *Table 4.38* and accompanying text).

Best Choice Ground Directional Element Logic

Refer to *Figure 4.76* and *Figure 4.79*.

Relay Word bits 32QGE and 32VE and setting ORDER are used in the Best Choice Ground Directional Element logic in *Figure 4.79*. The Best Choice Ground Directional Element logic determines the order in which the directional element should be enabled to operate. The ground overcurrent elements set for directional control are then controlled by this directional element.

Directional Elements

Refer to *Figure 4.76*, *Figure 4.80*, and *Figure 4.81*.

The enable output of Best Choice Ground Directional Element logic in *Figure 4.79* determines which directional element will run.

Presuming sufficient current signal is present (Relay Word bit 50GF, 50GR, 50QF, or 50QR asserted), an impedance-based directional calculation is then made. Technical paper *Negative-Sequence Impedance Directional Element* by Bill Fleming goes into more detail on this impedance-based calculation for the negative-sequence voltage-polarized directional element (paper available at selinc.com/literature/technical-papers/). The principles discussed in this paper also generally apply to the zero-sequence voltage-polarized directional element.

Directional Element Routing

Refer to *Figure 4.76* and *Figure 4.82*.

The directional element outputs are routed to the forward (Relay Word bit 32GF) and reverse (Relay Word bit 32GR) logic points, for use in controlling ground overcurrent elements.

Table 4.40 and accompanying text give examples of directional control implementation (i.e., by using the outputs of *Figure 4.82* and *Figure 4.86* in overcurrent element torque-control settings and other SELOGIC settings to realize desired directional control).


Loss-of-Potential

Note in *Figure 4.82* that if *both* the following are true:

- Enable setting ELOP = Y
- A loss-of-potential condition occurs (Relay Word bit LOP asserts; see *Figure 4.75*)

then the forward logic point (Relay Word bit 32GF) asserts to logical 1, thus enabling the ground overcurrent elements that are set direction forward. These direction forward overcurrent elements effectively become nondirectional and provide overcurrent protection during a loss-of-potential condition.

As detailed in *Figure 4.77* and *Figure 4.78*, voltage-based directional elements are disabled during a loss-of-potential condition. Thus, the overcurrent elements that are directionally controlled by these voltage-based directional elements are disabled also. But this disable condition is overridden if setting ELOP := Y, as explained above.



① From *Figure 4.75*; ② from *Figure 5.5*; ③ from *Figure 4.78*; ④ to *Figure 4.80*; ⑤ to *Figure 4.84*; ⑥ to *Figure 4.79*.

Figure 4.77 Directional Element Enables (32QE and 32QGE) Logic for Negative-Sequence Voltage-Polarized Directional Elements






Figure 4.78 Directional Element Enable (32VE) Logic for Zero-Sequence Voltage-Polarized Directional Elements



① From Figure 4.77; ② from Figure 4.78; ③ to Figure 4.80; ④ to Figure 4.81.


Figure 4.79 Best Choice Ground Directional Logic

4.124 | Protection Functions
Directional Control for Ground Overcurrent Logic




① From Figure 4.77; ② from Figure 4.79; ③ to Figure 4.82.

Figure 4.80 Negative-Sequence Voltage-Polarized Directional Element for Ground Overcurrent Elements



① From Figure 4.78; ② from Figure 4.79; ③ to Figure 4.82.

Figure 4.81 Zero-Sequence Voltage-Polarized Directional Element for Ground Overcurrent Elements




① From Figure 4.75; ② from Figure 4.80; ③ from Figure 4.81.

Figure 4.82 Routing of Directional Elements for Ground Directional Elements

Directional Control for Negative-Sequence and Phase Overcurrent Elements

Setting E32 enables directional control for overcurrent elements. Setting E32 and other directional control settings are described in *Directional Control Settings on page 4.130*.

The negative-sequence voltage-polarized directional element controls the negative-sequence overcurrent elements. Negative-sequence voltage-polarized and positive-sequence voltage-polarized directional elements control the phase overcurrent elements. *Figure 4.83* gives an overview of how the negative-sequence voltage-polarized and positive-sequence voltage-polarized directional elements are enabled and routed to control the negative-sequence and phase overcurrent elements.



① Figure 4.77; ② Figure 4.84; ③ Figure 4.85; ④ Figure 4.86.

Figure 4.83 General Logic Flow of Directional Control for Negative-Sequence Overcurrent and Phase Overcurrent Elements

Directional Element Enable

Refer to *Figure 4.77* and *Figure 4.83*.

The Relay Word bit 32QE enables the negative-sequence voltage-polarized directional element and disables the positive-sequence voltage-polarized directional element. The positive-sequence voltage-polarized directional element is only operative for three-phase faults, where negative-sequence current (I_2) is minimal or nonexistent, compared to positive-sequence current (I_1 ; see the a2 setting factor in *Figure 4.77*).

Note in *Figure 4.77* that if:

- enable setting ELOP := Y or Y1 and a loss-of-potential condition occurs (Relay Word bit LOP asserts; see *Figure 4.75*)
- or a single-pole open condition occurs (Relay Word bit SPO asserts; see *Figure 5.5*)

then the 32QE directional element enable is disabled. The loss-of-potential condition (Relay Word bit LOP) also applies to the positive-sequence voltage-polarized directional element (*Figure 4.85*) and a single-pole open condition (or lack thereof) is effectively checked for in *Figure 4.85* with three-phase overcurrent element 50P32. The 32QE directional element enable also has current signal thresholds that must be met (settings 50QFP/50QRP).

Figure 4.77 has extra directional element enable 32QGE, which is used in the directional element logic that controls the ground overcurrent elements (see *Figure 4.80*).

The settings involved with 32QE in *Figure 4.77* (e.g., setting a2) are explained in *Directional Control Settings on page 4.130*.

Directional Elements

Refer to *Figure 4.83*, *Figure 4.84*, and *Figure 4.85*.

For an unbalanced fault, presuming sufficient negative-sequence current signal is present (Relay Word bit 50QF or 50QR asserted), an impedance-based directional calculation is then made in *Figure 4.84*. The technical paper *Negative-Sequence Impedance Directional Element* by Bill Fleming goes into more detail on this impedance-based calculation for the negative-sequence voltage-polarized directional element (paper available from website: selinc.com/literature/technical-papers/).

The negative-sequence voltage-polarized directional element operates for unbalanced faults while the positive-sequence voltage-polarized directional element operates for three-phase faults.

VPOLV in *Figure 4.85* indicates that there is sufficient positive-sequence voltage for the positive-sequence voltage-polarized directional element to operate. If there is a three-phase fault close-in to the SEL-651R-2, all three phase voltages depress to zero magnitude. In such a scenario, the SEL-651R-2 then internally generates a positive-sequence memory voltage for a time period of about 30 cycles or more after the voltage depression. This memory voltage is used in the internal phase-to-phase distance-type elements indicated in *Figure 4.85* to keep directional decisions going for several more cycles in the face of such a voltage depression. VPOLV remains asserted until this memory voltage expires.

Note in *Figure 4.85* that the assertion of ZLOAD disables the positive-sequence voltage-polarized directional element. ZLOAD asserts when the relay is operating in a user-defined load region (see *Figure 4.73*).

Directional Element Routing

Refer to *Figure 4.83* and *Figure 4.86*.

The directional element outputs are routed to the forward (Relay Word bits 32QF and 32PF) and reverse (Relay Word bits 32QR and 32PR) logic points, for use in controlling negative-sequence and phase overcurrent elements.

Table 4.40 and accompanying text give examples of directional control implementation (i.e., by using the outputs of *Figure 4.82* and *Figure 4.86* in overcurrent element torque-control settings and other SELOGIC settings to realize desired directional control).



Loss of Potential

Note in *Figure 4.86* that if *both* the following are true:

- enable setting ELOP := Y
- a loss-of-potential condition occurs (Relay Word bit LOP asserts)

then the forward logic points (Relay Word bits 32QF and 32PF) assert to logical 1, thus enabling elements that are set direction forward. These direction forward elements effectively become nondirectional and provide protection during a loss-of-potential condition.

As detailed previously (in *Figure 4.77* and *Figure 4.85*), voltage-based directional elements are disabled during a loss-of-potential condition. Thus, the overcurrent elements controlled by these voltage-based directional elements are also disabled. But this disable condition is overridden for the overcurrent elements set direction forward if setting ELOP := Y, as explained above.



Forward Threshold:

$$\text{If } Z2F \text{ Setting} \leq 0, \text{ Forward Threshold} = 0.75 \cdot Z2F - 0.25 \cdot \left| \frac{V_2}{I_2} \right|$$

$$\text{If } Z2F \text{ Setting} > 0, \text{ Forward Threshold} = 1.25 \cdot Z2F - 0.25 \cdot \left| \frac{V_2}{I_2} \right|$$


Reverse Threshold:

$$\text{If } Z2R \text{ Setting} \geq 0, \text{ Reverse Threshold} = 0.75 \cdot Z2R + 0.25 \cdot \left| \frac{V_2}{I_2} \right|$$

$$\text{If } Z2R \text{ Setting} < 0, \text{ Reverse Threshold} = 1.25 \cdot Z2R + 0.25 \cdot \left| \frac{V_2}{I_2} \right|$$


① From Figure 4.77; ② to Figure 4.86.

Figure 4.84 Negative-Sequence Voltage-Polarized Directional Element for Negative-Sequence and Phase Overcurrent Elements



① From Figure 4.73; ② from Figure 4.77; ③ from Figure 4.75; ④ to Figure 4.86.

Figure 4.85 Positive-Sequence Voltage-Polarized Directional Element for Phase Overcurrent Elements



① From Figure 4.75; ② from Figure 4.84; ③ from Figure 4.85.

Figure 4.86 Routing of Directional Elements to Negative-Sequence and Phase Overcurrent Elements

Directional Control Settings

The directional control for overcurrent elements is configured by making directional control enable setting E32. Setting E32 has setting choices:

- Y (All directional control settings made manually)
- N (Disable directional control)
- AUTO or AUTO2 (Sets most of the directional control settings automatically)

The directional elements require that three-phase voltages be connected to either the VY- or VZ-voltage terminals, as designated by Global setting VSELECT := VY or VZ. If VSELECT := OFF, enable setting E32 is forced to N and cannot be changed.

Settings Made Automatically

AUTO VS. AUTO2

The only difference between E32 := AUTO and E32 := AUTO2 is how settings Z2F, Z2R, ZOF, and ZOR are calculated and set automatically. E32 := AUTO2 is preferred for making automatic settings. See Z2F and Z2R Set Automatically and ZOF and ZOR Set Automatically for details.

If the directional control enable setting E32 is set:

E32 := **AUTO** or **AUTO2**

then the following directional control settings are calculated and set automatically:

Z2F, Z2R, 50QFP, 50QRP, a2, k2, 50GFP, 50GRP, a0G, Z0F, Z0R, and Z0MTA

Once these settings are calculated automatically, they can only be modified if the user goes back and changes the directional control enable setting to E32 := Y. The remaining directional control settings are not set automatically if setting E32 := AUTO or AUTO2. They have to be set by the user, whether setting E32 := AUTO, AUTO2, or Y. These settings are:

ORDER, 50P32P, and E32IV (E32IV is a SELLOGIC setting)

All these settings are explained in detail in the remainder of this subsection.

Not all these directional control settings (set automatically or by the user) are used in every application. The following are particular directional control settings that are hidden/not made for particular conditions:

Settings Hidden/Not Made:	For Condition:
50P32P	setting ELOAD := Y
50GFP, 50GRP, a0G, Z0F, Z0R, Z0MTA, E32IV	setting ORDER does not contain V

Settings

ORDER-Ground Directional Element Priority Setting

Setting Range:

- Q (Negative-sequence voltage-polarized directional element)
- V (Zero-sequence voltage-polarized directional element)
- OFF (Disable ground directional control)

Setting ORDER can be set with any combination of Q and V. The order in which these directional elements are listed determines the priority in which they operate to provide Best Choice Ground Directional logic control. See *Figure 4.79*.

For example, if setting:

ORDER := **QV**

then the first listed directional element (Q = negative-sequence voltage-polarized directional element; see *Figure 4.80*) is the first priority directional element to provide directional control for the ground overcurrent elements.

If the negative-sequence voltage-polarized directional element is not operable (i.e., it does not have sufficient operating quantity as indicated by its internal enable, 32QGE, not being asserted), then the second listed directional element (V = zero-sequence voltage-polarized directional element; see *Figure 4.81*) provides directional control for the ground overcurrent elements.

Another example, if setting:

ORDER := **V**

then the zero-sequence voltage-polarized directional element (V = zero-sequence voltage-polarized directional element; see *Figure 4.81*) provides directional control for the ground overcurrent elements all the time.

Setting ORDER can be set with any element combination (i.e., ORDER := QV, ORDER := VQ, ORDER := V, ORDER := Q, or ORDER := OFF).

50P32P-Phase Directional Element Three-Phase Current Pickup

Setting Range:

0.10–2.00 A secondary

The 50P32P setting is set to pick up for all three-phase faults that need to be covered by the phase overcurrent elements. It supervises the positive-sequence voltage-polarized directional elements F32P and R32P (see *Figure 4.85*).

If the load-encroachment logic is enabled (enable setting ELOAD := Y), then setting 50P32P is not made or displayed, but is fixed internally at:

0.1 A secondary

Z2F-Forward Directional Z2 Threshold Z2R-Reverse Directional Z2 Threshold

Setting Range:

-640.00 to 640.00 Ω secondary

Z2F and Z2R are used to calculate the Forward and Reverse Thresholds, respectively, for the negative-sequence voltage-polarized directional elements (see *Figure 4.80* and *Figure 4.84*).

If configuration setting E32 := Y, settings Z2F and Z2R (negative-sequence impedance values) are calculated by the user and entered by the user, but setting Z2R must be greater in value than setting Z2F by 0.10 Ω secondary.

Figure 4.87 and *Figure 4.88* and supporting text concern the zero-sequence impedance network, relay polarity, and the derivation of settings Z0F and Z0R. The same general approach outlined for deriving settings Z0F and Z0R can also be applied to deriving settings Z2F and Z2R in the negative-sequence impedance network. If the basis for Z2F and Z2R values (Ω secondary) is primary impedance values (Ω primary), convert these primary impedance values to secondary impedance values by using *Equation 9.24* (Global setting VSELECT := VY) or *Equation 9.25* (Global setting VSELECT := VZ).

Z2F and Z2R Set Automatically

If configuration setting E32 := AUTO, settings Z2F and Z2R (negative-sequence impedance values) are calculated automatically, using the positive-sequence line impedance magnitude setting Z1MAG as follows:

Z2F := **Z1MAG/2** (Ω secondary)

Z2R := **Z1MAG/2 + 1.00** (Ω secondary)

If configuration setting E32 := AUTO2, the settings are then set as follows:

Z2F := **-1.5** (Ω secondary; preferred setting for most scenarios)

Z2R := **1.5** (Ω secondary; preferred setting for most scenarios)

These automatic settings for Z2F and Z2R (when E32 := AUTO2) are the preferred settings. For controls with older firmware that does not include the E32 := AUTO2 option, these settings can be set directly as such (Z2F := -1.5 and Z2R := 1.5) when setting E32 := Y.

For more information on these preferred Z2F and Z2R settings, see the following technical paper (available at selinc.com):

Fundamentals and Improvements for Directional Relays by Karl Zimmerman and David Costello (Schweitzer Engineering Laboratories, Inc.)

In particular, see the following pertinent discussions in Section III.
FIELD CASE STUDIES:

- Subsection A. Low V2 Magnitude Challenges Automatic Thresholds
- Subsection D. New Automatic Settings Recommendation

These subsections assume 5 A nominal secondary current inputs, while the SEL-651R-2 has 1 A nominal secondary current inputs. Thus, *Figure 15* and *Figure 20* in these particular subsections show forward and reverse settings that differ from the preferred settings for the SEL-651R-2 ($Z2F := -1.5$ and $Z2R := 1.5$) by a factor of five.

One of the only exceptions to using these preferred settings ($Z2F := -1.5$ and $Z2R := 1.5$) is if there is an extremely strong source behind the SEL-651R-2. If the absolute value of the equivalent negative-sequence source impedance behind the SEL-651R-2 is less than 2.5Ω secondary (again, the reference paper shows a factor of five difference for this value), this is indicative of a strong source, and settings $Z2F$ and $Z2R$ should both be set as positive values with $Z2F < Z2R$. This is similar to the automatic setting of $Z2F$ and $Z2R$ when $E32 := AUTO$.

50QFP-Forward Directional Negative-Sequence Current Pickup 50QRP-Reverse Directional Negative-Sequence Current Pickup

Setting Range:

0.05–1.00 A secondary

The 50QFP setting ($3I_2$ current value) is the pickup for the forward fault detector 50QF of the negative-sequence voltage-polarized directional elements (see *Figure 4.77*). Ideally, the setting is above normal load unbalance and below the lowest expected negative-sequence current magnitude for unbalanced forward faults.

The 50QRP setting ($3I_2$ current value) is the pickup for the reverse fault detector 50QR of the negative-sequence voltage-polarized directional elements (see *Figure 4.77*). Ideally, the setting is above normal load unbalance and below the lowest expected negative-sequence current magnitude for unbalanced reverse faults.

50QFP and 50QRP Set Automatically

If configuration setting $E32 := AUTO$ or $AUTO2$, settings 50QFP and 50QRP are set automatically at:

50QFP := 0.10 A secondary

50QRP := 0.05 A secondary

a2-Positive-Sequence Current Restraint Factor, $|I_2|/|I_1|$

Setting Range:

0.02–0.50 (unitless)

Refer to *Figure 4.77*.

The a2 factor increases the security of the negative-sequence voltage-polarized directional elements. It prevents the elements from operating for negative-sequence current (i.e., system unbalance), which can circulate as a result of line asymmetries, CT saturation during three-phase faults, or other events.

a2 Set Automatically

If configuration setting E32 := AUTO or AUTO2, setting a2 is set automatically at:

$$a2 := 0.1$$

For setting a2 := 0.1, the negative-sequence current (I_2) magnitude has to be greater than 1/10 of the positive-sequence current (I_1) magnitude in order for the negative-sequence voltage-polarized directional elements to be enabled ($|I_2| > 0.1 \cdot |I_1|$).

k2-Zero-Sequence Current Restraint Factor, $|I_2|/|I_0|$

Setting Range:

0.10–1.20 (unitless)

Note the directional enable logic outputs in *Figure 4.77*:

- 32QE (enable for the negative-sequence voltage-polarized directional element that controls the negative-sequence and phase overcurrent elements)
- 32QGE (enable for the negative-sequence voltage-polarized directional element that controls the ground overcurrent elements)

Factor k2 is an additional threshold to be met by directional element enable 32QGE if the zero-sequence voltage-polarized directional element enable 32VE is already asserted. The negative-sequence current (I_2) magnitude has to be greater than the zero-sequence current (I_0) magnitude multiplied by k2 in order for the 32QGE enable (and following negative-sequence voltage-polarized directional element in *Figure 4.80*) to be enabled:

$$|I_2| > k2 \cdot |I_0|$$

Equation 4.14

This check ensures that the relay uses the most robust analog quantities in making directional decisions for the ground overcurrent elements.

If directional element enable 32VE is deasserted, then factor k2 (and its effective threshold) is not a requirement for directional element enable 32QGE operation.

Setting k2 is often derived by using zero-sequence current (I_0) values and negative-sequence current (I_2) values from system studies, load profiles, or metering. Make sure these current values are on the same base. The easiest way to ensure the same base is to use primary values.

The zero-sequence current ($I_0 = I_G/3$; I_G is the ground current) source can switch between residual ground ($I_G = 3I_0 = I_A + I_B + I_C$) and neutral ground ($I_G = I_N$; channel IN) for some scenarios (see *Table 4.38*). This apparent switching of zero-sequence current base (if CTR ≠ CTRN) is handled internally for setting k2 applied in *Figure 4.77*.

k2 Set Automatically

If configuration setting E32 := AUTO or AUTO2, setting k2 is set automatically at:

$$k2 := 0.2$$

For setting $k2 := 0.2$, the negative-sequence current (I_2) magnitude has to be greater than 1/5 of the zero-sequence current (I_0) magnitude in order for the negative-sequence voltage-polarized directional elements to be enabled ($|I_2| > 0.2 \cdot |I_0|$). Again, this further threshold requirement presumes enable 32VE is asserted, as described previously.

50GFP-Forward Directional Ground Current Pickup 50GRP-Reverse Directional Ground Current Pickup

Setting Range:

NOTE: In the case where EGNDSW := Y and CTR = CTRN, there is no difference between the IN current base and the IA, IB, IC current base. This is the standard configuration for the SEL-651R-2, because the factory-default wiring includes a wired residual connection to the IN channel.

- 0.005–1.00 A secondary
 - on channel IN base (see Note), when Global setting EGNDSW := Y and Group setting CTR = CTRN
- 0.005–[1.00 • (CTR/CTRN)] A secondary
 - on channel IN base, when Global setting EGNDSW := Y and Group setting CTR ≠ CTRN
- 0.010–1.00 A secondary
 - on IA, IB, IC base, when Global setting EGNDSW := N

If preceding setting ORDER does not contain V (the zero-sequence voltage-polarized directional element is not enabled), then settings 50GFP and 50GRP are not made or displayed.

The 50GFP setting (I_G ground current value) is the pickup for the forward fault detector 50GF of the zero-sequence voltage-polarized directional element (see *Figure 4.78*). Ideally, the setting is above normal load unbalance and below the lowest expected zero-sequence current magnitude for unbalanced forward faults.

The 50GRP setting (I_G ground current value) is the pickup for the reverse fault detector 50GR of the zero-sequence voltage-polarized directional element (see *Figure 4.78*). Ideally, the setting is above normal load unbalance and below the lowest expected zero-sequence current magnitude for unbalanced reverse faults.

50GFP and 50GRP Set Automatically

If configuration setting E32 := AUTO or AUTO2, settings 50GFP and 50GRP are set automatically at:

- 50GFP := **0.100 A secondary**
- 50GRP := **0.050 A secondary**

a0G—Positive-Sequence Current Restraint Factor, $|I_0|/|I_1|$

Setting Range:

0.001–0.500 (unitless)

If preceding setting ORDER does not contain V (the zero-sequence voltage-polarized directional element is not enabled), then setting a0G is not made or displayed.

Refer to *Figure 4.78*.

The a0G factor increases the security of the zero-sequence voltage-polarized directional element. It prevents the elements from operating for zero-sequence current (i.e., system unbalance), which can circulate as a result of line asymmetries, CT saturation during three-phase faults, or other events.

Setting a0G is often derived by using zero-sequence current (I_0) values and positive-sequence current (I_1) values from system studies, load profiles, or metering. Make sure these current values are on the same base. The easiest way to ensure the same base is to use primary values.

The zero-sequence current ($I_0 = I_G/3$; I_G is the ground current) source can switch between residual ground ($I_G = 3I_0 = I_A + I_B + I_C$) and neutral ground ($I_G = I_N$; channel IN) for some scenarios (see *Table 4.38*). This apparent switching of zero-sequence current base (if $CTR \neq CTRN$) is handled internally for setting a0G applied in *Figure 4.78*.

a0G Set Automatically

If configuration setting E32 := AUTO or AUTO2, setting a0G is set automatically at:

$$a0G := 0.1$$

For setting $a0G := 0.1$, the zero-sequence current (I_0) magnitude has to be greater than 1/10 of the positive-sequence current (I_1) magnitude in order for the zero-sequence voltage-polarized directional element to be enabled ($|I_0| > 0.1 \cdot |I_1|$).

Z0F-Forward Directional Z0 Threshold

Z0R-Reverse Directional Z0 Threshold

Setting Range:

-640.00 to 640.00 Ω secondary

If preceding setting ORDER does not contain V (the zero-sequence voltage-polarized directional element is not enabled), then settings Z0F and Z0R are not made or displayed.

Z0F and Z0R are used to calculate the Forward and Reverse Thresholds, respectively, for the zero-sequence voltage-polarized directional element (see *Figure 4.81*).

If configuration setting E32 := Y, settings Z0F and Z0R (zero-sequence impedance values) are calculated by the user and entered by the user, but setting Z0R must be greater in value than setting Z0F by 0.1 Ω secondary.

If the basis for Z0F and Z0R values (Ω secondary) is primary impedance values (Ω primary), convert these primary impedance values to secondary impedance values, by using *Equation 9.24* (Global setting VSELECT := VY) or *Equation 9.25* (Global setting VSELECT := VZ).

The zero-sequence current ($I_0 = I_G/3$; I_G is the ground current) source can switch between residual ground ($I_G = 3I_0 = I_A + I_B + I_C$) and neutral ground ($I_G = I_N$; channel IN) for some scenarios (see *Table 4.38*). This apparent switching of zero-sequence current base (if $CTR \neq CTRN$) is handled internally for settings Z0F and Z0R applied in the bottom equations in *Figure 4.81*.

Z0F and Z0R Set Automatically

If configuration setting E32 := AUTO, settings Z0F and Z0R (zero-sequence impedance values) are calculated automatically, using the zero-sequence line impedance magnitude setting Z0MAG as follows:

$$Z0F := \text{Z0MAG}/2 \text{ (}\Omega\text{ secondary)}$$

$$Z0R := \text{Z0MAG}/2 + 1.00 \text{ (}\Omega\text{ secondary)}$$

If configuration setting E32 := AUTO2, the settings are then set as follows:

$$Z0F := -1.5 \text{ (}\Omega\text{ secondary; preferred setting for most scenarios)}$$

$$Z0R := 1.5 \text{ (}\Omega\text{ secondary; preferred setting for most scenarios)}$$

These automatic settings for Z0F and Z0R (when E32 := AUTO2) are the preferred settings. For controls with older firmware that does not include the E32 := AUTO2 option, these settings can be set directly as such (Z0F := -1.5 and Z0R := 1.5) when setting E32 := Y.

Refer to the technical paper reference and discussion that follows in *Z2F and Z2R Set Automatically on page 4.132*. Though discussing negative-sequence impedance networks, this information is still generally applicable to zero-sequence impedance networks and settings Z0F and Z0R.

Deriving Z0F and Z0R Settings

Figure 4.87 shows the voltage and current polarity for an SEL-651R-2 in a zero-sequence impedance network (the same approach can also be instructive for negative-sequence impedance analysis using settings Z2F and Z2R). For a forward fault, the SEL-651R-2 effectively sees the sequence impedance behind it as:

$$Z_M = V_0/(-I_0) = -(V_0/I_0) \quad V_0/I_0 = -Z_M \quad (\text{what the relay sees for a forward fault})$$

For a reverse fault, the SEL-651R-2 effectively sees the sequence impedance in front of it:

$$Z_N = V_0/I_0 \quad V_0/I_0 = Z_N \quad (\text{what the relay sees for a reverse fault})$$

If the system in *Figure 4.87* is a solidly grounded system (mostly inductive; presume uniform system angle), the impedance plot (in the R + jX plane) would appear as in *Figure 4.88a*, with resultant Z0F and Z0R settings as in *Figure 4.88b*. The zero-sequence line angle noted in *Figure 4.88a* ($\angle Z0MTA$) is the same angle found in *Figure 4.81* (in the equation box with the Enable line).

The preceding method of automatically making settings Z0F and Z0R (where both Z0F and Z0R are positive values; still Z0R > Z0F) usually suffices for mostly inductive systems—*Figure 4.87* and *Figure 4.88* just provide a theoretic background.




Figure 4.87 Zero-Sequence Impedance Network and Relay Polarity




Figure 4.88 Zero-Sequence Impedance Plot for Solidly Grounded, Mostly Inductive System

ZOMTA-Zero-Sequence Maximum Torque Angle

Setting Range:

-90.00 to -5.00 degrees and 5.00 to 90.00 degrees

The ZOMTA setting is at the heart of the zero-sequence voltage-polarized directional element of *Figure 4.81*. ZOMTA is only available if both of the following conditions are true:

- Enable setting E32 := Y, AUTO, or AUTO2
- Setting ORDER contains the value “V”

Otherwise, ZOMTA is hidden and of no consequence. ZOMTA can be set one of two ways:

- If enable setting E32 := AUTO or AUTO2, then ZOMTA is automatically set to the value of setting ZOANG (the setting range of ZOMTA encompasses that of setting ZOANG).

As long as E32 := AUTO or AUTO2, ZOMTA can be seen, but not changed. This automatic setting mode is primarily for traditional applications, where the angle of the zero-sequence system impedance behind the control is deemed to be essentially the same as the angle of the zero-sequence line impedance in front of it (see *Figure 4.87* and *Figure 4.88(a)*).

STILL MAKE SETTING ZOANG WHEN E32 := Y

Even though setting ZOMTA is not automatically set equal to the value of setting ZOANG when enable setting E32 := Y, setting ZOANG should still be made for fault location purposes.

- If enable setting E32 := Y, then Z0MTA is set independently within its setting range.

This option is primarily used for such applications as low-impedance grounded systems, which are discussed in the balance of this subsection.

The distribution system in *Figure 4.89* is low-impedance grounded at the substation by either of the following methods:

- A resistance in the transformer bank neutral
- A grounding bank with a resistance in its broken-delta secondary (effectively making it a neutral resistance)




Figure 4.89 Low-Impedance Grounded Distribution System With a Ground Fault on Feeder 1

A grounding bank is installed if low-impedance grounding is desired at a substation and the transformer bank is to remain ungrounded. *Figure 4.89* also shows a ground fault out on Feeder 1 (a forward fault from the perspective of Control 1). This example assumes that SEL-651R-2 recloser controls (Control 1, Control 2, etc.) are installed at feeder positions in a distribution substation.

Figure 4.90 shows the resultant zero-sequence impedance network for the ground fault on Feeder 1 in *Figure 4.89*. V_0 in *Figure 4.90* is the zero-sequence voltage seen by all the controls connected to the distribution substation bus three-phase voltage.




Figure 4.90 Zero-Sequence Impedance Network for Low-Impedance Grounded Distribution System With a Ground Fault on Feeder 1

Impedance definitions for *Figure 4.90*:

- $-jXC_{0(1)}$ = zero-sequence capacitive reactance for Feeder 1 (the faulted feeder)
- $-jXC_{0(2)}$ = zero-sequence capacitive reactance for Feeder 2
- $-jXC_{0(n)}$ = zero-sequence capacitive reactance for the cumulative other feeders
- Z_{0T} = transformer bank (or grounding bank) zero-sequence impedance
- R_G = neutral resistance, connected to transformer bank (or grounding bank)

The zero-sequence capacitive reactance values of the feeders are much larger than the zero-sequence feeder line impedances, so the zero-sequence feeder line impedances are ignored in this fault analysis.

Current definitions for *Figure 4.90*:

- $I_{0(1)}$ = zero-sequence current flow for Feeder 1 (forward direction for Control 1)
- $I_{0(2)}$ = zero-sequence current flow for Feeder 2 (forward direction for Control 2)
- $I_{0(n)}$ = zero-sequence current flow for cumulative other feeders (forward direction for controls on other feeders)
- I_{0G} = zero-sequence current flow through neutral resistance R_G and transformer bank (or grounding bank)

Presume there is a substantial capacitance-creating network (e.g., underground cable) on the individual feeders. As cable capacitance increases, capacitive reactance decreases, allowing for increased capacitive current flow. For the ground fault in *Figure 4.89* (a reverse fault from the perspective of

Control 2), Control 2 sees zero-sequence current $I_{0(2)}$ flow toward the zero-sequence capacitive reactance $-jXC_{0(2)}$. If this current flow is high enough, a false trip may occur, unless otherwise prevented (e.g., by directional control).

Figure 4.91 plots the increase in zero-sequence current I_{0G} resulting from decreasing neutral resistance R_G .




Figure 4.91 Decreasing Neutral Resistance R_G Results in Increasing Zero-Sequence Current I_{0G}

Vectorially add currents $I_{0(2)}$ and $I_{0(n)}$ to I_{0G} (per direction in *Figure 4.90*):

$$I_{0(1)} = I_{0G} - I_{0(2)} - I_{0(n)}$$

Figure 4.92 plots the increase in zero-sequence current $I_{0(1)}$ (seen by Control 1) resulting from decreasing neutral resistance R_G .




Figure 4.92 Decreasing Neutral Resistance R_G Results in Increasing Zero-Sequence Current $I_{0(1)}$ (Seen by Control 1)

In *Figure 4.92*, the lowest magnitude of zero-sequence current $I_{0(1)}$ (at 225 degrees from zero-sequence voltage V_0) represents a high-resistance grounded system. The following (absolute value) comparisons are typically true for a high-resistance grounded system:

- $3R_G \gg Z_{0T}$ (ignore transformer bank [or grounding bank] impedance Z_{0T})
- $3R_G = \text{resultant impedance from the parallel combination of zero-sequence capacitive reactance values } -jXC_{0(2)} \text{ and } -jXC_{0(n)}$ (the total capacitive reactance behind Control 1)

As neutral resistance R_G decreases, zero-sequence current $I_{0(1)}$ increases in *Figure 4.92*. The system is moving away from being a high-resistance grounded system toward being a low-resistance grounded system.

APPLY ZOMTA TO HIGH-RESISTANCE GROUNDED SYSTEM?

This example for the ZOMTA setting discussion addresses low-impedance grounded systems. A high-resistance grounded system (with its lower zero-sequence current values for ground fault conditions) requires that channel IN be connected to a separate current transformer, instead of in a factory-default residual connection with the phase current channels.

Such a separate current transformer would have the three primary phase wires running through its core, eliminating any false residual current (see Scenario 2 in Table 4.38). Such current transformer applications are often referred to by one of the following names: flux-summing, core-balance, zero-sequence, ground fault, or window current transformers.

Other settings (see Figure 4.78 and Figure 4.81) also have to be considered to make sure they are sensitive enough for a high-resistance grounded system application.

The technical paper referenced at the end of this subsection also discusses directional element applications for high-resistance grounded systems.

The zero-sequence voltage/current vector values of *Figure 4.92* are converted (by using polarity and impedances in *Figure 4.90*) to the apparent zero-sequence impedances that the respective controls see, as plotted in *Figure 4.93*:

- Ground fault on Feeder 1 is in the forward direction for Control 1:

$$V_0/(-I_{0(1)}) = \text{parallel combination of zero-sequence impedance values } -jXC_{0(2)}, -jXC_{0(n)}, \text{ and } 3R_G + Z_{0T}$$

$$V_0/I_{0(1)} = -(\text{parallel combination of zero-sequence impedance values } -jXC_{0(2)}, -jXC_{0(n)}, \text{ and } 3R_G + Z_{0T})$$

$$V_0/I_{0(1)} = \text{the negative value of the aggregate zero-sequence impedance behind Control 1}$$

- Ground fault on Feeder 1 is in the reverse direction for Control 2:

$$V_0/I_{0(2)} = -jXC_{0(2)}$$

$$V_0/I_{0(2)} = \text{the zero-sequence capacitive reactance for Feeder 2 in front of Control 2}$$




Figure 4.93 Zero-Sequence Impedance Plots for Ground Fault on Low-impedance Grounded Distribution System

Assuming that all of the feeders in this distribution substation example have roughly the same amount of capacitance-creating network (e.g., underground cable), the following will apply:

- The Control 1 apparent zero-sequence impedance plot in *Figure 4.93* is representative of a ground fault in front of any control in the substation (forward fault).
- The Control 2 apparent zero-sequence impedance plot in *Figure 4.93* is representative of a ground fault behind any control in the substation (e.g., a ground fault on another parallel feeder; reverse fault).

The forward/reverse impedance plots in *Figure 4.93* appear asymmetric, especially when compared to *Figure 4.88(a)* for a solidly grounded system with sources at each end. The Z0MTA setting in *Figure 4.88(a)* would (by inspection) be approximately 75 degrees.

Contrastingly, the Z0MTA setting for *Figure 4.93* has to allow the forward/reverse characteristic to fit in between the forward/reverse impedance plots. The forward impedance plot is the most critical to accommodate—one definitely wants to operate for a forward fault. This necessitates a Z0MTA setting of approximately -40 degrees (for the lowest value of neutral resistance R_G), as shown in *Figure 4.94* for this example. Necessary settings are as follows:

Global Settings

EGNDSW:= Y

Group Settings

E32:= Y

ZOF:= -0.05

ZOR:= 0.05

ZOMTA:= -40.00

THE PATH FROM I_0 TO I_G
 The I_G current value in *Figure 4.78* and *Figure 4.81* comes from the logic in *Table 4.38*. With Global setting EGNDSW := Y and channel IN wired in the factory-default residual connection with the phase current channels, I_G is always 3x the zero-sequence current I_0 of the feeders in the *Figure 4.90* example. For a forward fault, $I_G = 3xI_{0(1)}$. For a reverse fault, $I_G = 3xI_{0(2)}$.

Other directional settings also have to be made (see *Figure 4.78* and *Figure 4.81*).

All these settings, zero-sequence voltage, and zero-sequence current converge on the zero-sequence voltage-polarized directional element in *Figure 4.81* (and its preceding enable logic in *Figure 4.78*) to produce the directional characteristic in *Figure 4.94*.




Figure 4.94 ZOMTA Setting Provides Forward/Reverse Ground Fault Discrimination in a Low-Impedance Grounded Distribution System

For more details on applying the Z0MTA setting on low-impedance grounded systems, refer to the following technical paper (available at selinc.com):

Selecting Directional Elements for Impedance-Grounded Distribution Systems by Ronald Lavorin (Southern California Edison), Daqing Hou, Héctor J. Altuve, Normann Fischer, and Fernando Calero (Schweitzer Engineering Laboratories, Inc.)

In this paper, especially see pertinent discussion on modified 32V (zero-sequence voltage-polarized directional) elements in the following subsections:

- V. Modified Directional Elements for Low-Impedance-Grounded Systems with High Charging Capacitances
- VI. Analysis of a Practical Resistance-Grounded System

This subsection includes setting considerations involving the transformer bank (or grounding bank) zero-sequence impedance Z_{0T} and the neutral resistance R_G .

E32IV-SELOGIC Control Equation Enable

Refer to *Figure 4.78*.

SELOGIC control equation setting E32IV must be asserted to logical 1 to enable the zero-sequence voltage-polarized directional element for directional control of ground overcurrent elements.

Most often, this setting is set directly to logical 1:

E32IV := 1 (numeral 1)

For situations where zero-sequence source isolation can occur (e.g., by the opening of a circuit breaker) and result in possible mutual coupling problems for the zero-sequence voltage-polarized directional element, SELOGIC control equation setting E32IV should be deasserted to logical 0. In this example, this is accomplished by connecting a circuit breaker auxiliary contact from the identified circuit breaker to the SEL-651R-2:

E32IV := IN106 (52a connected to optoisolated input IN106)

Almost any desired control can be set in SELOGIC control equation setting E32IV.

Overcurrent Directional Control Provided by Torque-Control Settings

The Relay Word bit outputs of *Figure 4.82* and *Figure 4.86* are used in the torque-control settings to provide directional control for overcurrent elements. These Relay Word bit outputs are listed in the middle column of *Table 4.40*. Each line in *Table 4.40* (left to right) lists the torque-control setting, the suggested Relay Word bits to provide directional control, and the overcurrent element controlled by the torque-control setting. The torque-control setting (left column) can be found in the same figure reference as the corresponding overcurrent element (right column).

Table 4.40 Providing Directional Control for Overcurrent Elements With Torque-Control Settings (Sheet 1 of 2)

Torque-Control Settings	Relay Word Bits Providing Directional Control (Figure Reference)	Controlled Overcurrent Elements (Figure Reference)
50P1TC-50P4TC	32PF/32PR (<i>Figure 4.86</i>)	50P1T-50P4T (<i>Figure 4.3</i>)
50A1TC-50A4TC	32PF/32PR (<i>Figure 4.86</i>)	50A1T-50A4T (<i>Figure 4.4</i>)
50B1TC-50B4TC	32PF/32PR (<i>Figure 4.86</i>)	50B1T-50B4T (<i>Figure 4.5</i>)
50C1TC-50C4TC	32PF/32PR (<i>Figure 4.86</i>)	50C1T-50C4T (<i>Figure 4.6</i>)

Table 4.40 Providing Directional Control for Overcurrent Elements With Torque-Control Settings (Sheet 2 of 2)

Torque-Control Settings	Relay Word Bits Providing Directional Control (Figure Reference)	Controlled Overcurrent Elements (Figure Reference)
50N1TC-50N4TC		50N1T-50N4T (<i>Figure 4.10</i>)
50G1TC-50G4TC	32GF/32GR (<i>Figure 4.82</i>)	50G1T-50G4T (<i>Figure 4.12</i>)
50Q1TC-50Q4TC	32QF/32QR (<i>Figure 4.86</i>)	50Q1T-50Q4T (<i>Figure 4.14</i>)
51PTC	32PF/32PR (<i>Figure 4.86</i>)	51PT (<i>Figure 4.16</i>)
51ATC	32PF/32PR (<i>Figure 4.86</i>)	51AT (<i>Figure 4.17</i>)
51BTC	32PF/32PR (<i>Figure 4.86</i>)	51BT (<i>Figure 4.18</i>)
51CTC	32PF/32PR (<i>Figure 4.86</i>)	51CT (<i>Figure 4.19</i>)
51N1TC		51N1T (<i>Figure 4.20</i>)
51N2TC		51N2T (<i>Figure 4.21</i>)
51G1TC	32GF/32GR (<i>Figure 4.82</i>)	51G1T (<i>Figure 4.22</i>)
51G2TC	32GF/32GR (<i>Figure 4.82</i>)	51G2T (<i>Figure 4.23</i>)
51QTC	32QF/32QR (<i>Figure 4.86</i>)	51QT (<i>Figure 4.24</i>)

For example, to provide forward directional control for time-overcurrent element 51G1T, make the following torque-control setting:

51G1TC := **32GF**

The factory-default for this torque-control setting is as follows:

51G1TC := **LT01** (see *Figure 9.33*)

Latch output LT01 (see *Figure 7.7*) is set to enable/disable ground overcurrent tripping (see setting SET01 and RST01 in *Figure 9.34*), via the **GROUND ENABLED** operator control pushbutton (see *Table 11.9*). To incorporate this factory-default front-panel operator control capability with forward directional control, make the following combined setting:

51G1TC := **LT01 AND 32GF**

Channel IN Overcurrent Elements

Note that no suggested Relay Word bits for directional control are given in the corresponding middle column in *Table 4.40* for channel IN overcurrent elements 50N1T-50N4T, 51N1T, and 51N2T.

As explained in the text accompanying *Figure 4.10* and *Figure 4.20*, these channel IN overcurrent elements only become available if Global setting EGNDSW := N. *Table 4.38* shows that channel IN current is treated as a totally separate current source for this scenario (separate from internal residually derived ground current $I_G = 3I_0 = I_A + I_B + I_C$). Thus, it is unlikely that these channel IN overcurrent elements would be used in a directional scheme, where ground directionality would come from currents I_G (ground/zero-sequence) and I_2 (negative-sequence) derived from currents I_A , I_B , and I_C (see *Figure 4.80* and *Figure 4.81*).

Instantaneous Overcurrent Elements

The 50__TC torque-control settings in *Table 4.40* do not control the corresponding instantaneous elements. For example, at the top of *Figure 4.12*, torque-control setting 50G1TC controls the ground definite-time overcurrent element 50G1T, but not ground instantaneous overcurrent element 50G1. To make an instantaneous overcurrent element directional, supervise it with a directional element in SELOGIC control equations (e.g., 50G1 AND 32GR).

Single-Phase Tripping

If a recloser is set for single-phase or three-phase tripping (Group setting $\text{ESPB} := \text{Y}$; see *Figure 5.1*), the ground directional elements (*Figure 4.80* and *Figure 4.81*) and negative-sequence directional element (*Figure 4.84*) automatically turn off when one or two phases are tripped. This is because of the single-pole open logic (*Figure 5.5*) and Relay Word bit output SPO that supervises the ground directional element enables 32QGE and 32VE (*Figure 4.77* and *Figure 4.78*) and the negative-sequence directional element enable 32QE (*Figure 4.77*).

The phase directional element (*Figure 4.85*) is not supervised by the Relay Word bit output SPO. But once one or two phases are tripped, the phase directional element effectively shuts down/turns off—it cannot make a three-phase decision (all three phases have to agree for a directional decision).

Setting Negative-Sequence Overcurrent Elements

Setting Negative-Sequence Definite-Time Overcurrent Elements

Negative-sequence instantaneous overcurrent elements 50Q1–50Q6 should not be set to trip directly. This is because negative-sequence current can transiently appear when a circuit breaker is closed and balanced load current suddenly appears.

To avoid tripping for this transient condition, use negative-sequence definite-time overcurrent elements 50Q1T–50Q4T with at least 1.5 cycles of time delay (transient condition lasts less than 1.5 cycles). For example, make the following time delay setting for negative-sequence definite-time overcurrent element 50Q1T:

$$50\text{Q1D} := 1.50$$

Refer to *Figure 4.14* and *Figure 4.15* for more information on negative-sequence instantaneous and definite-time overcurrent elements.

Negative-sequence instantaneous overcurrent elements 50Q5 and 50Q6 do not have associated timers (compare *Figure 4.15* to *Figure 4.14*). If 50Q5 or 50Q6 need to be used for tripping, run them through SELOGIC control equation variable timers (see *Figure 7.4*) and use the outputs of the timers for tripping.

Continue reading in *Coordinating Negative-Sequence Overcurrent Elements on page 4.147* for guidelines on coordinating negative-sequence definite-time overcurrent elements and a following coordination example. The coordination example uses time-overcurrent elements, but the same principles can be applied to definite-time overcurrent elements.

Setting Negative-Sequence Time-Overcurrent Elements

Negative-sequence time-overcurrent element 51QT should not be set to trip directly when it is set with low time-dial settings 51QJTD or 51QKTD, which result in curve times below 3 cycles (see curves in *Figure 9.1*–*Figure 9.20*). This is because negative-sequence current can transiently appear when a circuit breaker is closed and balanced load current suddenly appears. Refer to *Figure 4.24* for more information on negative-sequence time-overcurrent element 51QT.

To avoid having negative-sequence time-overcurrent element 51QT with such low time-dial settings trip for this transient negative-sequence current condition, make corresponding minimum response time setting:

$$51\text{Q_MR} := 1.50 \text{ cycles} \quad (\text{minimum response time; transient condition lasts less than 1.5 cycles}) \quad (\text{replace “_” with J or K}).$$




Figure 4.95 Minimum Response Time Added to a Negative-Sequence Time-Overcurrent Element 51QT

Coordinating Negative-Sequence Overcurrent Elements

NOTE: The overcurrent element labels in the example are not the same as the labels of the corresponding SEL-651R-2 overcurrent elements.

The following coordination guidelines and example assume that the negative-sequence overcurrent elements operate on $3I_2$ magnitude negative-sequence current and that the power system is radial. The negative-sequence overcurrent elements in the SEL-651R-2 operate on $3I_2$ magnitude negative-sequence current.

The coordination example is a generic example that can be used with any relay containing negative-sequence overcurrent elements that operate on $3I_2$ magnitude negative-sequence current. The SEL-651R-2 can be inserted as the feeder relay in this example.

Coordination Guidelines

1. Start with the farthest downstream negative-sequence overcurrent element (e.g., distribution feeder relay in a substation).
2. Identify the phase overcurrent device (e.g., line recloser, fuse) downstream from the negative-sequence overcurrent element that is of greatest concern for coordination. This is usually the phase overcurrent device with the longest clearing time.
3. Consider the negative-sequence overcurrent element as an “equivalent” phase overcurrent element. Derive pickup, time dial (lever), curve type, or time-delay settings for this equivalent element to coordinate with the downstream phase overcurrent device, as any phase coordination would be performed. Load considerations can be disregarded when deriving the equivalent phase overcurrent element settings.

4. Multiply the equivalent phase overcurrent element pickup setting by $\sqrt{3}$ to convert it to the negative-sequence overcurrent element pickup setting in terms of $3I_2$ current.


$$\text{(Negative-sequence overcurrent)} = \sqrt{3} \cdot \text{(equivalent phase overcurrent element pickup)}$$

Any time dial (lever), curve type, or time delay calculated for the equivalent phase overcurrent element is also used for the negative-sequence overcurrent element with no conversion factor applied.

5. Set the next upstream negative-sequence overcurrent element to coordinate with the first downstream negative-sequence overcurrent element and so on. Again, coordination is not influenced by load considerations.

Coordination Example

In *Figure 4.96*, the phase and negative-sequence overcurrent elements of the feeder relay (51F and 51QF, respectively) must coordinate with the phase overcurrent element of the line recloser (51R).



I_F = Maximum load current through feeder relay = 450 A

I_R = Maximum load current through line recloser = 150 A


51F = Feeder relay phase time-overcurrent element

51QF = Feeder relay negative-sequence time-overcurrent element

51R = Line recloser phase time-overcurrent element (phase "slow curve")

Figure 4.96 Distribution Feeder Protective Devices

Traditional Phase Coordination



51F: pickup = 600 A (above max. feeder load, I_F)

51R: pickup = 200 A (above max. line recloser load, I_R)


Figure 4.97 Traditional Phase Coordination

Figure 4.97 shows traditional phase overcurrent element coordination between the feeder relay and line recloser phase overcurrent elements. Phase overcurrent elements must accommodate load and cold load pickup current. The 450 A maximum feeder load current limits the sensitivity of the feeder phase overcurrent element, 51F, to a pickup of 600 A. The feeder relay cannot back up the line recloser for phase faults below 600 A.

Apply the Feeder Relay Negative-Sequence Overcurrent Element (Guidelines 1 to 3)

Applying negative-sequence overcurrent element coordination Guidelines 1 to 3 results in the feeder relay equivalent phase overcurrent element (51EP) in Figure 4.98. Curve for 51F is shown for comparison only.

Considerable improvement in sensitivity and speed of operation for phase-to-phase faults is achieved with the 51EP element. The 51EP element pickup of 300 A has twice the sensitivity of the 51F element pickup of 600 A. The 51EP element speed of operation for phase-to-phase faults below about 2000 A is faster than that for the 51F element.



51EP: pickup = 300 A (below max. feeder load, I_F)

Figure 4.98 Phase-to-Phase Fault Coordination

Convert Equivalent Phase Overcurrent Element Settings to Negative-Sequence Overcurrent Element Settings (Guideline 4)

The equivalent phase overcurrent element (51EP element in *Figure 4.98*) converts to true negative-sequence overcurrent element settings (51QF in *Figure 4.99*) by applying the equation given in Guideline 4. The time dial (lever) and curve type of the element remain the same (if the element is a definite-time element, the time delay remains the same).

Having achieved coordination between the feeder relay negative-sequence overcurrent element (51QF) and the downstream line recloser phase overcurrent element (51R) for phase-to-phase faults, coordination between the two devices for other fault types is also achieved.




Figure 4.99 Negative-Sequence Overcurrent Element Derived From Equivalent Phase Overcurrent Element 51EP

Negative-Sequence Overcurrent Element Applied at a Distribution Bus (Guideline 5)

The preceding example was for a distribution feeder. A negative-sequence overcurrent element protecting a distribution bus provides an even more dramatic improvement in phase-to-phase fault sensitivity.

The distribution bus phase overcurrent element pickup must be set above the combined load of all the feeders on the bus, plus any emergency load conditions. The bus phase overcurrent element pickup is often set at least four times greater than the pickup of the feeder phase overcurrent element it backs up. Thus, sensitivity to both bus and feeder phase faults is greatly reduced. Feeder relay backup by the bus relay is limited.

Negative-sequence overcurrent elements at the distribution bus can be set significantly below distribution bus load levels and provide dramatically increased sensitivity to phase-to-phase faults. It is coordinated with the distribution feeder phase or negative-sequence overcurrent elements and provides more-sensitive and faster phase-to-phase fault backup.

Ground Coordination Concerns

If the downstream protective device includes ground overcurrent elements, in addition to phase overcurrent elements, there should be no need to check the coordination between the ground overcurrent elements and the upstream negative-sequence overcurrent elements. The downstream phase overcurrent element, whether it operates faster or slower than its complementary ground overcurrent element, will operate faster than the upstream negative-sequence overcurrent element for all faults, including those that involve ground.

Other Negative-Sequence Overcurrent Element References

The following IEEE paper is the source of the coordination guidelines and example given in this appendix. The paper also includes analyses of system unbalances and faults and the negative-sequence current generated by such conditions:

A. F. Elnewehi, E. O. Schweitzer, M. W. Feltis, *Negative-Sequence Overcurrent Element Application and Coordination in Distribution Protection*, IEEE Transactions on Power Delivery, Volume 8, Number 3, July 1993, pp. 915-924.

The following conference paper gives many good application examples for negative-sequence overcurrent elements. The focus is on the transmission system, where negative-sequence overcurrent elements provide better sensitivity than zero-sequence overcurrent elements in detecting some single-line-to-ground faults:

A. F. Elnewehi, *Useful Applications for Negative-Sequence Overcurrent Relaying*, 22nd Annual Western Protective Relay Conference, Spokane, Washington, October 24-26, 1995.

High-Impedance Fault Detection (Arc Sense Technology)

NOTE: The SEL-651R-2 uses nonharmonic content in phase currents to detect arcing during high impedance faults. SEL-451 and SEL-751 uses both nonharmonic and odd-harmonic content to detect arcing.

NOTE: Detecting high-impedance faults has challenged utilities and researchers for years, especially in situations where a fault occurs on asphalt or dry sand or generates little or virtually no fault current. As is commonly known, not all HIFs are detectable. Detecting HIFs potentially reduces the risks associated with these faults. The SEL HIF detection method increases the likelihood that an HIF will be detected.

High-impedance fault detection (Arc Sense technology) is available in select SEL-651R-2 models. The part number indicates whether the relay supports high-impedance fault detection.

High-impedance faults (HIF) are short-circuit faults with fault currents smaller than what a traditional overcurrent protective relay can detect. The main causes of HIFs are tree branches touching a phase conductor, failing or dirty insulators that cause flashovers between a phase conductor and the ground or downed conductors. Almost all HIFs involve the ground directly or indirectly.

Staged downed-conductor fault tests in North America indicate that downed-conductor HIFs generate quite small fault currents. The HIF current of multigrounded systems depends highly on the surface types upon which a conductor falls, and the fault current varies from zero to less than 100 A.


The high-impedance fault (HIF) detection method shown in *Figure 4.100* incorporates the following key elements:

- An informative quantity that reveals HIF signatures as much as possible without being affected by loads and other system operation conditions.
- A running average of the quantity that provides a stable prefault reference.
- An adaptive tuning feature that learns and tunes out feeder ambient noise conditions.
- Decision logic to differentiate an HIF condition from other system conditions such as switching operations and noisy loads.


The HIF detection element derives a Sum of Difference Current (SDI) that represents the total nonharmonic contents of the phase currents to detect a HIF signature. An averaging filter generates a stable reference of SDI and adapts to

the ambient conditions of feeder loads. In turn, an adapted detection threshold is established based on the trends of the measured SDI and decision logic is used to separate normal trending from the existence of a HIF on the distribution system. The SEL Technical Paper *Detection of High-Impedance Faults in Power Distribution Systems* by Daqing Hou, details additional information about this HIF detection method.

(a) Block Diagram of HIF Detection Non-Harmonic



(b) Detection Signal Generation SDI Non-Harmonic



Note: A-phase logic is shown above; B and C phases are similar.

Figure 4.100 Block Diagram of HIF Detection

HIF Detection Settings

Table 4.41 lists the relay settings corresponding to high-impedance fault detection.

Table 4.41 High-Impedance Fault (HIF) Detection Settings (Sheet 1 of 2)

Label	Prompt	Default Value
EHIF	EHIF Enable High Impedance Fault Detection (Y,N,T)	N
HIFLLTH	Loss of Load Detection Threshold (0.02–0.05 Amp, sec)	0.05
HIFLLRT	Loss of Load Reset Time (OFF, 0–100 hours)	4
HIFHSL	HIF Detection High Sensitivity Level (2–5)	3
HIFNSL	HIF Detection Normal Sensitivity Level (1 – [HIFHSL – 1])	2
HIFMODE	HIF Detection Sensitivity (SELOGIC Equation)	NA
HIFITND	Initial Tuning Duration (8–72 hours)	24
MPHDUR	Multi-Phase Event Detection Window (OFF, 10–600 sec)	OFF
HIFFRZ	Freeze HIF Detection Algorithm (SELOGIC Equation)	TRIP3P OR TRIPA OR TRIPB OR TRIPC
HIFITUNE	Begin Initial 24-Hour HIF Tuning Process (SELOGIC Equation)	NA

Table 4.41 High-Impedance Fault (HIF) Detection Settings (Sheet 2 of 2)

Label	Prompt	Default Value
HIFLER	Length of HIF Event Report	10 minutes
HIFER	HIF Event Report Ext. Trigger (SELOGIC Equation)	NA

HIF detection is enabled by Group setting EHIF := Y or T. When EHIF is set to Y and current is applied to the relay above the HIFLLTH threshold setting, the HIF detection algorithm calculates a running average of the sum of difference current to provide a stable pre-fault reference. This process is referred to as the initial tuning mode and is done per phase. The duration of the initial tuning mode is determined by the HIFITND setting and is configured to 24 hours by default. To tune the HIF algorithm, current must remain above the HIFLLTH threshold for a duration equal to the HIFITND setting. If current drops below this threshold during the initial tuning mode, tuning for that phase is paused. Tuning will resume once current is above the HIFLLTH threshold. When the relay is in the initial tuning mode, Relay Word bits ITUNE_A, ITUNE_B, and/or ITUNE_C assert if current is detected on that particular phase. During the initial tuning process, the corresponding HIF alarm (Relay Word bits HIA2_A, HIA2_B, or HIA2_C) and detection (Relay Word bits HIF2_A, HIF2_B, or HIF2_C) outputs are disabled (e.g., HIA2_A and HIF2_A are disabled when ITUNE_A is asserted). The initial tuning process is interrupted by a change in the EHIF setting, a change in the NFREQ setting, or a change in the VSELECT setting. When one of these conditions interrupts the initial tuning process, the HIFITND timer is reset and the whole initial tuning process restarts when load current is above the HIFLLTH threshold.

The initial tuning process can be forced to re-start with either the **INI HIF** command or by asserting the programmable SELOGIC equation HIFITUNE. The **INI HIF** command or HIFITUNE equation are also used to force initial tuning when the line configuration the relay is monitoring changes (see *Example 4.1–Example 4.5* for details). See *INI HIF Command (Only Available In Relays That Support Arc Sense Technology)* on page 10.56 for more information on the **INI HIF** command.

After the initial tuning process, the HIF algorithm is armed, indicated by the assertion of the HIFARMA, HIFARMB, and HIFARMC Relay Word bits. The relay enters the normal tuning mode where it continues to tune to the present power system conditions. When the relay is in normal tuning mode, Relay Word bits NTUNE_A, NTUNE_B, and/or NTUNE_C are asserted if current is detected above the HIFLLTH threshold setting on that particular phase. If the relay does not detect load current above HIFLLTH, the relay stops tuning and retains the long-term reference value for a duration equal to the HIFLLRT setting (four hours by default). This prevents the relay from re-tuning following a short system disturbance. If a line is de-energized for more than HIFLLRT, the relay restarts the initial tuning process upon the re-energization of the line and load current is above the HIFLLTH threshold setting.

When EHIF is set to T (Test), the detection algorithm bypasses the initial tuning process and is immediately available for testing purposes. The relay must be tracking frequency (Relay Word bit FREQOK = 1) in order for the HIF detection algorithm to work; if the relay is not tracking frequency (Relay Word bit FREQOK = 0) the algorithm is disabled.

The SEL-651R-2 is often applied in systems where reconfiguration occurs. For example, SEL Distribution Network Automation (DNA) solutions use the capabilities of the SEL-651R-2 to reconfigure networks during abnormal

power system conditions to limit the number of people that are impacted by system faults. System reconfiguration can impact the effectiveness of the HIF algorithm. The HIF algorithm adapts to minor changes in load, but large changes could potentially cause the long-term reference quantity to not reflect the existing power system conditions. To prevent system reconfiguration from adversely affecting the performance of the HIF algorithm, SEL has introduced the HIFITUNE and HIFFRZ programmable SELOGIC control equations. The following use cases describe examples of using the equations.

EXAMPLE 4.1 Use Case #1 (Loss of load current and line configuration remains the same):

For this example, assume that the following conditions occur:

1. The HIF algorithm is operating in normal tuning mode.
2. The energized line goes dead.
3. The line configuration does not change.
4. The line is re-energized.

In this case, the user can set HIFLLRT =OFF, which will retain the long-term HIF reference value when the line is re-energized.

EXAMPLE 4.2 Use Case #2 (Loss of load current for less than HIFLLRT and line configuration permanently changes):

For this example, assume that the following conditions occur:

1. The HIF algorithm is operating in normal tuning mode.
2. The energized line goes dead.
3. The line configuration permanently changes.
4. The line is re-energized in less than 4 hours (default HIFLLRT setting).

In this case, the user will more than likely have to take action to ensure the HIF algorithm is not adversely impacted. The line being monitored by the SEL-651R-2 has changed; and therefore, the load characteristics of the system have also changed. The user should consider forcing the HIF algorithm into initial tuning mode by issuing the INI HIF command or asserting the SELogic control equation, HIFITUNE. The user can manually assert the HIFITUNE equation or use a distribution automation controller to assert and deassert the HIFITUNE equation. Forcing tuning prevents the algorithm from using the "old" reference value on the "new" line configuration.

EXAMPLE 4.3 Use Case #3 (Loss of load current for more than HIFLLRT and line configuration permanently changes):

For this example, assume that the following conditions occur:

1. The HIF algorithm is operating in normal tuning mode.
2. The energized line goes dead.
3. The line configuration permanently changes.
4. The line is re-energized more than 4 hours (HIFLLRT) after going dead.

In this case, the user does not have to take any special action to ensure that the HIF algorithm is not impacted by the disturbance. The relay will immediately enter initial tuning mode when the line is re-energized.

EXAMPLE 4.4 Use Case #4 (Load current is not lost and line configuration temporarily changes):

For this example, assume that the following conditions occur:

1. The HIF algorithm is operating in normal tuning mode.
2. The line remains energized.

3. The line configuration the relay is monitoring temporarily changes (e.g., significant load is picked-up or dropped).

In this case, the user should assert the SELogic control equation, HIFFRZ, until the original line configuration is restored. Asserting HIFFRZ disables the HIF algorithm. Once the original line configuration is restored, HIFFRZ should be deasserted and the HIF algorithm will return to normal tuning mode.

EXAMPLE 4.5 Use Case #5 (Load current is not lost and line configuration permanently changes):

For this example, assume that the following conditions occur:

1. The HIF algorithm is operating in normal tuning mode.
2. The line remains energized.
3. The line configuration the relay is monitoring permanently changes (e.g., significant load is picked-up or dropped).

In this case, the line configuration being monitored by the SEL-651R-2 has changed; and therefore, the load characteristics of the system have also probably changed. The user should consider forcing the HIF algorithm into initial tuning mode by issuing the INI HIF command or asserting the SELogic control equation, HIFITUNE. Forcing tuning prevents the algorithm from using the "old" reference value on the "new" line configuration.

The HIF fault detection algorithm has five sensitivity modes, 1 being the least sensitive and 5 being the most sensitive. The default sensitivity is 2 and works for most applications. The SELogic control equation setting HIFMODE allows you to switch between a normal sensitivity and high sensitivity. The HIFNSL setting configures the normal sensitivity and the HIFHSL setting configures the high-sensitivity mode. Asserting the HIFMODE logic equation sets Relay Word bit HIFMODE and increases the sensitivity of the detection algorithm from the HIFNSL mode to the HIFHSL mode.

EXAMPLE 4.6 HIFMODE Programming and Operation

As detailed above, assertion of the HIFMODE SELogic control equation controls the sensitivity of the high-impedance fault detection algorithm. Field experience may suggest that downed conductor events that lead to high-impedance faults might occur more frequently during periods of storm activity. Furthermore, conductor configuration could make it likely that a downed conductor might initially create a high-current fault by making temporary contact with another conductor. This fault would be detected and cleared; disappearing upon a successful auto-reclosure. The downed conductor would then be creating a high-impedance fault. It is during this time that it would be desirable to increase the sensitivity of the high-impedance fault detection algorithm. In this example a successful reclosure triggers a timer input. The dropout period of the timer is set to the period of time that is desired for increased detection sensitivity.

Enter the following Group settings:

EHIF := Y

HIFMODE := SV16T AND 52A3P #HIFMODE SELogic control equation variable follows the SELogic timer output.

Enter the following Logic settings:

SV16PU := 0.0 # Pickup set to 0.0 cycles

SV16DO := 108000.0 # Dropout set to 30.0 minutes on a 60 Hz system

SV16 := R_TRIG 79CY3P # Reclosing relay is in reclose cycle state

When the recloser enters the reclose cycle state, 79CY3P asserts the output for SELogic variable 16. The SV16T stays asserted for the duration of the dropout setting, which is 30 minutes in this example.

During this 30 minutes, the SV16T assertion maintains the assertion of HIFMODE, assuring a window of time for increased sensitivity of the HIF detection algorithm.

Group SELOGIC control equation setting HIFER allows for the automatic triggering of HIF detection event reports. Assertion of HIFER asserts Relay Word bit HIFREC and triggers an event report.

HIF Detection Logical Outputs

Relay Word bit outputs HIA2_A, HIA2_B, and HIA2_C indicate per-phase HIF alarms. Relay Word bits HIF2_A, HIF2_B, and HIF2_C indicate per-phase HIF detections. Relay Word bits ITUNE_A, ITUNE_B, and ITUNE_C indicate per-phase initial tuning states. Relay Word bits HIFARMA, HIFARMB, and HIFARMC indicate per-phase that the HIF algorithm has finished the initial tuning and is now armed for HIF detection. Relay Word bits NTUNE_A, NTUNE_B, and NTUNE_C indicate per-phase normal tuning states. The other Relay Word Bits listed in *Table 4.42* are primarily for use by SEL in testing.

Table 4.42 HIF Relay Word Bits

HIF Activity	Relay Word Bits
HIF Alarm	HIA2_A, HIA2_B, HIA2_C
HIF Detection	HIF2_A, HIF2_B, HIF2_C
HIF Fault detection algorithm armed	HIFARMA, HIFARMB, HIFARMC
Freeze and Retain the learned HIF quantities during a system disturbance	HIFFRZ, FRZCLR
Current Disturbance	DIA_DIS, DIB_DIS, DIC_DIS
Voltage Disturbance	DVA_DIS, DVB_DIS, DVC_DIS
Disable HIF Decision Logic	3PH_EVE, DL2CLR, MPH_EVE, MUL_EVE
Initial Tuning in Progress	ITUNE_A, ITUNE_B, ITUNE_C
Initiate Tuning Process	INI_HIF, HIFITUNE
Loss-of-Load Detection	LOL_A, LOL_B, LOL_C
Tuning Stall Conditions	HIFSTLA, HIFSTLB, HIFSTLC
Reset Tuning	TUNRSTA, TUNRSTB, TUNRSTC
Good samples for tuning	HIFTUNA, HIFTUNB, HIFTUNC
Normal Tuning in Progress	NTUNE_A, NTUNE_B, NTUNE_C
Increase the HIF Tuning Threshold	DUPA, DUPB, DUPC
Decrease the HIF Tuning Threshold	DDNA, DDNB, DDNC
Load Reduction Detected	LRA, LRB, LRC, LR3
HIF Externally Triggered Event	HIFER
HIF Detection Mode Sensitivity	HIFMODE
HIF Event Report is being collected	HIFREC

HIF Detection Event Reports and Histories

The SEL-651R-2 stores HIF detection information as oscillography in binary COMTRADE format, compressed events, event summaries, and histories. See *HIF Event Summary on page 12.48*, *High-Impedance Fault Compressed Event Report on page 12.52*, *High-Impedance Fault Metering on page 8.22*, *LOG HIF Command (Only Available In Relays That Support Arc Sense Technology) on page 10.57*, and *Viewing the HIF Event History on page 12.51* for more information.

HIF Coordination

Coordination of high-impedance fault detection is possible when multiple SEL-651R-2 recloser controls and/or substation relays that contain high-impedance fault detection, like the SEL-451, are applied on the same line. Coordination can minimize the number of impacted customers and increase efficiency of fault location.

50G High-Impedance (HIZ) Fault Detection

APPLYING 50G HIZ

See 50G HIZ Application Considerations.

50G high-impedance (HIZ) fault detection is available in select SEL-651R-2 models. The part number indicates whether the relay supports high-impedance fault detection.

An additional and wholly separate method of detecting high-impedance fault activity is the ground overcurrent high-impedance (50G HIZ) fault detection method. The 50G HIZ detection method counts the number of times an instantaneous ground overcurrent element (50G) asserts and deasserts at a very low pickup threshold within a settable period of time. This activity could indicate the presence of a small magnitude arcing fault on the system. Some hysteresis is built into the 50G element to minimize element chatter resulting from nonfault activity. The SEL-651R-2 stores 50G HIZ detection information in a report that is obtained with the **HIZ** command. See *Figure 4.101* for a sample HIZ report.

NOTE: The 50G HIZ event reports are stored in nonvolatile memory so they can be retained during power loss, settings change, or active settings group changes. The nonvolatile memory is rated for a finite number of "writes" for 50G HIZ event reports. Exceeding the limit can result in an eventual self-test failure. An average of 1500 HIZ events per day can be triggered for a 25-year relay service life.

FEEDER 1 STATION A	Date: 07/19/2012 Time: 16:16:57.461 Time Source: external
# Beginning Date/Time	Ending Date/Time Counts
1 06/07/2012 14:56:29.537	06/07/2012 14:56:39.166 18
2 06/06/2012 10:23:12.537	06/06/2012 10:23:17.166 9

Figure 4.101 Sample HIZ Report

50G HIZ Detection Settings

Table 4.43 lists the relay settings corresponding to ground overcurrent high-impedance fault detection.

Table 4.43 50G High-Z (HIZ) Fault Detection Settings

Label	Prompt	Default Value
50GHIZP	50G HIZ Overcurrent Pickup (see <i>50GHIZP Range</i>)	OFF
NPUD0	50G HIZ Element Pickup/Dropout Counts (1–1000)	10
TPUD0	NPUDO Time Window (0.01–20 seconds)	2.00
NHIZ	HIZ Counts [1 HIZ count = NPUDO counts] (1–1000)	100
THIZ	NHIZ Time Window (1–200 seconds)	60.00
NHIZR	HIZ Counts Reporting Threshold (1–1000)	95
HIZRST	HIZ Alarm and Counter Reset (SELOGIC Equation)	NA

50GHIZP Range

Setting Range:

0.005–20.000 A secondary in 0.001 A steps
(on channel IN base*, when Global setting EGNDSW := Y and Group setting CTR = CTRN)

0.005–[20 • (CTR/CTRN)] A secondary in 0.001 A steps

(on channel IN base, when Global setting EGNDSW := Y and Group setting CTR ≠ CTRN)

0.010–20.000 A secondary in 0.001 A steps
(on IA, IB, IC base, when Global setting EGNDSW := N)

* **Note:** In the case where EGNDSW := Y and CTR = CTRN, there is no difference between the IN current base and the IA, IB, IC current base. This is the standard configuration for the SEL-651R-2.

Ground overcurrent high-impedance fault detection is enabled by Group setting 50GHIZP. When 50GHIZP is set to any value other than OFF, ground instantaneous overcurrent element 50GHIZ is enabled to initiate 50G HIZ fault detection. *Figure 4.102* shows the operating logic for element 50GHIZ.




Figure 4.102 Ground Instantaneous Overcurrent Element 50GHIZ

When the 50G HIZ logic is initializing, the Relay Word bit HIZ170 is asserted. Relay Word bit HIZ171 will assert when the 50G HIZ logic begins to process. The assertion of 50GHIZ (HIZ172 asserts) and deassertion of 50GHIZ (HIZ173 asserts) causes counter CPUDO to increment. Group setting NPUDO establishes a threshold that counter CPUDO must meet in order for 50G HIZ fault detection to continue. Group setting TPUDO establishes a time window within which counter CPUDO must meet the NPUDO threshold. If CPUDO reaches NPUDO within TPUDO, counter CHIZ is then incremented (HIZ174 asserts). If it does not, counter CPUDO is reset (HIZ180 asserts) and the logic starts over.

Group setting NHIZ establishes a threshold that counter CHIZ must meet in order for 50G HIZ fault detection to continue. Group setting THIZ establishes a time window within which counter CHIZ must meet the NHIZ threshold. If CHIZ reaches NHIZ within THIZ, Relay Word bit 50GHIZA is asserted (HIZ175 asserts) and latched; group SELOGIC setting HIZRST resets 50GHIZA. Group setting NHIZR establishes a separate threshold at which HIZ report entries are generated. Refer to the following section for an example of how these settings can be utilized to for 50G HIZ fault detection.

NOTE: Use the HIZxxx Relay Word bits during testing to indicate the progression of the 50G HIZ logic. SEL does not recommend using HIZxxx bits in the SER or in SELOGIC during normal operation.

Table 4.44 50G HIZ Relay Word Bits (Sheet 1 of 2)

Relay Word bit	Description of Relay Word bits
HIZ170	50G HIZ logic is in its initialization state, all other 50G HIZ Relay Word bits are deasserted, all counters (CPUDO and CHIZ) are forced to zero, and all timers (TPUDO and THIZ) are forced to zero. The HIZ logic returns to this state if a trip condition is detected.
HIZ171	The HIZ logic is enabled and waiting for 50GHIZ Relay Word bit to assert.
HIZ172	50GHIZ has asserted and the HIZ logic is waiting for 50GHIZ to deassert.
HIZ173	50GHIZ element has deasserted, CPUDO counter increments one count, the TPUDO timer starts (HIZ181), and the HIZ logic is waiting for 50GHIZ to assert again (HIZ171).
HIZ174	The CPUDO count is equal to the NPUDO setting, CPUDO gets reset to zero (HIZ180), CHIZ increments one count, and the HIZ logic returns to waiting for 50GHIZ to assert again (HIZ171).

Table 4.44 50G HIZ Relay Word Bits (Sheet 2 of 2)

Relay Word bit	Description of Relay Word bits
HIZ175	The CHIZ count is equal to the NHIZ setting, the high-impedance alarm bit, 50GHIZA, latches in, and the HIZ logic enters the initialization state (HIZ170).
HIZ180	CPUDO counter is set to zero (initialization state for CPUDO counter)
HIZ181	The HIZ logic is waiting for CPUDO to equal NPUDO (HIZ174) or for TPUDO to timeout. When one of the conditions is met, CPUDO is reset to zero (HIZ180) and either CHIZ increments (HIZ174) or the HIZ logic re-starts (HIZ171).
HIZ190	CHIZ counter is set to zero (initialization state for CHIZ counter).
HIZ191	The HIZ logic is waiting for CHIZ to equal NHIZ (HIZ175) or for THIZ to timeout. When one of the conditions is met, HIZ192 asserts, CHIZ is reset to zero (HIZ190) and either 50GHIZA (HIZ175) asserts or the HIZ logic re-starts (HIZ171).
HIZ192	Intermediate state before forcing the CHIZ counter back to zero (HIZ190).

50G HIZ Detection Logic Example

Figure 4.103 and Figure 4.104 show how the example HIZ report entries in Figure 4.101 are generated. Compared to the settings ranges given in Table 4.43, the following example settings NHIZR = 6 and NHIZ = 18 appear especially small and are for illustrative purposes only.


**Figure 4.103 Counter CPUDO for Assertion/Deassertion of Ground Fault Overcurrent Element 50GHIZ**

Figure 4.103 shows counter CPUDO incrementing from 0 to NPUDO = 9. This has to be done within time TPUDO (0.5 seconds in this example), or counter CPUDO is reset (HIZ180 asserts). Notice in the middle of Figure 4.103 that an increment attempt only got as far as counter CPUDO = 3, before time TPUDO = 0.5 seconds expired and counter CPUDO was reset to zero (0). Each time counter CPUDO reaches NPUDO, counter CHIZ is then incremented (HIZ174 asserts) and counter CPUDO resets (HIZ180 asserts). When counter CHIZ first increments to CHIZ = 1, the corresponding date/time is recorded for possible report logging later.




Figure 4.104 Counter CHIZ for High Impedance Ground Fault Detection

Figure 4.104 shows counter CHIZ incrementing, with time stamps t_1 , t_2 , t_3 , and t_4 corresponding back to Figure 4.103.

If counter CHIZ increments to NHIZ or greater, within THIZ time, then the activity is logged in the HIZ report. Notice in Figure 4.104 that both incrementing attempts exceed level NHIZR = 6 (CHIZ = Counter HIZ = 9 and CHIZ = Counter HIZ = 18) and thus are displayed in the HIZ report in Figure 4.101. Notice that each report entry has a time stamp for Counter HIZ = 1 and a time stamp for the highest Counter HIZ level reached, within time THIZ = 10 seconds. These time stamp differences allow for the determination of the relative activity of ground overcurrent high impedance fault detection. Such analysis may result in modifying settings 50GHIZP, NPUDO, TPUDO, NHIZ, THIZ, or NHIZR.

The first incrementing attempt in Figure 4.104 only got as far as counter CHIZ = 9, before time THIZ = 10 seconds expired (HIZ192 asserts) and counter CHIZ was reset to zero (0). The second incrementing attempt in Figure 4.104 reached CHIZ = NHIZ within THIZ time (HIZ175 asserts). Then counter CHIZ was reset to zero (0) (HIZ190 asserts).

Upon asserting HIZ175, Relay Word bit 50GHIZA is asserted and latched; group SELOGIC setting HIZRST, when asserted, resets the counters CPUDO and CHIZ and the latched Relay Word bit 50GHIZA. Relay Word bit 50GHIZA can be used in custom logic programming to indicate ground overcurrent high-impedance fault detection activity.




Figure 4.105 50GHIZA Relay Word bit

50G HIZ Application Considerations

Unlike the High-Impedance Fault detection algorithm (see *High-Impedance Fault Detection (Arc Sense Technology)* on page 4.152), the 50G HIZ algorithm does not automatically “tune” to the conditions of the system. Set the algorithm as a high-impedance fault detection alarm until you have determined how the element responds to conditions in your particular application. The following discussion describes how to monitor and adjust the 50G HIZ logic.

Set the 50GHIZP setting equal to the pickup threshold of the 51G element. Arcing faults are intermittent, so the 51G element set the same as the 50GHIZ is not likely to detect the high-impedance fault, but the arcing may cause 50GHIZ activity. Leave the time window settings (TPUDO and THIZ) and threshold settings (NPUDO and NHIZ) at the factory defaults until data are acquired. Make setting NHIZR (report threshold) less than setting NHIZ (fault threshold). This will trigger events that are accessible through the **HIZ** command. The results from the **HIZ** command and conditions reported in the system can then be used to determine if the algorithm should be more or less sensitive.

For example, if there are numerous events logged in the **HIZ** command, but no high-impedance faults are reported in the system, the logic should be made less sensitive. Settings 50GHIZP, NPUDO, NHIZ, and NHIZR can be increased, and time window settings TPUDO and NPUDO can be decreased. On the other hand, if there are no events logged in the **HIZ** command, but high-impedance faults are reported on the system, the logic needs to be made more sensitive. Lower the threshold settings or increase the time window settings. Repeat this process several times until the HIZ results and field data agree.

Section 5

Trip and Target Logic

Trip Logic

The trip logic in *Figure 5.1* provides flexible tripping for single-phase reclosers and three-phase reclosers. Single-phase reclosers can trip/reclose in a single-phase mode (each phase operates independently) or a three-phase mode (all three phases operate in unison). Three-phase reclosers can only trip/reclose in a three-phase mode.

Single-phase reclosers (set for single-phase or three-phase tripping; setting $\text{ESPB} := \text{Y}$) can make use of the following logic, also shown in *Figure 5.1*:

- Switch-On/Onto-Fault Trip Logic
- Three-Phase Trip Input Logic
- Single-Phase Trip Logic

Three-phase reclosers (and single-phase reclosers set for three-phase tripping only; setting $\text{ESPB} := \text{N}$) can use the following logic, also shown in *Figure 5.1*:

- Switch-On/Onto-Fault Trip Logic
- Three-Phase Trip Input Logic
- Three-Phase Trip Output Logic


Table 5.1 includes explanations of the SELOGIC control equation settings in the trip logic in *Figure 5.1*:

Table 5.1 SELOGIC Settings Explanations for Figure 5.1 (Sheet 1 of 2)

SELOGIC Setting	Description
TRSOTF	Switch-On/Onto-Fault Trip Conditions. Setting TRSOTF is supervised by the switch-onto-fault logic output SOTFE (switch-onto-fault logic is described in <i>Switch-On/Onto-Fault Logic Output (SOTFE) on page 5.12</i>). Relay Word bit output SOTFT is provided for testing purposes. Note that the switch-onto-fault tripping routes to both the three-phase trip logic and the single-phase trip logic. Switch-onto-fault tripping is a three-phase tripping action, which has its origin in transmission line protection applications. Switch-onto-fault tripping is not used as much in distribution applications.
TRQL3P	Three-Phase Qualified Trip Conditions. Setting TRQL3P is supervised by the Disturbance Detector logic output. When the Disturbance Detector bit is not asserted, the qualified trip settings are delayed by two cycles to give the relay self-test time to detect any problem and prevent misoperations. This setting also routes to the single-phase trip logic.
TR3P, TR3X	Three-Phase Trip Input Conditions. Three-phase trip input conditions settings TR3P and TR3X route to both the three-phase trip output logic ($\text{ESPB} := \text{N}$) and the single-phase trip logic ($\text{ESPB} := \text{Y}$). TR3P and TR3X are functionally equivalent. TR3X is for extra three-phase trip logic and is seen as a supplement to TR3P. For the single-phase trip logic, settings TR3P and TR3X provide convenient locations to insert three-phase trip conditions, rather than repetitively inserting them in each single-phase trip setting (TRA, TRB, and TRC).

Table 5.1 SELogic Settings Explanations for Figure 5.1 (Sheet 2 of 2)

SELogic Setting	Description
ULTR3P	Unlatch Three-Phase Trip Conditions. Unlatch three-phase trip conditions setting ULTR3P only routes to the three-phase trip output logic (ESPB := N). Note that if setting ULTR3P is set directly to logical 1 (ULTR3P := 1), then the three-phase trip output logic (Relay Word bit TRIP3P) effectively becomes like the individual single-phase trip output logic arrangements (Relay Word bits TRIPA, TRIPB, and TRIPC).
TRQLA, TRQLB, TRQLC	Single-Phase Qualified Trip Conditions. The single-phase qualified trip settings are supervised by the Disturbance Detector logic, similar to Trip setting TRQL3P.
TRA, TRB, TRC	Single-Phase Trip Conditions. Single-phase trip conditions settings TRA, TRB, and TRC only route to the single-phase trip logic (ESPB := Y).


Figure 5.1 Trip Logic

Factory-Default Trip Settings

AVOID SETTING SCENARIOS THAT CAN CAUSE THE TRIP BITS TO GET SEALED IN.

For example, consider the following settings (refer to Figure 5.1):
 $\text{ESPB} := \text{Y}$, $\text{TR3P} := \text{TRIPA OR TRIPB OR TRIPC}$, $\text{TRA} := 50\text{A1}$, $\text{TRB} := 50\text{B1}$, and $\text{TRC} := 50\text{C1}$. In this case, TRIPA asserts if 50A1 asserts. This causes TRIP3P (via setting TR3P) to assert, and this in turn asserts TRIPB and TRIPC. Even if 50A1 then deasserts, TRIPA, TRIPB, and TRIPC will remain asserted (sealed in) because of the preceding setting TR3P. Setting TR3P has to be changed (i.e., not set to trip logic output values) for TRIPA, TRIPB, and TRIPC to deassert.

"YELLOW OPERATING HANDLE" TRIP AND DRIVE-TO-LOCKOUT

The factory-default TR3X trip setting (Figure 5.2) and 79DTL3X drive-to-lockout setting (Figure 6.11) are set the same for G&W Viper-ST, G&W Viper-LT, ABB Elastimold MVR, ABB GridShield (32-pin), Siemens SDR Triple-Single, Eaton NOVA-TS or NOVA-STS Triple-Single, and Multi-Recloser Interface reclosers. These settings propagate the pulling of a single yellow operating handle (on a single phase) to trip and lockout all three phases for triple-single capable reclosers.

UNIQUE INPUT OPERATION FOR 26-PIN CONFIGURED SEL-651R-2

See Eaton NOVA-TS or NOVA-STS Triple-Single (26-Pin) Reclosers on page 2.80 and descriptions of the operation of inputs IN204, IN205, and IN206 (and corresponding Relay Word bits IN204, IN205, and IN206). These inputs have a unique operation when not connected to any circuit.

The factory-default settings for the trip logic in Figure 5.1 are the following:

$\text{TDURD} := 40.00 \text{ cycles}$

$\text{TR3P} := 51\text{PT OR } 51\text{G1T OR } \text{PB12_PUL OR } 0\text{C3}$

$\text{TR3X} := \text{R_TRIG SV02T}$ make setting for G&W Viper-ST, G&W Viper-LT, ABB Elastimold MVR, ABB GridShield (32-pin), Siemens SDR Triple-Single, and Eaton NOVA-TS or NOVA-STS Triple-Single recloser applications only

$\text{TR3X} := \text{R_TRIG SV02T AND (A1_CFG OR A3_CFG OR A5_CFG)}$ make setting for Multi-Recloser Interface recloser applications only

$\text{TRQL3P} := 0$

$\text{TRSOTF} := 0$

$\text{ULTR3P} := 1$ set directly to logical 1

All the other SELOGIC settings in Figure 5.1 are set directly to logical 0.




Figure 5.2 Factory-Default Trip Logic Settings

As shown in SELLOGIC trip setting TR3P in *Figure 5.2*, overcurrent tripping is by either the phase (51PT) or ground time-overcurrent (51G1T) elements. Each of these overcurrent elements can operate in a fast curve or delay curve mode (see *Section 4*). Additional tripping comes from the front-panel TRIP pushbutton (PB12_PUL) or the serial port OPEN command (OC3).

Yellow Operating Handle

(G&W Viper-ST, G&W Viper-LT, ABB Elastimold MVR, ABB GridShield (32-Pin), Siemens SDR Triple-Single, Eaton NOVA-TS or NOVA-STS Triple-Single, and Multi-Recloser Interface Reclosers)

EMERGENCY THREE-PHASE TRIP WITH SINGLE-PHASE YELLOW OPERATING HANDLE
This subsection explains how a single-phase yellow operating handle pull (to the lock-open position) is converted into a three-phase trip for certain reclosers (factory-default settings).

For the G&W Viper-ST, G&W Viper-LT, ABB Elastimold MVR, ABB GridShield (32-pin), Siemens SDR Triple-Single, and Multi-Recloser Interface Triple-Single capable reclosers, additional tripping can occur for the time-qualified, rising-edge assertion (SELLOGIC operator R_TRIG) of input IN204. Input IN204 detects the operation of any one of the yellow operating handles on the single-phase units of the recloser (see *Figure 2.88*). For the Eaton NOVA-TS or NOVA-STS Triple-Single recloser, inputs IN204, IN205, or IN206 detect the operation of the yellow operating handles on phase 1, 2, or 3, respectively (see *Figure 2.72*). These manual trip conditions are propagated to all three phases, via SELLOGIC trip setting TR3X. Each single-phase unit has its own yellow operating handle; operation of this handle manually opens up the single-phase unit and effectively locks it out.

The yellow operating handle could be used in an emergency situation, where tripping of all three phases is necessary. In such a situation, it would take too long to manually operate each individual yellow operating handle on each single-phase recloser unit. Thus, the factory-default TR3X setting propagates the trip operation of one yellow operating handle to the other two single-phase recloser units.

The factory-default settings for timer SV02T in *Figure 5.2* are SV02PU := 5.00 cycles and SV02DO := 60.00 cycles. The 5 cycles setting gives time for the yellow operating handle actuated single-phase unit to lock out its trip/close circuit, before a trip signal is issued to all the units, including the one that is locked out. The 60 cycles setting helps prevent any spurious signal dropout and subsequent apparent rising edge, thus avoiding any unintentional trip.

69_YH Relay Word Bit for Multi-Recloser Interface Triple-Single Reclosers

Review *Table 2.7* and accompanying footnotes.

NOTE: The adjacent discussion for the 69_YH Relay Word bit also applies for Global setting RECL_CFG := A1X, A2X, A3X, or A5X. See Unhiding Hidden Settings for Multi-Recloser Interface on page 2.100 for more information.

For the reclosers in *Table 2.7* with Global setting RECL_CFG := A1, A3, or A5, and which include per-phase handles, pulling a yellow operating handle on a single phase of the recloser to the lock-open position causes the following:

- The single phase of the recloser to open, if not already open
- The corresponding 69 contact of Trip/Close circuitry in *Figure 2.85* (e.g., contact 69_1) to open, thus open circuiting the trip/close circuit of that phase
- The corresponding auxiliary (or status) 69 contact in *Figure 2.88* (e.g., contact 69_1) to close, energizing input IN204. This causes Relay Word bit 69_YH to assert in the Multi-Recloser Interface portion of *Figure 5.2*.

For the reclosers in *Table 2.7* with Global setting RECL_CFG := A2, pulling the sole yellow operating handle of the recloser to the lock-open position causes:

- All three phases of the recloser to open, if not already open
- All three 69 contacts in *Figure 2.85* to open, thus open circuiting the trip/close circuits of all three phases
- The corresponding 69 contact in *Figure 2.88* to open, de-energizing input IN204. This causes Relay Word bit 69_YH to assert in the Multi-Recloser Interface portion of *Figure 5.2*.

Thus, Relay Word bit 69_YH indicates that a yellow operating handle has been pulled to the lock-open position, for the Multi-Recloser Interface.

The operated phases cannot be closed until their corresponding yellow operating handle is reset again. Resetting the yellow operating handle does not cause the recloser phase(s) to close, but rather returns the corresponding 69 contact(s) to their original state (e.g., contact 69_1 in *Figure 2.85* closes)—then the phase(s) can be closed by the SEL-651R-2.

Qualified Trip Conditions Settings

The SEL-651R-2 has self-test functions to detect most hardware problems and prevent misoperation. A small number of transient memory or processor errors may not be detected. The qualified trip conditions settings (TRQL3P, TRQLA, TRQLB and TRQLC) and setting EDDSOTF switch-onto-fault supervision improve security for these transient conditions without increasing relay operating time under most fault conditions. The qualified trip conditions settings are supervised by the disturbance detector logic, as shown in *Figure 5.1*. The disturbance detector (DD) logic detail is shown in *Figure 5.3*. For example, when the SEL-651R-2 evaluates the TRQL3P setting to logical 1, the relay trips immediately if the DD Relay Word bit is already asserted. If DD is not asserted, the relay waits as long as two cycles for DD to assert. If the TRQL3P setting remains asserted the relay trips after the timer expires.




Figure 5.3 Disturbance Detector Logic

The sensitive disturbance detector monitors changes in the magnitude and angle of the positive- and zero-sequence currents and deems a fault condition exists if there is a noticeable change in at least one of these values. The DD element also contains a 10-cycle dropout timer to maintain a logical 1 for a reasonable period after a disturbance is detected. Thus, using the qualified trip conditions settings for instantaneous overcurrent elements will almost never increase tripping time.

Security is improved when a qualified trip conditions setting is asserted momentarily because of a transient memory or processor error, but the disturbance detector does not assert. If the qualified trip conditions setting resets before the two-cycle timer expires, no TRIP is issued.

Use the qualified trip conditions settings with instantaneous elements, such as in the following setting:

TRQL3P := 50P1

Overcurrent elements that contain an intentional time delay may be used in the qualified trip conditions settings. In certain conditions, such as during bench testing with delays set longer than 10 cycles, the disturbance detector element may deassert before the time-delayed element asserts in the qualified trip conditions settings. This adds two cycles to the overall trip time.

For example, if setting TRQL3P contains a negative-sequence time-overcurrent element

TRQL3P := ... OR 51QT

the observed trip time may be as many as 2 cycles longer than the expected time-overcurrent characteristic. For backup protection delays lasting several seconds, this extra time is of no consequence. If this extra delay is not desirable, use the time-delayed elements in the unsupervised trip settings TR3P or TR3X instead.

Elements that assert for nonfault conditions, such as a **BREAKER OPEN** command or **OPERATOR CONTROL** pushbutton trip conditions, should not be used in the qualified trip conditions settings because the asserted condition may only exist for one processing interval and the DD bit will often be quiescent. This situation will sometimes result in a nontrip. Use the unsupervised trip settings TR3P or TR3X for automation or control tripping instead.

Setting EDDSOTF := Y enables similar supervision for the switch-onto-fault logic. See *Disturbance Detector Supervision for Switch-On-Fault Logic on page 5.13* for more information.

Minimum Trip Duration Timer

The Minimum Trip Duration Timer (with setting TDURD) establishes the minimum time duration for which the TRIP3P, TRIPA, TRIPB, and TRIPC Relay Word bits assert in *Figure 5.1*.

The factory-default setting of TDURD := 40.00 cycles covers the operation requirements of all compatible reclosers. This 40-cycle minimum trip time effectively adds on to any open-interval time for autoreclosing (see *Skip-Shot and Stall Open-Interval Timing Settings (79SKP and 79STL, Respectively) on page 6.29*; setting 79STL3P := TRIP3P). If the recloser is not a motor-operated recloser (see *Motor-Operated Traditional Retrofit Reclosers on page 2.64*) and this 40 cycles is too much additional delay for open-interval timing, then set:

TDURD := 12 cycles

ULTR3P := NOT 52A3P (if recloser is also a Traditional Retrofit standard recloser)

As shown in the time line example in *Figure 5.4*, the Minimum Trip Duration Timer (with setting TDURD) outputs a logical 1 (Signal 2) for a time duration of TDURD cycles any time it sees a rising edge on its input (logical 0 to logical 1 transition on Signal 1), if it is not already timing (timer is reset). If Signal 1 in *Figure 5.4* is logical 1 beyond the TDURD time, Signal 3 remains asserted at logical 1 for as long as Signal 1 remains at logical 1, regardless of other trip logic conditions.




Figure 5.4 Minimum Trip Duration Timer Operation

Program Outputs for Tripping the Recloser

See *Trip and Close Mapping and Output Logic on page 7.32* for more information on programming outputs for tripping the recloser. Relay Word bits TRIP3P, TRIPA, TRIPB, and TRIPC from *Figure 5.1* are used to program trip outputs.

Trip Output Logic Used in Other Settings

In addition to operating trip outputs, the TRIP3P, TRIPA, TRIPB, and TRIPC Relay Word bits from *Figure 5.1* are traditionally used in a number of other SELOGIC control equations settings, such as the following (discussed in *Section 6*):

- ULCL (unlatch close settings)
- 79RI (reclose initiate settings)
- 79DTL (drive-to-lockout settings)
- 79STL (stall open interval timing settings)

Change the Trip Settings—Check Other Settings

Any time any of the SELOGIC settings in *Figure 5.1* are changed/modified, the following SELOGIC control equations should be checked or considered for modification:

Table 5.2 Settings to Modify When Modifying Trip Logic Settings (Sheet 1 of 2)

Setting	Modification
79DTL3P, 79DTL3X	Drive-to-lockout settings—see <i>Section 6</i> For example, if frequency element 81D1T is added to the three-phase trip setting (TR3P := ... OR 81D1T ...), but no autoreclosing should occur after an underfrequency load-shedding trip, then frequency element 81D1T should be added to the three-phase drive-to-lockout setting (79DTL3P := ... OR 81D1T ...).
50xTC-51xTC	Torque control for overcurrent elements—see <i>Section 4</i> For example, if ground time-overcurrent element 51G2T is added to the factory-default trip settings (TR3P := ... 51G2T ...), check its corresponding torque-control setting (51G2TC). Should it be enabled all the time (51G2TC := 1)? Should it be controlled by the GROUND ENABLED operator control (51G2TC := LT01; see <i>Table 11.9</i>).

Table 5.2 Settings to Modify When Modifying Trip Logic Settings (Sheet 2 of 2)

Setting	Modification
T01_LED-T24_LED	<p>Programmable target LEDs</p> <p><i>Front-Panel Target LEDs on page 5.13</i> shows the correlation between tripping elements in factory-default SELOGIC control equation trip settings and the programmable front-panel target LEDs.</p> <p>For example, if ground time-overcurrent element 51G2T is added to the three-phase trip settings (TR3P := ... OR 51G2T ...), it should perhaps be added to the FAST CURVE or DELAY CURVE trip target LED setting (e.g., T09_LED := ... OR 51G2T ...) and its pickup indication (51G2) should be added to the GROUND fault type target LED setting (T06_LED := ... OR 51G2 ...).</p> <p>An additional example, if frequency element 81D1T is added to the factory-default trip setting (TR3P := ... OR 81D1T ...), then frequency element 81D1T should be assigned to the dedicated FREQUENCY trip target LED setting (T11_LED := 81D1T).</p>
ER	<p>Event report trigger conditions—see <i>Section 12</i></p> <p>For example: if residual ground time-overcurrent element 51G2T is added to the three-phase trip settings (TR3P := ... OR 51G2T ...), consider adding its pickup indication (51G2) to the event report trigger conditions setting (ER := ... OR R_TRIG 51G2 ...). A rising edge operator (R_TRIG) is added on the front of the element.</p>
FAULT	<p>Fault indication—used to help determine phases involved in faults and to block certain metering functions during faults</p> <p>For example, if residual ground time-overcurrent element 51G2T is added to the three-phase trip settings (TR3P := ... OR 51G2T ...), consider adding its pickup indication (51G2) to the fault indication setting (FAULT := ... OR 51G2 ...).</p>

Pole Open Logic

Combinations of the following items make up the single-pole open and three-pole open logic in *Figure 5.5*.

- Load current detection
- Breaker (recloser) pole status (52a auxiliary contacts)

This logic verifies that the poles/phases of the breaker (recloser) are open.

NOTE: The logic in *Figure 5.6* can be used for load current detection, independent of the pole open logic in *Figure 5.5*.

Figure 5.6 shows the load current detection logic, with available single-phase values. Phase pickup setting 50LP is set below minimum load current levels.

In *Figure 5.5*, the breaker (recloser) type setting BKTYP makes the large demarcation for the following recloser types:

- BKTYP := 1 (single-phase)
- BKTYP := 3 (three-phase)

In general, the following is required to indicate single-pole open (SPO) or three-pole open (3PO) conditions:

- An absence of current (Relay Word bit 50Lx deasserted)
- A breaker auxiliary contact indication of open recloser poles (Relay Word bit 52Ax deasserted).

The 3POD and SPOD dropout time settings qualify circuit breaker closure and are usually set around one cycle.

MULTI-RECLOSER INTERFACE

Global setting BKTYP is automatically set and hidden based on Global Setting RECL_CFG. See Table 2.4.




Figure 5.5 Pole Open Logic




Figure 5.6 Load Current Detection Logic

Overcurrent Element Torque-Control Setting Application

If a single-phase recloser is operating in a single-phase trip/reclose mode, one or two phases can trip open, while at least one phase remains closed, carrying load current. This can result in large unbalance current (zero-sequence and negative-sequence current). To keep zero-sequence (ground) and negative-sequence overcurrent elements from operating for this unbalance situation, the SPO (single-pole open) Relay Word bit is entered in the respective torque-control SELOGIC settings of these overcurrent elements. The SPO Relay Word bit is programmed in the torque-control SELOGIC settings such that when SPO asserts (= logical 1), the torque-control SELOGIC settings effectively deassert (= logical 0). For example, set a ground time-overcurrent element as follows:

51GTC := ... AND NOT (SPO AND SPE)

SPE asserts to logical 1 when Group setting ESPB := Y (enabling single-phase settings/operation). This matches the recommended torque-control settings for ground time-overcurrent elements in SEL QuickSet Design Template Guide (LDG002-01), *Single-Phase Operation Setting for the SEL-651R 32-Pin Recloser Control*.

The three-pole open logic output (Relay Word bit 3PO) is used in the following switch-onto-fault logic subsection.

Switch-Onto-Fault (SOTF) Trip Logic

Switch-onto-fault (SOTF) trip logic is enabled with Group setting ESOTF := Y and provides a programmable time window for selected elements to trip right after the circuit breaker/recloser closes. Switch-onto-fault implies that a recloser is closed into an existing fault condition.

For example, suppose safety grounds are accidentally left attached to a line after a clearance. If the recloser is closed into such a condition, the resulting fault needs to be cleared right away and reclosing blocked. An instantaneous overcurrent element is usually set to trip in the SOTF trip logic.

For added security, the SEL-651R-2 features a selectable disturbance detector supervision function on the switch-onto-fault trip condition. Enable this logic by setting EDDSOTF = Y. See *Disturbance Detector Supervision for Switch-On/OFF-Fault Logic* for more detail.

Refer to the SOTF trip logic in *Figure 5.1*. This logic permits immediate tripping if the following are all true:

- An element asserts in SELOGIC control equation trip setting TRSOTF
- Relay Word bit SOTFE is asserted to logical 1
- Setting EDDSOTF := N

Relay Word bit SOTFE (the output of the SOTF logic) provides the effective time window for an element in trip setting TRSOTF (e.g., TRSOTF := 50P2) to trip after the circuit breaker closes. *Figure 5.7* and the following discussion describe the SOTF logic.





Figure 5.7 Switch-Onto-Fault (SOTF) Logic

Circuit Breaker Operated SOTF Logic

Circuit-breaker operated switch-onto-fault logic is enabled by making time setting 52AEND ($52AEND \neq OFF$). Time setting 52AEND qualifies the three-pole open (3PO) condition and then asserts Relay Word bit SOTFE: SOTFE = logical 1.

Note that SOTFE is asserted when the circuit breaker is qualified as open (see *Figure 5.8*). This allows elements set in the SELOGIC control equation trip setting TRSOTF to operate if a fault occurs when the circuit breaker is open. In such a scenario (e.g., flashover inside the circuit breaker tank), the tripping via setting TRSOTF cannot help in tripping the circuit breaker, which is already open, but can initiate breaker failure protection, if a breaker failure scheme is implemented in the SEL-651R-2 or externally.

**Figure 5.8 SOTF Logic Output ($52AEND \neq OFF$)**

When the circuit breaker is closed, the 3PO condition deasserts ($3PO = \text{logical 0}$) after the 3POD dropout time (setting 3POD is usually set for no more than a cycle). The SOTF logic output, SOTFE, continues to remain asserted at logical 1 for dropout time SOTFD.


Close Bus Operated SOTF Logic

Close bus operated switch-onto-fault logic is enabled by making time setting CLOEND ($CLOEND \neq OFF$). Time setting CLOEND qualifies the three-pole open (3PO) condition, indicating that the circuit breaker is open.

Circuit breaker closure is detected by monitoring the dc close bus. This is accomplished by wiring an optoisolated input on the SEL-651R-2 (e.g., IN101) to the dc close bus. When a manual close or automatic reclosure occurs, optoisolated input IN101 is energized. SELOGIC control equation setting CLMON (close bus monitor) monitors the optoisolated input IN101:

CLMON := IN101

When optoisolated input IN101 is energized, CLMON asserts to logical 1. At the instant that optoisolated input IN101 is energized (close bus is energized), the circuit breaker is still open ($3PO = \text{logical 1}$), so the output of the CLOEND timer continues to be asserted to logical 1. Thus, the ANDed combination of these conditions latches in the SOTFD timer (see *Figure 5.9*). The SOTFD timer outputs a logical 1 for a time duration of SOTFD cycles any time it sees a rising edge on its input (logical 0 to logical 1 transition), if it is not already timing. The SOTF logic output, SOTFE, asserts to logical 1 for SOTFD time, like the edge-triggered timer in *Figure 5.4*.

**Figure 5.9 SOTF Logic Output ($CLOEND \neq OFF$)**

Switch-On-Fault Logic Output (SOTFE)

Relay Word bit SOTFE is the output of the circuit-breaker operated SOTF logic or the close bus operated SOTF logic described previously. Time setting SOTFD in each of these logic paths provides the effective time window for the overcurrent elements in SELOGIC control equation trip setting TRSOTF to trip after the circuit breaker closes (see *Figure 5.1*). Time setting SOTFD is usually set around 30 cycles.

Disturbance Detector Supervision for Switch-On-Fault Logic

The SEL-651R-2 features a selectable disturbance detector supervision function on the switch-onto-fault trip condition. Enable this logic by setting EDDSOTF = Y (see *Figure 5.1*).

When EDDSOTF = N, the switch-onto-fault logic works with no DD supervision (output of *Figure 5.3*), and the relay immediately asserts SOTFT and issues a TRIP when TRSOTF evaluates to logical 1 with SOTFE asserted.

When EDDSOTF = Y, the relay checks the state of the Disturbance Detector (DD) Relay Word bit when TRSOTF evaluates to logical 1, with SOTFE asserted:

- If DD is asserted, the relay immediately asserts the SOTFT output, which causes an immediate trip.
- If DD is not asserted and the TRSOTF and SOTFE conditions remain asserted, the relay delays the SOTFT assertion for as many as 2 cycles (until the DD element asserts or until the 2-cycle wait time expires).
- If one of the TRSOTF or SOTFE conditions deassert before the 2-cycle timer expires and the DD bit does not assert, no trip is issued. This provides a security improvement in cases where an element in the TRSOTF equation was transient.

The disturbance detector is described in greater detail in *Qualified Trip Conditions Settings on page 5.6*.

The sensitive disturbance detector will almost always be asserted before a high-set overcurrent element asserts for a new fault condition. The DD element also contains a 10-cycle dropout timer to maintain a logical 1 for a reasonable period after a disturbance is detected. In other words, using the EDDSOTF := Y setting while using instantaneous overcurrent elements in the TRSOTF equation will almost never impair tripping speed.

Front-Panel Target LEDs

Refer to *Figure 11.13* for the layout of the front-panel target LEDs. The functions and associated settings for these target LEDs are described in *Table 5.3*.

Not All Front-Panel Target LEDs Are Set and Functional

Even though there is a front-panel inscription for every target LED, not all of these LEDs are programmed from the factory—some are just left set to logical 0. For example, the SELOGIC setting T07_LED for the SEF-labeled (sensitive-earth-fault) LED is programmed T07_LED := 0.

Table 5.3 SEL-651R-2 Front-Panel Target LED Labels and Settings (Factory Defaults) (Sheet 1 of 2)

Label/Definition	LED Color (Front-Panel Setting) R = red, G = green, A = amber ^a	Logic Input (Front-Panel SELogic Setting)	Latch In On Trip? (Front-Panel Setting)	Logic Output (Relay Word Bit)
ENABLED	LEDENAC := G			EN
TRIP	LEDTRAC := R			TRIPLED
SUPPLY —control power source OK	T01LEDC := G	T01_LED := PWR_SRC1	T01LEDL := N	TLED_01

Table 5.3 SEL-651R-2 Front-Panel Target LED Labels and Settings (Factory Defaults) (Sheet 2 of 2)

Label/Definition	LED Color (Front-Panel Setting) R = red, G = green, A = amber ^a	Logic Input (Front-Panel SELogic Setting)	Latch In On Trip? (Front-Panel Setting)	Logic Output (Relay Word Bit)
BATTERY PROBLEM	T02LEDC := R	T02_LED := BTFAIL	T02LEDL := N	TLED_02
A FAULT —A-phase involved	T03LEDC := R	T03_LED := PHASE_A	T03LEDL := Y	TLED_03
B FAULT —B-phase involved	T04LEDC := R	T04_LED := PHASE_B	T04LEDL := Y	TLED_04
C FAULT —C-phase involved	T05LEDC := R	T05_LED := PHASE_C	T05LEDL := Y	TLED_05
GROUND —involved in fault	T06LEDC := R	T06_LED := 51G1	T06LEDL := Y	TLED_06
SEF —SEF element tripped for fault	T07LEDC := R	T07_LED := 0	T07LEDL := Y	TLED_07
FAST CURVE —trip	T08LEDC := R	T08_LED := NOT (51G1S) AND 51G1T OR NOT (51PS) AND 51PT	T08LEDL := Y	TLED_08
DELAY CURVE —trip	T09LEDC := R	T09_LED := 51G1S AND 51G1T OR 51PS AND 51PT	T09LEDL := Y	TLED_09
HIGH CURRENT —inst. or def.-time overcurrent trip	T10LEDC := R	T10_LED := 0	T10LEDL := Y	TLED_10
OVER/UNDERFREQUENCY —trip	T11LEDC := R	T11_LED := 0	T11LEDL := Y	TLED_11
OVER/UNDERVOLTAGE —trip	T12LEDC := R	T12_LED := 0	T12LEDL := Y	TLED_12
79 RESET —reclosing relay state	T13LEDC := G	T13_LED := 79RS3P	T13LEDL := N	TLED_13
79 CYCLE —reclosing relay state	T14LEDC := R	T14_LED := 79CY3P	T14LEDL := N	TLED_14
79 LOCKOUT —reclosing relay state	T15LEDC := R	T15_LED := 79LO3P	T15LEDL := N	TLED_15
ABOVE MIN TRIP —current level	T16LEDC := R	T16_LED := 51P OR 51G1	T16LEDL := N	TLED_16
COLD LOAD SCHEME ON —scheme active	T17LEDC := R	T17_LED := 0	T17LEDL := N	TLED_17
REVERSE POWER —flow	T18LEDC := R	T18_LED := 0	T18LEDL := N	TLED_18
VAY ON	T19LEDC := R	T19_LED := 59YA1	T19LEDL := N	TLED_19
VBY ON	T20LEDC := R	T20_LED := 59YB1	T20LEDL := N	TLED_20
VCY ON	T21LEDC := R	T21_LED := 59YC1	T21LEDL := N	TLED_21
VAZ ON	T22LEDC := R	T22_LED := 0	T22LEDL := N	TLED_22
VBZ ON	T23LEDC := R	T23_LED := 0	T23LEDL := N	TLED_23
VCZ ON	T24LEDC := R	T24_LED := 0	T24LEDL := N	TLED_24

^a The target LED color settings LEDTRAC (for the TRIP LED) and TxxLEDC (for the SUPPLY through VCZ ON LEDs) are only present when tricolor LEDs are ordered for the SEL-651R-2. If tricolor LEDs are not ordered, then these LEDs are all red, except for the two green LEDs (SUPPLY and 79 RESET). The ENABLED LED always comes as a tricolor LED.

Front-Panel Target LEDs

ENABLED and TRIP

The **ENABLED** and **TRIP** LEDs (top of *Table 5.3*) are not programmable except for choosing the LED illuminated color; they are fixed-function LEDs. The **ENABLED** LED illuminates when the SEL-651R-2 is powered correctly, is functional, and has no self-test failures. The **TRIP** LED illuminates and latches in at the rising-edge of any trip that comes from the trip logic in *Figure 5.1*.

Programmable Front-Panel Target LEDs

Refer to *Table 5.3* and *Figure 5.10*.

The LEDs in *Table 5.3*, labeled by default as SUPPLY through VCZ ON, are programmable via the front-panel settings shown in *Table 5.3*. SELOGIC setting T_{xx_LED} is the condition/element being monitored. Setting T_{xxLEDL} determines whether the state of the condition/element being monitored is latched in on trip (setting $T_{xxLEDL} := Y$) or not (setting $T_{xxLEDL} := N$).

For an individual LED to be latched in (constantly illuminated) at the occurrence of a trip, the following have to be true:

- “latch in on trip?” setting $T_{xxLEDL} := Y$
- a new trip has to occur, from the trip logic in *Figure 5.1*
- the SELOGIC setting T_{xx_LED} (the condition/element being monitored) has to be asserted (effectively, $T_{xx_LED} = \text{logical 1}$) sometime during a 1.5 cycle time window. The time window starts at the occurrence of the trip

Latched-in LEDs, including the dedicated **TRIP** LED, remain latched in (constantly illuminated) until one of the following occurs:

- a new trip occurs, from the trip logic in *Figure 5.1*
- or the reset trip-latched LEDs on close setting $RSTLED := Y$ and the recloser closes (any phase) and no trip is present
- or a target reset condition occurs and no trip is present

A target reset condition can be any of the following:

- front-panel **TARGET RESET** pushbutton
- **TAR R** serial port command
- target reset SELOGIC setting $RSTTRGT$, which is also available as a Relay Word bit
- target reset through DNP3 or Modbus protocols

Latched-in LEDs retain their state, even when the relay is powered down, then powered up again.

To program an LED to not be latched in on trip, but to just follow some condition/element, make the following settings for the particular LED:

- “latch in on trip?” setting $T_{xxLEDL} := N$
- SELOGIC setting T_{xx_LED} (the condition/element being monitored)

Then, when $T_{xx_LED} = \text{logical 1}$, the LED illuminates (Relay Word bit output $TLED_{_xx} = \text{logical 1}$). When $T_{xx_LED} = \text{logical 0}$, the LED extinguishes (Relay Word bit output $TLED_{_xx} = \text{logical 0}$).




Figure 5.10 Programmable Front-Panel Target LED Logic

Other Uses for Front-Panel Target LED Relay Word Bits

Correlation Between Trip Target LEDs and Trip Settings

The LED logic outputs, Relay Word bits **TLED_{xx}**, actually drive the front-panel target LEDs. These Relay Word bits can also be used to drive other things, such as output contacts for a discrete-wired SCADA system. For example, to route phase/ground involvement in a fault to SCADA, set separate output contacts individually to **TLED_03**, **TLED_04**, **TLED_05**, and **TLED_06**, respectively (e.g., **OUT101 := TLED_03**, **OUT102 := TLED_04**, **OUT103 := TLED_05**, **OUT104 := TLED_06**; see *Table 5.3*).

The SELOGIC control equation factory-default trip settings are shown in *Figure 5.2*. The following LED descriptions discuss how some of the elements that make up the factory-default trip settings are incorporated into LED settings. If trip settings are changed, front-panel target LED settings changes may also be needed. Front-panel target LED relabeling may also be needed, especially for custom schemes (see SEL-651R-2 Configurable Labels instructions).

TRIP LED

As discussed earlier, the **TRIP LED** illuminates and latches in at the rising-edge of any trip, single-phase or three-phase, that comes from the trip logic in *Figure 5.1*.

A Fault, B Fault, and C Fault LEDs

The logic for determining phase involvement for a fault depends on if one of the following conditions are true:

- All three phases are initially closed.
- Only one or two phases are initially closed (and therefore two or one phases are already open, respectively).

Group setting **ESPB** enables single-phase operation for reclosers that have such capability. Thus, the condition of “only one or two phases are initially closed” is indicative of Group setting **ESPB:= Y**. Of course, all three phases can also initially be closed, too, for a recloser with single-phase operation capability.

With all three phases initially closed (and Group setting **ESPB:= Y** or **N**), when a fault and subsequent trip occur, phase involvement is determined by logic using Relay Word bits **FSA**, **FSB**, and **FSC**. A phase, negative-sequence,

or ground-overcurrent element also has to be picked up for this phase involvement logic to work. The output of this embedded logic is the selective assertion of Relay Word bits PHASE_A, PHASE_B, or PHASE_C used in factory-default phase targeting LED settings:

```
T03_LED:= PHASE_A (A PHASE LED)
T04_LED:= PHASE_B (B PHASE LED)
T05_LED:= PHASE_C (C PHASE LED)
```

In addition, the fault must be present for a little longer than 1 cycle (after the control issues a trip) for reliable phase targeting (via this phase involvement logic using Relay Word bits FSA, FSB, and FSC). Inaccurate phase targeting is most noticeable during control testing if currents are immediately turned off when a trip is issued. This results in inaccurate phase targeting because fault currents do not continue to be present as in a normal recloser setup, where fault current would continue until the recloser opens.

With all three phases initially closed, if there is a phase-to-phase or three-phase fault, SELOGIC control equation setting FAULT has to be picked up in order for the appropriate phases to be deemed as being involved (via this phase involvement logic using Relay Word bits FSA, FSB, and FSC).

SELOGIC control equation setting FAULT := 51P OR 51G1 in the factory-default settings. Relay Word bits 51P and 51G1 are pickup indicators of the factory-set time-overcurrent elements. Control equation setting FAULT also controls other functions (see *SELOGIC Control Equation Setting FAULT*).

There is not necessarily a one-to-one correspondence between FSA and PHASE_A, etc., for various fault types. Relay Word bits FSA, FSB, and FSC are also used in fault location logic and to help determine event type in event report summaries. Relay Word bits FSA, FSB, and FSC have no direct customer use and should not be used in custom logic.

In contrast to the preceding discussion (determining phase involvement for a fault when all three phases are initially closed), now consider the scenario of Group setting ESPB:= Y and one or two phases are initially closed (and therefore two or one phases are already open, respectively). When a fault and subsequent trip occur in such a scenario, phase involvement is then determined directly by what trip-related Relay Word bits (TRIPA, TRIPB, or TRIPC) assert. Phase involvement logic using Relay Word bits FSA, FSB, and FSC is not used in this scenario—instead Relay Word bits TRIPA, TRIPB, and TRIPC directly assert Relay Word bits PHASE_A, PHASE_B, or PHASE_C, respectively.

Relay Word bits PHASE_A, PHASE_B, and PHASE_C assert only for a processing interval during a trip, when controlled in one of the following ways:

- By phase involvement logic using Relay Word bits FSA, FSB, and FSC
- Directly by Relay Word bits TRIPA, TRIPB, and TRIPC

as previously discussed. Therefore, **A PHASE**, **B PHASE**, and **C PHASE** LEDs make use of the trip latching logic in *Figure 5.10*.

GROUND LED

Note in *Table 5.3* that the **GROUND LED** directly contains the pickup indicator of the ground time-overcurrent tripping element (TR3X := ... OR 51G1T ...), indicating ground involvement in the fault:

```
T06_LED:= 51G1
```

FAST CURVE and DELAY CURVE LEDs

The phase and ground time-overcurrent elements (51PT and 51G1T, respectively) each switch between operating as a fast curve and as a delay curve. This switching is indicated by the 51PS and 51G1S Relay Word bits, respectively, for elements 51PT and 51G1T (51xS = logical 0, indicates fast curve operating mode; 51xS = logical 1, indicates delay curve operating mode). See *Time-Overcurrent Elements on page 4.13* for more details.

T08_LED := NOT(51G1S) AND 51G1T OR NOT(51PS) AND 51PT

T09_LED := 51G1S AND 51G1T OR 51PS AND 51PT

ABOVE MIN TRIP LED

The monitored minimum trip pickups are for the phase and ground time-overcurrent elements (51PT and 51G1T, respectively). When current is above one of the pickup indicators, the **ABOVE MIN TRIP LED** illuminates.

T16_LED := 51P OR 51G1

Note that the **ABOVE MIN TRIP LED** does not latch in on trip.

SELOGIC Control Equation Setting FAULT

SELOGIC control equation setting FAULT has control over or is used in the following:

- Front-panel target LEDs A FAULT, B FAULT, and C FAULT (with factory-default front-panel settings, T03_LED through T05_LED set as shown in *Table 5.3*).
- Demand metering—FAULT is used to suspend demand metering peak recording (see *Demand Metering on page 8.6*).
- Maximum/Minimum metering—FAULT is used to block Maximum/Minimum metering updating (see *Maximum/Minimum Metering Update and Storage on page 8.18*).
- Voltage sag, swell, and interruption elements—FAULT is used to suspend the calculation of Vbase (see *Voltage Sag, Swell, and Interruption Elements on page 4.100*).

The FAULT setting is located in the Global settings class (see *Global Settings on page SET.1*).

Section 6

Close and Reclose Logic

Introduction

Figure 6.1 provides an overview of the close logic and reclosing relay logic described in this section. This logic is provided for the following:

- Three-phase reclosers or single-phase reclosers operating in a three-phase mode (Group setting ESPB := N; one reclosing relay available—one for all three phases)
- Single-phase reclosers operating in a single-phase mode (Group setting ESPB := Y; three separate reclosing relays available—one for each phase)

Figure 6.1 shows a logic migration:

- From main reclosing relay logic
- To reclose supervision logic
- To close logic

In this section, these logic subsections are discussed in reverse order, starting with Breaker Status Logic. If you are not using the SEL-651R-2 for automatic reclosing, but using it to close the recloser for other close conditions (such as manual close initiation via serial port or optoisolated outputs), focus on the Breaker Status Logic and Close Logic subsections. Note particularly the description of SELOGIC control equation setting CL in the Close Logic subsection.

Breaker Status Logic. Breaker Status Logic shows how the effective breaker status (Relay Word bit 52Ax; $x = 3P, A, B,$ or C) is derived for the required application, three-phase or single-phase mode.

Close Logic. Close Logic describes the final logic that controls the close output. This output controls the recloser for automatic reclosures and other close conditions.

Reclose Supervision Logic. Reclose Supervision Logic describes the logic that supervises automatic reclosing when an open-interval time times out: a final condition check right before the close logic asserts the close output.

Reclosing Relay Logic. Reclose Logic describes the remaining reclosing relay settings and logic needed for automatic reclosing.

NOTE: Reclose enable setting E79 := N defeats the reclosing relay, but does not defeat the ability of the close logic described in the first subsection (Figure 6.3) to close the circuit breaker for other close conditions via SELOGIC control equation setting CL.




Figure 6.1 Close Logic and Reclosing Relay Logic Overview for Three-Phase and Single-Phase Reclosers

Three-Phase (3P) vs. Single-Phase (A, B, and C)

Figure 6.1 and Figure 6.2 show specific SELOGIC settings and Relay Word bits for the three-phase and single-phase modes. Note the following in these figures:

- 3P is appended for the three-phase mode (ESPB := N)
- A, B, C are appended for the single-phase mode (ESPB := Y)

In the remaining figures and examples of this section, these appended characters are not always shown on the SELOGIC settings and Relay Word bits. For instance, 79RI is shown, rather than 79RI3P or 79RIA, 79RIB, 79RIC.

From *Figure 6.3* on, most of the figures demonstrate the three-pole mode. However, the logic is readily extrapolated and applicable to single-phase applications.

Breaker Status Logic

Table 6.1 Breaker Status Settings/Outputs

	Three-Phase Recloser (Global Setting BKTYP := 3)	Single-Phase Recloser (Global Setting BKTYP := 1)
SELogic Settings	52A_3P	52A_A, 52A_B, 52A_C
Relay Word Bits	52A3P	52AA, 52AB, 52AC

Figure 6.2 shows how settings:

- BKTYP: Breaker/recloser Trip Type (Global setting)
- ESPB: Enable Single-Phase Breaker/recloser settings (Group setting)

enable reclosing relays (and accompanying close logic—see *Figure 6.1*):

- Three separate reclosing relays enabled for single-phase reclosing
- One reclosing relay enabled for three-phase reclosing

and configure the required breaker status:

- Relay Word bits 52AA, 52AB, and 52AC for single-phase reclosing
- Relay Word bit 52A3P for three-phase reclosing

At the upper tier in *Figure 6.2*, the breaker/recloser type setting BKTYP makes the large demarcation for recloser type:

- BKTYP := 1 single-phase
- BKTYP := 3 three-phase

Note that even if a single-phase recloser (setting BKTYP := 1) is set for three-phase reclosing (setting ESPB := N), the single-phase breaker/recloser statuses (Relay Word bits 52AA, 52AB, and 52AC) are still available for monitoring. In this case, the one enabled reclosing relay (one reclosing relay to operate all three phases) uses the derived breaker status 52A3P.

Conversely, even if a single-phase recloser (setting BKTYP := 1) is set for single-phase reclosing (setting ESPB := Y), the three-phase breaker/recloser status (Relay Word bit 52A3P) is still available for monitoring. In this case, the three separate, enabled reclosing relays (one reclosing relay per phase) use respective breaker status 52AA, 52AB, and 52AC.

MULTI-RECLOSE Interface

The breaker status settings in Table 2.8 and Table 2.9 are automatically set (and hidden), according to Global setting IPCONN and RECL_CFG, for the Multi-Recloser Interface (42-Pin) on page 2.96. Also, Global setting BKTYP is automatically set and hidden for the Multi-Recloser Interface (see Table 2.4).




Figure 6.2 Breaker Status Logic

Factory 52A Settings Example (Traditional Retrofit Recloser)

Figure 2.55 shows the monitored trip and close circuit points on Traditional Retrofit reclosers. Switch SW1 is the 52a auxiliary contact in the trip circuit. Relay Word bit SW1 is derived from the monitored trip circuit points (inputs IN203 and IN204) and trip output (controlled by Relay Word bit RCTR1X) status:

SW1 = logical 1 (switch SW1 [52a auxiliary contact] closed)
SW1 = logical 0 (switch SW1 [52a auxiliary contact] open)

SELOGIC setting 52A_3P includes the close output (Relay Word bit RCCL1X) to delay the change of state of Relay Word bit 52A3P until the unlatch close logic (see Figure 6.5) unlatches the close signal output CLOSE3P (see Figure 6.3):

52A_3P := SW1 AND NOT RCCL1X

This ensures that the 52b auxiliary in the close circuit is open (as indicated by input IN201, connected to the close circuit in Figure 2.55) before the close signal output is unlatched (CLOSE3P = logical 0). Close signal output CLOSE3P drives the actual close output RCCL1X via SELOGIC setting RCCL1 := CLOSE3P (see Figure 7.27).

Factory 52A Settings Example (G&W Viper-ST Recloser)

52A Used in Many Settings

Figure 2.59 shows the required breaker status wiring for the 52A_x ($x = A, B, C$) SELOGIC settings.

52A_A := IN201
52A_B := IN202
52A_C := IN203

Table 9.18 shows variations of the 52A_x ($x = A, B, C$) SELOGIC settings for different IPCONN settings.

The following factory-default SELOGIC control equations settings use the resultant 52A Relay Word bit:

79RIS3P := **52A3P OR 79CY3P** reclose initiate—see *Table 6.8* and following explanation
PB11_LED := **52A3P...** RECLOSER CLOSED LED—see *Table 11.9*
PB12_LED := **NOT 52A3P...** RECLOSER OPEN LED—see *Table 11.9*
BSYNCH := **52A3P** block synchronism-check elements—see *Figure 4.40*

Close Logic

NOTE: Review Three-Phase (3P) vs. Single-Phase (A, B, and C) on page 6.2.

Table 6.2 Close Logic Settings/Outputs


	Three-Phase Closing (Factory-Default Setting ESPB := N)	Single-Phase Closing (Setting ESPB := Y)
Setting	CFD	CFD
SELogic Settings	CL3P	CLA, CLB, CLC
	ULCL3P	ULCLA, ULCLB, ULCLC
Relay Word Bits	CLOSE3P	CLOSEA, CLOSEB, CLOSEC
	CF3P	CFA, CFB, CFC

The close logic in *Figure 6.3* provides flexible circuit breaker closing/automatic reclosing with SELOGIC control equation settings:

- | | |
|------|---|
| CL | (close conditions, other than automatic reclosing—also see <i>Figure 6.4</i>) |
| ULCL | (unlatch close conditions, other than circuit breaker status, close failure, or reclose initiation—also see <i>Figure 6.5</i>) |

and setting:

CFD (Close Failure Time)



① From Figure 6.6; ② Example in Figure 6.4; see Table 6.2;
③ Example in Figure 6.5; see Table 6.2.

Figure 6.3 Close Logic

Set Close

In Figure 6.3, if *all* the following are true:

- The unlatch close condition is not asserted (ULCL = logical 0).
- The circuit breaker is open (52A = logical 0).
- The reclose initiation condition (79RI) is not making a rising edge (logical 0 to logical 1) transition.
- And a close failure condition does not exist (Relay Word bit CF = 0).

then the CLOSE Relay Word bit asserts to logical 1 if either of the following occurs:

- A reclosing relay open-interval times out (qualified by SELOGIC control equation setting 79CLS—see Figure 6.6).
- Or SELOGIC control equation setting CL goes from logical 0 to logical 1 (rising edge transition).

Unlatch Close

In Figure 6.3, if the CLOSE Relay Word bit is asserted at logical 1, it stays asserted at logical 1 until *one* of the following occurs:

- The unlatch close condition asserts (ULCL = logical 1).
- The circuit breaker closes (52A = logical 1).
- The reclose initiation condition (79RI) makes a rising edge (logical 0 to logical 1) transition.
- Or the Close Failure Timer times out (Relay Word bit CF = logical 1).

The Close Failure Timer is inoperative if setting CFD := OFF.

Factory-Default CL/ULCL Settings Example

The factory-default settings for the three-phase (3P) close logic SELOGIC control equation settings are as follows:

```

CL3P := (PB11_PUL AND LT05 OR CC3) AND LT06 AND TCCAP
ULCL3P := TRIP3P OR (NOT IN201 AND SW1) OR NOT(LT06 AND TCCAP OR CLOSE3P)
          OR NOT(LT05 OR CLOSE3P OR CC3 OR 79CY3P)
[= TRIP3P OR (NOT IN201 AND SW1) OR (NOT LT06 OR NOT TCCAP) AND
  NOT(CLOSE3P) OR NOT(LT05) AND NOT(CLOSE3P) AND NOT(CC3) AND
  NOT(79CYC3P)]

```

The (NOT IN201 and SW1) logic term in the above ULCL3P factory setting is just for Traditional Retrofit recloser applications—it is not present in factory settings for the other recloser applications.

The factory-default setting for the Close Failure Timer setting is:

CFD := 60.00 cycles

Set Close

If the Reclosing Relay Open-Interval Time-Out logic input at the top of *Figure 6.3* is ignored (reclosing is discussed in detail in a following subsection), then SELOGIC control equation setting CL is the only logic input that can set the CLOSE Relay Word bit.

In SELOGIC control equation setting CL (see *Figure 6.4*), closing is provided by:

- CLOSE operator control (local)
- Serial port CLOSE command (remote)


Supervision of these local and remote close signals is provided by:

- PUSHBUTTONS LOCKED operator control—supervises CLOSE operator control
- HOT LINE TAG operator control and TCCAP Relay Word bit—supervise both the CLOSE operator control and the serial port CLOSE command

Other details:

- The PUSHBUTTONS LOCKED operator control also supervises other front-panel operator controls (see *Table 11.9*).
- The HOT LINE TAG operator control also supervises automatic reclosing (see *Table 11.9*).
- No “standing close” is possible with the close logic in *Figure 6.4*. The CLOSE operator control (Relay Word bit PB11_PUL) and serial port CLOSE command (Relay Word bit CC3) pulse for only one processing interval (one quarter cycle) when activated.

Also, in *Figure 6.3*, SELOGIC control equation setting CL is rising-edge triggered. Thus, if the PUSHBUTTONS LOCKED operator control (Relay Word bit LT05) or the HOT LINE TAG operator control (Relay Word bit LT06) in *Figure 6.4* are turned ON or OFF, no unexpected close takes place, because there is no standing close condition waiting to get through.



① See Table 11.9, ② See Table 6.3.

Figure 6.4 Close Conditions—Other Than Automatic Reclosing (Three-Phase, Factory Default)

Unlatch Close

Figure 6.5 shows the additional means to unlatch the close logic, besides those embedded in Figure 6.3. The TRIP3P Relay Word bit in setting ULCL3P keeps the TRIP3P and CLOSE3P Relay Word bits from being asserted at the same time—TRIP3P has priority.

The logic in the upper part of Figure 6.5 is as follows:


$$\text{ULCL3P} := \dots \text{OR} (\text{NOT IN201 AND SW1}) \text{OR} \dots$$

This logic delays unlatching of the close output signal (Relay Word bit CLOSE) in Figure 6.3 until both auxiliary contacts SW1 (52a) and SW3 (52b) change state for the close operation (see Figure 2.55). Logic term (NOT IN201 and SW1) applies only to traditional retrofit reclosers.

The logic in the lower part of Figure 6.5 is as follows:

$$\text{ULCL3P} := \dots \text{OR} (\text{NOT LT06 OR NOT TCCAP}) \text{AND NOT(CLOSE3P)} \text{OR NOT(LT05) AND NOT(CLOSE3P)} \text{AND NOT(CC3) AND NOT(79CYC3P)}$$

This logic is security against unwanted close initiations. The HOT LINE TAG operator control and trip/close capacitor monitor are preeminent; if there is no close in progress and HOT LINE TAG is on or the trip/close capacitors are not fully charged, no new closing can be initiated. The PUSHBUTTONS LOCKED operator control is less restrictive; serial port CLOSE commands and automatic reclosing are not affected by it. But, in Figure 6.4, the CLOSE operator control is still supervised by the PUSHBUTTONS LOCKED operator control.



① See Figure 5.1, ② See Figure 2.55, ③ See Figure 6.3, ④ See Table 11.9.

Figure 6.5 Unlatch Close Conditions (Three-Phase, Factory Default)

Close Failure

With setting CFD := 60.00 cycles, once the CLOSE Relay Word bit asserts in *Figure 6.3*, it remains asserted at logical 1 no longer than a *maximum* of 60 cycles. If the Close Failure Timer times out, Relay Word bit CF asserts to logical 1, forcing the CLOSE Relay Word bit to logical 0.

Defeat the Close Logic

Defeat the close logic and reclosing relay logic by setting the corresponding SELOGIC breaker auxiliary settings (52A_) directly to logical 0 (see *Figure 6.2*):

- For three-phase reclosers or single-phase reclosers operating in a three-phase mode (Group setting ESPB := N; one reclosing relay available: one for all three phases), set 52A_3P directly to logical 0 (52A_3P := 0).
- For single-phase reclosers operating in a single-phase mode (Group setting ESPB := Y; three separate reclosing relays available: one for each phase), set at least one of 52A_A, 52A_B, or 52A_C directly to logical 0 (e.g., 52A_B := 0).

Having one or more SELOGIC breaker auxiliary settings set directly to logical 0 (e.g., 52A_B := 0) defeats the close logic and reclosing relay logic for all three phases.

Program an Output Contact for Closing

See *Trip and Close Mapping and Output Logic* on page 7.32 for more information on programming outputs for closing the recloser. Relay Word bits CLOSE3P, CLOSEA, CLOSEB, and CLOSEC from *Figure 6.1* are used to program close outputs.

Reclose Supervision Logic

NOTE: Review Three-Phase (3P) vs. Single-Phase (A, B, and C) on page 6.2.


Table 6.3 Reclose Supervision Settings/Outputs

	Three-Phase Reclosing (Factory-Default Setting ESPB := N)	Single-Phase Reclosing (Setting ESPB := Y)
Setting	79CLSD	79CLSD
SELogic Settings	79CLS3P	79CLSA, 79CLSB, 79CLSC
Relay Word Bits	RCSF3P	RCSFA, RCSFB, RCSFC

One of the inputs into the close logic in *Figure 6.3* is:

Reclosing Relay Open-interval Time-Out (qualified by 79CLS)

This input is the indication that a reclosing relay open interval has timed out (see *Figure 6.10*) and a qualifying condition (SELOGIC control equation setting 79CLS) has been met, and thus automatic reclosing of the circuit breaker should proceed by asserting the CLOSE Relay Word bit to logical 1. This input into the close logic in *Figure 6.3* is an output of the reclose supervision logic in the following *Figure 6.6*.



① See Figure 6.3.

Figure 6.6 Reclose Supervision Logic (Following Open-Interval Time-Out)

6.12 Close and Reclose Logic
Reclose Supervision Logic




Figure 6.7 Reclose Supervision Limit Timer Operation (Refer to Bottom of Figure 6.6)

Settings and General Operation

Figure 6.6 contains the following SELOGIC control equation setting:

79CLS (reclose supervision conditions—checked after reclosing relay open-interval time-out)

and setting:

79CLSD (Reclose Supervision Limit Time)

See *Reclosing Relay* on page SET.37 for setting ranges.

For Most Applications (Top of Figure 6.6)

For most applications, the Reclose Supervision Limit Time setting should be set to zero cycles:

79CLSD := **0.00**

With this setting, the logic in the top of *Figure 6.6* is operative. When an open interval times out, the SELOGIC control equation reclose supervision setting 79CLS is *checked just once*.

If 79CLS is *asserted* to logical 1 at the instant of an open-interval time-out, then the now-qualified open-interval time-out will propagate onto the final close logic in *Figure 6.3* to automatically reclose the circuit breaker.

If 79CLS is *deasserted* to logical 0 at the instant of an open-interval time-out:

- No automatic reclosing takes place.
- Relay Word bit RCSF (Reclose Supervision Failure indication) asserts to logical 1 for one processing interval.
- The reclosing relay is driven to the Lockout State.

See *Factory-Default 79CLS Settings Example* and *Additional 79CLS Settings Example 1* for details.

For a Few, Unique Applications (Bottom of Figure 6.6 and Figure 6.7)

For a few unique applications, the Reclose Supervision Limit Time setting is *not* set to zero cycles, for example:

79CLSD := 60.00

With this setting, the logic in the bottom of *Figure 6.6* is operative. When an open-interval times out, the SELOGIC control equation reclose supervision setting 79CLS is then *checked for a time window* equal to setting 79CLSD.

If 79CLS *asserts* to logical 1 at any time during this 79CLSD time window, then the now-qualified open-interval time-out will propagate onto the final close logic in *Figure 6.3* to automatically reclose the circuit breaker.

If 79CLS remains *deasserted* to logical 0 during this entire 79CLSD time window, when the time window times out:

- No automatic reclosing takes place.
- Relay Word bit RCSF (Reclose Supervision Failure indication) asserts to logical 1 for one processing interval.
- The reclosing relay is driven to the Lockout State.

The logic in the bottom of *Figure 6.6* is explained in more detail in the following text.

Set Reclose Supervision Logic (Bottom of Figure 6.6)

Refer to the bottom of *Figure 6.6*. If *all* the following are true:

- The close logic output CLOSE (also see *Figure 6.3*) is *not asserted* (Relay Word bit CLOSE = logical 0).
- The reclosing relay is *not* in the Lockout State (Relay Word bit 79LO = logical 0).
- The circuit breaker is open (52A = logical 0).
- The reclose initiation condition (79RI) is *not* making a rising edge (logical 0 to logical 1) transition.
- The Reclose Supervision Limit Timer is *not* timed out (Relay Word bit RCSF = logical 0).

then a reclosing relay open-interval time-out seals in *Figure 6.6*. This allows any assertion of 79CLS to propagate through *Figure 6.6* and on to the close logic in *Figure 6.3*.

Unlatch Reclose Supervision Logic (Bottom of Figure 6.6)

Refer to the bottom of *Figure 6.6*. If the reclosing relay open-interval time-out condition is sealed-in, it stays sealed-in until *one* of the following occurs:

- The close logic output CLOSE (also see *Figure 6.3*) asserts (Relay Word bit CLOSE = logical 1).
- The reclosing relay goes to the Lockout State (Relay Word bit 79LO = logical 1).
- The circuit breaker closes (52A = logical 1).
- The reclose initiation condition (79RI) makes a rising edge (logical 0 to logical 1) transition.
- SELOGIC control equation setting 79CLS asserts (79CLS = logical 1).
- Or the Reclose Supervision Limit Timer times out (Relay Word bit RCSF = logical 1 for one processing interval).

WARNING

Setting 79CLSD = OFF can create an indefinite “standing close” condition. This is usually not desirable in practice.

The Reclose Supervision Limit Timer is inoperative if setting 79CLSD := OFF. With 79CLSD := OFF, reclose supervision condition 79CLS is not time limited. When an open-interval times out, reclose supervision condition 79CLS is checked indefinitely until one of the other above unlatch conditions comes true.

The unlatching of the sealed-in reclosing relay open-interval time-out condition by the assertion of SELOGIC control equation setting 79CLS indicates successful propagation of a reclosing relay open-interval time-out condition on to the close logic in *Figure 6.3*.

See *Additional 79CLS Settings Example 2* for more information.

Factory-Default 79CLS Settings Example

Refer to the top of *Figure 6.6*.

The factory-default settings for the SELOGIC reclose supervision setting are as follows:

For controls ordered with an ac power supply:

79CLS3P := **PWR_SRC1 AND TCCAP AND NOT (BTFAIL)** Traditional Retrofit recloser

79CLS3P := **TCCAP AND NOT (BTFAIL)** all others

For controls ordered with a dc power supply:

79CLS3P := **PWR_SRC1 AND TCCAP** Traditional Retrofit recloser

79CLS3P := **TCCAP** all others

Relay Word bit PWR_SRC1 indicates the presence of power to the control. Power to the control, such as 120 Vac power, is used by the Traditional Retrofit reclosers to provide the final close energy. If this power is not present for these reclosers, there is no need to proceed with the reclosure.

Relay Word bit TCCAP indicates that the trip and close capacitors have sufficient stored energy for trips/reclosures. The monitoring point for TCCAP incorporates the capacitor charger, the capacitors themselves, and the connection from the capacitors to the relay module (J205 in *Figure 2.5*,

Figure 2.8, and Figure 2.9). Relay Word bit TCCAP will deassert for a failure of any one of these elements. TCCAP may also momentarily deassert as a result of successive recloser operations drawing down the capacitor voltage. BTFAIL indicates some failure related to the battery or battery system. Controls ordered with a dc power supply do not have a battery, therefore BTFAIL is removed from the default 79CLS3P setting.

The factory-default setting for the reclose supervision time limit setting is as follows:

$$79CLSD := \mathbf{900.00 \text{ cycles}}$$

Within this 900-cycle time window, following the open-interval time (see *Figure 6.7*), if SELLOGIC reclose supervision setting 79CLS3P effectively asserts to logical 1, then reclosing proceeds. Otherwise, if the reclose supervision time limit setting 79CLSD times out before SELLOGIC reclose supervision setting 79CLS3P effectively asserts to logical 1, then no reclosure occurs and the reclosing relay is driven to lockout. If the 79CLS setting contains Relay Word bit TCCAP, setting 79CLSD should be set to at least a few seconds. This is to provide time for the capacitor voltage to recharge after successive recloser operations.

Additional 79CLS Settings Example 1

Refer to the top of *Figure 6.6* and *Figure 6.8*.

SEL-651R-2 controls are installed at both ends of a transmission line in a high-speed reclose scheme. After both circuit breakers open for a transmission line fault, the SEL-651R-2(1) recloses circuit breaker 52/1 first, followed by the SEL-651R-2(2) reclosing circuit breaker 52/2, after a synchronism check across circuit breaker 52/2.




Figure 6.8 SEL-651R-2 Recloser Controls Installed at Both Ends of a Transmission Line in a High-Speed Reclose Scheme

SEL-651R-2(1)

Before allowing circuit breaker 52/1 to be reclosed after an open-interval time-out, the SEL-651R-2(1) checks if Bus 1 voltage is hot and the transmission line voltage is dead. This requires reclose supervision settings:

$$79CLSD := \mathbf{0.00 \text{ cycles}} \text{ (only one check)}$$

$$79CLS3P := \mathbf{3P59Y \text{ AND } 27ZA1 \text{ AND } TCCAP \text{ AND NOT (BTFAIL)}}$$

where:

3P59Y = all three Bus 1 phase voltages are hot

27ZA1 = monitored single-phase transmission line voltage is dead

where:

TCCAP = trip and close capacitors have sufficient stored energy for trips/reclosures

NOT (BTFAIL) = no failure related to the battery or battery system

SEL-651R-2(2)

Before allowing circuit breaker 52/2 to be reclosed after the reclosing relay open interval times out, the SEL-651R-2(2) checks if Bus 2 voltage is hot, the transmission line voltage is hot, and both are in synchronism. This requires reclose supervision settings:

79CLSD := **0.00 cycles** (only one check)

79CLS3P := **25A1 AND TCCAP AND NOT (BTFAIL)**

where:

25A1 = selected Bus 2 phase voltage is in synchronism with monitored single-phase transmission line voltage and both are hot

Other Setting Considerations for SEL-651R-2(1) and SEL-651R-2(2)

Refer to *Skip-Shot and Stall Open-Interval Timing Settings (79SKP and 79STL, Respectively)*.

SELOGIC control equation setting 79STL stalls open-interval timing if it asserts to logical 1. If setting 79STL is deasserted to logical 0, open-interval timing can continue.

The SEL-651R-2(1) has no intentional open-interval timing stall condition (circuit breaker 52/1 closes first after a transmission line fault):

79STL := **0** (set directly to logical 0)

The SEL-651R-2(2) starts open-interval timing after circuit breaker 52/1 at the remote end has re-energized the line. The SEL-651R-2(2) has to see that Bus 2 voltage is hot, transmission line voltage is hot, and that these voltages are synchronized across open circuit breaker 52/2 for open-interval timing to begin. Thus, SEL-651R-2(2) open-interval timing is stalled when the transmission line voltage and Bus 2 voltage are *not* in synchronism across open circuit breaker 52/2:

79STL := **NOT 25A1 AND TCCAP AND NOT (BTFAIL)**

Note: A transient synchronism-check condition across open circuit breaker 52/2 could possibly occur if circuit breaker 52/1 recloses into a fault on one phase of the transmission line. The other two unfaulted phases would be briefly energized until circuit breaker 52/1 is tripped again. If the SEL-651R-2(2) is connected to one of these briefly energized phases, synchronism-check element 25A1 could momentarily assert to logical 1.

Ensure that the open-interval timers in the SEL-651R-2(2) are set to an appreciable time greater than the momentary energization time of the faulted transmission line to prevent the momentary assertion of synchronism-check element 25A1 from causing an inadvertent reclose of circuit breaker 52/2. Or, run the synchronism-check element 25A1 through a programmable timer before using it in the preceding 79CLS and 79STL settings for the SEL-651R-2(2). Note the built-in 3-cycle qualification of the synchronism-check voltages shown in *Figure 4.40*.

Additional 79CLS Settings Example 2

Refer to *Synchronism-Check Elements on page 4.52*. Also refer to *Figure 6.7* and *Figure 6.8*.

If the synchronizing voltages across open circuit breaker 52/2 are “slipping” with respect to one another, the Reclose Supervision Limit Timer setting 79CLSD should be set greater than zero so there is time for the slipping voltages to come into synchronism. For example:

79CLSD := **60.00 cycles**

79CLS3P := **25A1 AND TCCAP AND NOT (BTFAIL)**

The status of synchronism-check element 25A1 is checked continuously during the 60-cycle window. If the slipping voltages come into synchronism while timer 79CLSD is timing, synchronism-check element 25A1 asserts to logical 1 and reclosing proceeds.

In *Synchronism-Check Elements*, refer to *Synchronism-Check Element Outputs 25A1 and 25A2 on page 4.67*, Voltages V_P and V_S are “Slipping and Setting TCLOSSD $\neq 0.00$.” Item 3 describes a last attempt for a synchronism-check reclose before timer 79CLSD times out or setting 79CLSD := 0.00 and only one check is made.

Reclosing Relay

NOTE: Figure 6.1 shows one reclosing relay operative for three-phase reclosing (Group setting ESPB := N) and three separate reclosing relays operative for single-phase reclosing (Group setting ESPB := Y). Most of the examples in this reclosing relay subsection are three-phase reclosing examples, unless otherwise stated. These three-phase reclosing examples can be readily extrapolated to corresponding single-phase reclosing applications.

Table 6.4 Reclosing Relay Settings/Outputs (Sheet 1 of 2)

	Three-Phase Reclosing (Factory-Default Setting ESPB := N)	Single-Phase Reclosing (Setting ESPB := Y)
Settings	790I1, 790I2, 790I3, 790I4, 79RSD, 79RSLD	790I1, 790I2, 790I3, 790I4, 79RSD, 79RSLD
SELogic Settings	79RI3P 79RIS3P 79DTL3P 79DTL3X	79RIA, 79RIB, 79RIC 79RISA, 79RISB, 79RISC 79DTL3P 79DTL3X
		79DTLA, 79DTLB, 79DTLC
	79DLS3P	79DLSA, 79DLSB, 79DLSC
	79SKP3P	79SKPA, 79SKPB, 79SKPC
	79STL3P	79STLA, 79STLB, 79STLC
	79BRS3P	79BRSA, 79BRSB, 79BRSC
	79SEQ3P	79SEQA, 79SEQB, 79SEQC
	79CLS3P	79CLSA, 79CLSB, 79CLSC
Relay Word Bits	OPTMN3P RSTMN3P 79RS3P 79CY3P 79LO3P SH03P SH13P SH23P	OPTMNA, OPTMNB, OPTMNC RSTMNA, RSTMNB, RSTMNC 79RSA, 79RSB, 79RSC 79CYA, 79CYB, 79CYC 79LOA, 79LOB, 79LOC SH0A, SH0B, SH0C SH1A, SH1B, SH1C SH2A, SH2B, SH2C

Table 6.4 Reclosing Relay Settings/Outputs (Sheet 2 of 2)

	Three-Phase Reclosing (Factory-Default Setting ESPB := N)	Single-Phase Reclosing (Setting ESPB := Y)
	SH33P SH43P	SH3A, SH3B, SH3C SH4A, SH4B, SH4C
Analog Outputs	79SH3P	79SHA, 79SHB, 79SHC

Note that input:

Reclosing Relay Open-Interval Time-Out

in *Figure 6.6* is the logic input that is qualified by SELOGIC control equation setting 79CLS and then propagated on to the close logic in *Figure 6.3* to automatically reclose a circuit breaker. The explanation that follows in this reclosing relay subsection describes all the reclosing relay settings and logic that eventually result in this open-interval time-out logic output (see bottom of *Figure 6.10*), which becomes the logic input into *Figure 6.6*. Other aspects of the reclosing relay are also explained. As many as four (4) automatic reclosures (shots) are available.

Enable/Disable Reclosing

The reclose enable setting, E79, has setting choices N, 1, 2, 3, and 4. Setting choices 1–4 are the number of desired automatic reclosures, with corresponding open-interval time settings (see *Table 6.6* for details).

If *either* of the following reclosing relay settings is made:

- Reclose enable setting E79 := N
- Open-interval 1 time setting 79OI1 := OFF

then the reclosing relay is defeated and no automatic reclosing can occur. Open-interval time settings are explained in detail in *Open-Interval Timers*.

If the reclosing relay is defeated, the following also occur:

- All three reclosing relay state Relay Word bits (79RS, 79CY, and 79LO) are forced to logical 0 (see *Table 6.5*).
- All shot-counter Relay Word bits (SH0, SH1, SH2, SH3, and SH4) are forced to logical 0 (see *Table 6.7*).
- The analog output 79SH is set to -1 (see *Table 6.7*).
- The front-panel LEDs 79 RESET, 79 CYCLE, and 79 LOCKOUT are all extinguished.

Close Logic Can Still Operate When the Reclosing Relay Is Defeated

If the reclosing relay is defeated, the close logic (see *Figure 6.3*) can still operate if SELOGIC control equation circuit breaker status setting 52A__ is set to something other than logical 0. Making the setting 52A__ := 0 defeats the close logic *and* also defeats the reclosing relay (see *Defeat the Close Logic* for details).

Reclosing Relay States and General Operation

Table 6.5 Relay Word Bit and Front-Panel Correspondence to Reclosing Relay States

Reclosing Relay State	Corresponding Relay Word Bit	Corresponding Front-Panel LED
Reset	79RS	79 RESET
Reclose Cycle	79CY	79 CYCLE
Lockout	79LO	79 LOCKOUT

The reclosing relay is in one, and only one, of these states (listed in *Table 6.5*) at any time. When in a given state, the corresponding Relay Word bit asserts to logical 1, thus causing the corresponding LED to illuminate. Automatic reclosing only takes place when the relay is in the Reclose Cycle State. *Table 5.3* provides more information about front-panel LED programming.

Figure 6.9 explains in general the different states of the reclosing relay and its operation.




Figure 6.9 Reclosing Relay States and General Operation

Reclosing Relay Timer Settings

Table 6.6 shows the open-interval and reset timer factory-default settings.

Table 6.6 Reclosing Relay Timer Settings and Setting Ranges

Timer Setting (Range)	Factory-Default Setting (in Cycles)	Definition
79OI1 (OFF, 12.00–999999 cyc)	300.00	open-interval 1 time
79OI2 (OFF, 90.00–999999 cyc)	600.00	open-interval 2 time
79OI3 (OFF, 120.00–999999 cyc)	600.00	open-interval 3 time
79OI4 (OFF, 120.00–999999 cyc)	OFF	open-interval 4 time
79RSD (180.00–999999 cyc)	1800.00	reset time from reclose cycle state
79RSLD (0.00–999999 cyc)	600.00	reset time from lockout state

The operation of these timers is affected by SELLOGIC control equation settings discussed later in this section.

Open-Interval Timers

The reclose enable setting, E79, determines the number of open-interval time settings that can be set. For example, if setting E79 := 3, the first three open-interval time settings in Table 6.6, are made available for setting (and 79OI4 is forced to OFF and hidden).

If an open-interval time is set to OFF, then that open-interval time is not operable *and* neither are the open-interval times that follow it.

In the factory-default settings in Table 6.6, the open-interval 4 time setting 79OI4 is the first open-interval time setting set to OFF:

79OI4 := OFF

Thus, open-interval time 79OI4 is not operable. But if the settings were:

79OI3 := OFF

79OI4 := 900.00 cycles (set to some value other than OFF)

open-interval time 79OI4 would still be inoperative, because a preceding open-interval time is set to OFF (i.e., 79OI3 := OFF).

If open-interval 1 time setting, 79OI1, is set to OFF (79OI1 := OFF), no open-interval timing takes place and the reclosing relay is defeated.

The open-interval timers time consecutively; they do not have the same beginning time reference point. In the Figure 6.10 example, open-interval 1 time setting, 79OI1 := 30, times first. If the subsequent first reclosure is not successful, then open-interval 2 time setting, 79OI2 := 600, starts timing. If the subsequent second reclosure is not successful, the relay goes to the Lockout State because 79OI3 := OFF (no third open interval and subsequently no third reclosure).




Figure 6.10 Example Reclosing Sequence From Reset to Lockout

SELOGIC control equation setting 79STL (stall open-interval timing) can be set to control open-interval timing.

Determination of Number of Reclosures (Last Shot)

The number of reclosures is equal to the number of open-interval time settings that precede the first open-interval time setting set to OFF. The “last shot” value is also equal to the number of reclosures.

In the *Figure 6.10* example, two set open-interval times precede open-interval 3 time, which is set to OFF (790I3 := OFF):

790I1 := **30.00**

790I2 := **600.00**

790I3 := **OFF**

For this example:

Number of reclosures (last shot) = 2 = the number of set open-interval times that precede the first open-interval time set to OFF.

Observe Shot Counter Operation

Observe the reclosing relay shot counter operation, especially during testing, with the front-panel reclose count display (see *Table 11.2*).

Reset Timer

The reset timer qualifies circuit breaker closure before taking the relay to the Reset State from the Reclose Cycle State or the Lockout State. Circuit breaker status is determined by the SELOGIC control equation setting 52A.

Setting 79RSD:

Qualifies closures when the relay is in the Reclose Cycle State. These closures are usually automatic reclosures resulting from open-interval time-out.

Setting 79RSD is also the reset time used in sequence coordination schemes.

Setting 79RSLD:

Qualifies closures when the relay is in the Lockout State. These closures are usually manual closures. These manual closures can originate externally to the relay, or via the SELOGIC control equation setting CL (see *Figure 6.3*).

Setting 79RSLD is also the reset timer used when the relay powers up, when it has individual settings changed for the active settings group, or when the active settings group is changed.

See *Momentary Drive-to-Lockout While Breaker Closed* for a description of a scenario in which there is no reset timing via setting 79RSLD to go from the lockout state to the reset state. In this scenario, the drive-to-lockout setting 79DTL causes the relay to transition between the reset and lockout states, while the breaker remains closed continuously.

Typically, setting 79RSLD is set less than setting 79RSD. Such setting of 79RSLD emulates reclosing relays with motor-driven timers that have a relatively short reset time from the lockout position to the reset position. The 79RSD and 79RSLD settings are set independently. Setting 79RSLD can even be set greater than setting 79RSD, if desired. SELOGIC control equation setting 79BRS (block reset timing) can be set to control reset timing.

Monitoring Open-Interval and Reset Timing

Monitor open-interval and reset timing with the following Relay Word bits:

Relay Word Bits	Definition
OPTMN	Indicates that the open-interval timer is actively timing
RSTMN	Indicates that the reset timer is actively timing

If the open-interval timer is actively timing, OPTMN asserts to logical 1. When the relay is not timing on an open interval (e.g., it is in the Reset State or in the Lockout State), OPTMN deasserts to logical 0. The relay can only time on an open interval when it is in the Reclose Cycle State, but just because the relay is in the Reclose Cycle State does not necessarily mean the relay is timing on an open interval. The relay only times on an open interval after successful reclose initiation and if no stall conditions are present.

If the reset timer is actively timing, RSTMN asserts to logical 1. If the reset timer is not timing, RSTMN deasserts to logical 0.

Reclosing Relay Shot Counter

Refer to *Figure 6.10*.

The shot counter increments for each reclose operation. For example, when the relay is timing on open-interval 1, 79OI1, it is at shot = 0. When the open interval times out, the shot counter increments to shot = 1 and so forth for the set open intervals that follow. The shot counter cannot increment beyond the last shot for automatic reclosing. The shot counter resets back to shot = 0 when the reclosing relay returns to the Reset State.

Table 6.7 Shot Counter Correspondence to Relay Word Bits and Open-Interval Times

Shot	Corresponding Relay Word Bit	Corresponding Open-Interval	Analog Output
0	SH0	79OI1	79SH = 0
1	SH1	79OI2	79SH = 1
2	SH2	79OI3	79SH = 2
3	SH3	79OI4	79SH = 3
4	SH4		79SH = 4
reclosing relay defeated	N/A	N/A	79SH = -1

When the shot counter is at a particular shot value (e.g., shot = 2), the corresponding Relay Word bit asserts to logical 1 (e.g., SH2 = logical 1).

The shot counter also increments for sequence coordination operation. The shot counter can increment beyond the last shot for sequence coordination, but only as high as shot = 4.

The analog output 79SH can be used in SELOGIC compares. For example, for a recloser operating in a three-phase mode (Group setting ESPB := N), the SELOGIC equation:

OUT202 := 79SH3P > 2

would assert output contact OUT202 when the shot counter is at a value greater than 2.

Going to the Lockout State

The reclosing relay goes to the Lockout State if any *one* of the following occurs:

- The shot counter is equal to or greater than the last shot at time of reclose initiation. For example, all automatic reclosing attempts are unsuccessful (see *Figure 6.10*).
- Reclose initiation is unsuccessful because SELOGIC setting 79RIS (reclose initiation supervision) is effectively equal to logical 0.
- The circuit breaker opens without reclose initiation, such as happens with an external trip.
- The shot counter is equal to or greater than the last shot and the circuit breaker is open; for example, the shot counter is driven to last shot with SELOGIC control equation setting 79DLS while open-interval timing is in progress.
- The close failure timer (setting CFD) times out (see *Figure 6.3*).
- SELOGIC control equation setting 79DTL = logical 1.
- The Reclose Supervision Limit Timer (setting 79CLSD) times out (see *Figure 6.6* and top of *Figure 6.7*).
- A normal reclose initiation (e.g., SELOGIC control equation 79RI3P = TRIP3P) occurs and properly loads up an open-interval time (e.g., 79OI2 = 600 cycles; see *Figure 6.10*). Then, before the open-interval time has timed out completely (or even started timing), a subsequent unexpected reclose initiation occurs (e.g., flashover inside the circuit breaker tank while it is open).

NOTE: Review Three-Phase (3P) vs. Single-Phase (A, B, and C) on page 6.2.

Reclosing Relay States and Settings/Settings Group Changes

If individual settings are changed for the active settings group *or* the active settings group is changed, *all* of the following occur:

- The reclosing relay remains in the state it was in before the settings change.
- The shot counter is driven to last shot, with last shot corresponding to the new settings (see *Determination of Number of Reclosures (Last Shot)* for details on last shot).
- The reset timer is loaded with reset time setting 79RSLD (see *Reset Timer*).

If the relay happened to be in the Reclose Cycle State and was timing on an open interval before the settings change, the relay would be in the Reclose Cycle State after the settings change, but the relay would immediately go to the Lockout State. This is because the breaker is open and the relay is at last shot after the settings change, so no more automatic reclosures are available.

If the circuit breaker remains closed through the settings change, the reset timer times out on reset time setting 79RSLD after the settings change and goes to the Reset State (if it is not already in the Reset State), and the shot counter returns to shot = 0. If the relay happens to trip during this reset timing, the relay will immediately go to the Lockout State, because shot = last shot.

Reclosing Relay SELOGIC Control Equation Settings Overview

NOTE: The SELOGIC settings in Table 6.8 have an appended "3P" (three-phase).

Table 6.8 Reclosing Relay SELOGIC Control Equation Settings

SELOGIC Control Equation Setting	Factory-Default Setting	Definition
79RI3P	TRIP3P	Reclose Initiate
79RIS3P	52A3P OR 79CY3P	Reclose Initiate Supervision
79DTL3P	(NOT LT02 OR NOT LT06) AND (TRIP3P OR NOT 52A3P) OR PB12_PUL OR OC3	Drive-to-Lockout
79DTL3X Traditional Retrofit (14-pin), Eaton Nova Control-Powered/ G&W Control Power Viper-S (19-pin)	0	Drive-to-Lockout (extra)
79DTL3X (all others)	R_TRIG SV02T	
79DLS3P	79LO3P	Drive-to-Last Shot
79SKP3P	(51PT OR 51G1T) AND NOT LT04 AND (79SH3P < MV01)	Skip Shot
79STL3P	TRIP3P	Stall Open-Interval Timing
79BRS3P	0	Block Reset Timing
79SEQ3P	0	Sequence Coordination
79CLS3P (Traditional Retrofit with ac power supply)	PWR_SRC1 AND TCCAP AND NOT (BTFAIL)	Reclose Supervision
79CLS3P (all others with ac power supply)	TCCAP AND NOT (BTFAIL)	
79CLS3P (Traditional Retrofit with dc power supply)	PWR_SRC1 AND TCCAP	
79CLS3P (all others with dc power supply)	TCCAP	

The factory-default settings in *Table 6.8* are discussed in detail in the remainder of this section. They are for three-phase reclosing (factory-default setting ESPB := N).

Reclose Initiate and Reclose Initiate Supervision Settings (79RI and 79RIS, Respectively)

The reclose initiate setting 79RI is a rising-edge detect setting. The reclose initiate supervision setting 79RIS supervises setting 79RI. When setting 79RI detects a rising edge (logical 0 to logical 1 transition), setting 79RIS has to be at logical 1 (79RIS = logical 1) in order for open-interval timing to be initiated.

If 79RIS = logical 0 when setting 79RI detects a rising edge (logical 0 to logical 1 transition), the relay goes to the Lockout State.

Factory-Default 79RI/79RIS Settings Example

With factory-default settings:

79RI3P := TRIP3P

79RIS3P := 52A3P OR 79CY3P

the transition of the TRIP3P Relay Word bit from logical 0 to logical 1 initiates open-interval timing only if the 52A3P or 79CY3P Relay Word bit is at logical 1.

The circuit breaker has to be closed (circuit breaker status 52A3P = logical 1) at the instant of the first trip of the automatic reclose cycle in order for the SEL-651R-2 to successfully initiate reclosing and start timing on the first open interval. The SEL-651R-2 is not yet in the reclose cycle state (79CY3P = logical 0) at the instant of the first trip.

Then for any subsequent trip operations in the automatic reclose cycle, the SEL-651R-2 is in the reclose cycle state (79CY3P = logical 1) and the SEL-651R-2 successfully initiates reclosing for each trip. Because of factory-default setting 79RIS3P := 52A3P OR 79CY3P, successful reclose initiation in the reclose cycle state (79CY3P = logical 1) is not dependent on the circuit breaker status (52A3P). This allows successful reclose initiation in the case of an instantaneous trip, but the circuit breaker status indication is slow: the instantaneous trip (reclose initiation) occurs before the SEL-651R-2 sees the circuit breaker close.

If a flashover occurs in a circuit breaker tank during an open interval (circuit breaker open) and the SEL-651R-2 calls for a trip, the SEL-651R-2 goes immediately to lockout.

Additional 79RI/79RIS Settings Example

The preceding settings example initiates open-interval timing on the rising edge of the TRIP3P Relay Word bit. The following is an example of reclose initiation on the opening of the circuit breaker.

With setting:

79RI3P := NOT 52A3P

the transition of the 52A3P Relay Word bit from logical 1 to logical 0 (breaker opening) initiates open-interval timing. Setting 79RI3P looks for a logical 0 to logical 1 transition, thus Relay Word bit 52A3P is inverted in the 79RI3P setting.

The reclose-initiate supervision setting 79RIS3P supervises setting 79RI3P.

With settings:

79RI3P := NOT 52A3P

79RIS3P := TRIP3P

the transition of the 52A3P Relay Word bit from logical 1 to logical 0 initiates open-interval timing only if the TRIP3P Relay Word bit is at logical 1 (TRIP3P = logical 1). Thus, the TRIP3P Relay Word bit has to be asserted when the circuit breaker opens to initiate open-interval timing. With a long enough setting of the Minimum Trip Duration Timer (TDURD), the TRIP3P Relay Word bit will still be asserted to logical 1 when the circuit breaker opens (see *Figure 5.1* and *Figure 5.4*).

If the TRIP3P Relay Word bit is at logical 0 (TRIP3P = logical 0) when the circuit breaker opens (logical 1 to logical 0 transition), the relay goes to the Lockout State. This helps prevent reclose initiation for circuit breaker openings caused by trips external to the relay.

Other 79RI/79RIS Settings Considerations

1. If no reclose initiate supervision is desired, make the following setting:

$79RIS := 1$ set directly to logical 1

Setting 79RIS = logical 1 at all times. Any time a logical 0 to logical 1 transition is detected by setting 79RI, open-interval timing will be initiated, unless prevented by other means.

2. If the following setting is made:

$79RI := 0$ set directly to logical 0

reclosing is never initiated. The reclosing relay is effectively inoperative.

3. If the following setting is made:

$79RIS := 0$ set directly to logical 0

the reclosing relay goes directly to the lockout state any time reclosing is initiated. The reclosing relay is effectively inoperative.

Drive-to-Lockout and Drive-to-Last-Shot Settings (79DTL and 79DLS, Respectively)

When 79DTL = logical 1, the reclosing relay goes to the Lockout State (Relay Word bit 79LO = logical 1) and the front-panel **LOCKOUT** LED illuminates.

79DTL has a 60-cycle dropout time. This keeps the drive-to-lockout condition up 60 more cycles after 79DTL has reverted back to 79DTL = logical 0. This is useful for situations where both of the following are true:

- Any of the trip and drive-to-lockout conditions are pulsed conditions (e.g., the **OPEN** Command Relay Word bit, OC3, asserts for only 1/4 cycle; refer to *Figure 6.11*).
- Reclose initiation is by the breaker contact opening (e.g., $79RI3P := \text{NOT } 52A3P$; refer to *Additional 79RI/79RIS Settings Example* for details).

Then the drive-to-lockout condition overlaps reclose initiation and the SEL-651R-2 stays in lockout after the breaker trips open.

When 79DLS = logical 1, the reclosing relay goes to the last shot, if the shot counter is not at a shot value greater than or equal to the calculated last shot.

Momentary Drive-to-Lockout While Breaker Closed

If the relay had previously been in the Reset State (Relay Word bit 79RS = logical 1) with the breaker closed and then a drive-to-lockout condition comes true (via setting 79DTL), the relay immediately goes to the Lockout State (Relay Word bit 79LO = logical 1). If the breaker continues to remain closed and then the drive-to-lockout condition (via setting 79DTL) goes away (after the previously discussed 60-cycle dropout time), the relay reverts immediately back to the Reset State.

No reset timing via setting 79RSLD is needed to return to the Reset State in this scenario because the breaker remains closed the entire time. The relay had previously timed on a reset time (setting 79RSD or 79RSLD) when it first went to the Reset State, before the drive-to-lockout logic (via setting 79DTL) started activating. Thus, there is no need to again reset-time-qualify a breaker that remained closed throughout such a transition (Reset State—Lockout State—Reset State), because of drive-to-lockout setting 79DTL.

Factory-Default 79DTL/79DLS Settings Example

The drive-to-lockout factory settings are as follows:

```
79DTL3P := (NOT LT02 OR NOT LT06) AND (TRIP3P OR NOT 52A3P) OR PB12_PUL OR
          OC3
79DTL3X := 0 Traditional Retrofit (14-pin), Eaton Nova Control-Powered/
          G&W Control Power Viper-S (19-pin)
79DTL3X := R_TRIG SV02T (all others)
```

Settings 79DTL3P and 79DTL3X are functionally equivalent, as evidenced in *Figure 6.1*. Setting 79DTL3X is for extra three-phase drive-to-lockout logic and is seen as a supplement to 79DTL3P. For the single-phase drive-to-lockout logic, settings 79DTL3P and 79DTL3X provide convenient locations to insert three-phase drive-to-lockout conditions (see *Figure 6.1*), rather than repetitively inserting them in each single-phase drive-to-lockout setting (79DTLA, 79DTLB, and 79DTLC).

Figure 6.11 shows in more detail the programmed conditions that drive the reclosing relay to lockout:

- If either the **RECLOSE ENABLED** operator control is OFF or the **HOT LINE TAG** operator control is ON **and** a trip occurs or the breaker opens, the reclosing relay is driven to lockout.
- If the **TRIP** operator control is pressed or an **OPEN** command is sent to the serial port, the reclosing relay is driven to lockout. Both these operations are deemed manual operations, thus no automatic reclosing takes place.
- The explanation for the 79DTL3X factory-default setting is found in the side column notes adjacent to *Figure 5.2* and *Figure 6.11*.

"YELLOW OPERATING HANDLE" TRIP AND DRIVE-TO-LOCKOUT

The factory-default TR3X trip setting (Figure 5.2) and 79DTL3X drive-to-lockout setting (Figure 6.11) are set the same for G&W Viper-ST, G&W Viper-LT, ABB Elastimold MVR, ABB GridShield (32-pin), Siemens SDR Triple-Single, Eaton NOVA-TS or NOVA-STS Triple-Single, and Multi-Recloser Interface reclosers. These settings propagate the pulling of a single yellow operating handle (on a single phase) to trip and lockout all three phases for triple-single capable reclosers.

The ABB Joslyn TriMod 600R recloser does not need the TR3X "yellow operating handle" trip setting because the single yellow operating handle on the unit opens all three phases directly.

UNIQUE INPUT OPERATION FOR 26-PIN CONFIGURED SEL-651R-2

See Eaton NOVA-TS or NOVA-STS Triple-Single (26-Pin) Reclosers on page 2.80 and descriptions of the operation of inputs IN204, IN205, and IN206 (and corresponding Relay Word bits IN204, IN205, and IN206). These inputs have a unique operation when not connected to any circuit.




Figure 6.11 Factory-Default Drive-to-Lockout Logic Settings

The drive-to-last-shot factory-default setting is:

79DLS3P := 79LO3P

Three open-intervals are also set in the factory-default settings, resulting in last shot = 3. Any time the relay is in the lockout state (Relay Word bit 79LO3P = logical 1), the relay is driven to last shot if the shot counter is not already at a shot value greater than or equal to shot = 3:

79DLS3P := 79LO3P = Logical 1

Additional 79DTL Settings Example

To drive the relay to the Lockout State for fault current above a certain level when tripping (e.g., level of phase instantaneous overcurrent element 50P3), make settings similar to the following:

79DTL3P := TRIP3P AND 50P3 OR ...

Additionally, if the reclosing relay should go to the Lockout State for an underfrequency trip, make settings similar to the following:

79DTL3X := 81D1T OR ...

Other 79DTL/79DLS Settings Considerations

If no special drive-to-lockout or drive-to-last-shot conditions are desired, make the following settings:

79DTL := 0 set directly to logical 0

79DLS := 0 set directly to logical 0

With settings 79DTL and 79DLS inoperative, the relay still goes to the Lockout State and to last shot if an entire automatic reclose sequence is unsuccessful.

Overall, settings 79DTL or 79DLS are needed to take the relay to the Lockout State or to last shot for immediate circumstances.

Skip-Shot and Stall Open-Interval Timing Settings (79SKP and 79STL, Respectively)

The skip-shot setting 79SKP causes a reclose shot to be skipped. Thus, an open-interval time is skipped, and the next open-interval time is used instead.

If 79SKP = logical 1 at the instant of successful reclose initiation (see preceding discussion on settings 79RI and 79RIS), the relay increments the shot counter to the next shot and then loads the open-interval time corresponding to the new shot (see *Table 6.7*). If the new shot is the last shot, no open-interval timing takes place and the relay goes to the Lockout State if the circuit breaker is open.

After successful reclose initiation, open-interval timing does not start until allowed by the stall open-interval timing setting 79STL. If 79STL = logical 1, open-interval timing is stalled. If 79STL = logical 0, open-interval timing can proceed.

If an open-interval time has not yet started timing (79STL = logical 1 still), the 79SKP setting is still processed. In such conditions (open-interval timing has not yet started timing), if 79SKP = logical 1, the relay increments the shot counter to the next shot and then loads the open-interval time corresponding to the new shot (see *Table 6.7*).

If the open interval still does not start timing (it is still fully loaded for the given shot) and 79SKP is still asserted (79SKP = logical 1), then each subsequent processing interval (1/4 cycle), the shot counter will increment and

the corresponding open-interval time will be loaded for that shot, superseding any previously loaded open intervals. With the preceding being true, the shot counter increments from shot = 0 to shot = 1 the first processing interval, from shot = 1 to shot = 2 the second processing interval, and so forth until the last shot is reached.

If the new shot turns out to be the last shot, no open-interval timing takes place and the relay goes to the Lockout State if the circuit breaker is open (see *Going to the Lockout State*).

If the relay is in the middle of timing on an open interval and 79STL changes state to 79STL = logical 1, open-interval timing stops where it is. If 79STL changes state back to 79STL = logical 0, open-interval timing resumes where it left off. Use the OPTMN Relay Word bit to monitor open-interval timing (see *Monitoring Open-Interval and Reset Timing*).


Factory-Default 79SKP/79STL Settings Example

The skip-shot function factory-default setting is as follows:

79SKP3P := (51PT OR 51G1T) AND NOT LT04 AND (79SH3P < MV01)

MV01 := 2

Refer to *Figure 6.12*. In a typical distribution protection scenario, there are two trips on fast curves, followed by two trips on delay curves. These operations can be phase (51PT) or ground (51G1T) time-overcurrent elements. How elements 51PT and 51G1T each convert between fast and delay curve operation is covered in *Time-Overcurrent Elements on page 4.13*.



① See Figure 4.16 and Figure 4.22; ② Table 11.9; ③ Table G.1.

Figure 6.12 Factory-Default Skip-Shot Logic

If the fast curves are disabled (**FAST CURVE ENABLED** operator control turned off; LT04 = logical 0), we do not want four delay-curve trips (two additional delay-curve trips replacing the two disabled fast-curve trips). We only want the two remaining delay-curve trips, with their standard open interval between them (open interval 3, setting 79OI3). The logic in *Figure 6.12* (dramatized in *Figure 6.13*) accelerates the sequencing of the shot counter so that the third open interval is loaded after the first trip on a delay curve.

As shown in the *Figure 6.10* example of a standard reclose sequence:

- The first trip occurs and shot = 0 (and first open-interval time is then loaded)
- and the second trip occurs and shot = 1 (and the second open-interval time is loaded)

And it follows that the third open-interval (setting 79OI3) is loaded at the third trip, when shot = 2. So, to get the third open-interval loaded at the first trip rather than at the third trip, the shot counter has to be accelerated instantly from shot = 0 to shot = 2 (and then stop at shot = 2) at the time of the first trip. The comparison ($79SH3P < MV01$) at the bottom of *Figure 6.12* accomplishes this.

For *Figure 6.12*, math-variable setting MV01 is set to $MV01 := 2$, equal to the number of fast-curve trips. MV01 is compared to the reclosing relay shot counter, via analog output 79SH3P. Thus, if:

$$79SH3P < MV01 (= 2)$$

and the rest of the logic in *Figure 6.12* is true, then SELLOGIC setting 79SKP3P effectively equals logical 1 ($79SKP3P = \text{logical 1}$). With $79SKP3P = \text{logical 1}$, for the instant of the first trip, the shot counter increments from $79SH3P = 0$ to $79SH3P = 1$. The next processing interval (next quarter cycle), the overcurrent trip will still be on and the shot counter increments from $79SH3P = 1$ to $79SH3P = 2$. Now, the shot counter stops incrementing, because

$$79SH3P \geq MV01 (= 2)$$

With the shot = 2, the third open-interval (setting 79OI3) is then loaded and timed, as shown in *Figure 6.13*. If the number of fast-curve trips is changed, math-variable setting MV01 is likewise changed.




Figure 6.13 Skip-Shot Sequence

The stall open-interval timing factory setting is as follows:

$$79STL3P := \text{TRIP3P}$$

After successful reclose initiation, open-interval timing does not start as long as the trip condition is present (Relay Word bit TRIP3P = logical 1). As discussed previously, if an open-interval time has not yet started timing ($79STL3P = \text{logical 1}$ still), the 79SKP3P setting is still processed. Once the trip condition goes away (Relay Word bit TRIP3P = logical 0), open-interval timing can proceed.

OPEN INTERVAL TIMING STALLED TOO LONG?
If open interval timing is stalled too long by factory setting 79STL3P := TRIP3P, change the controlling minimum trip duration time setting TDURD. See Minimum Trip Duration Timer on page 5.7 for more detail.

Additional 79SKP Settings Example

With skip-shot factory-set as follows,

79SKP3P := 50P2 AND SH03P

if shot = 0 (Relay Word bit SH03P = logical 1) *and* phase current is above the phase instantaneous overcurrent element 50P2 threshold (Relay Word bit 50P2 = logical 1), at the instant of successful reclose initiation, the shot counter is incremented from shot = 0 to shot = 1. Then, open-interval 1 time (setting 79OI1) is skipped and the relay times on the open-interval 2 time (setting 79OI2) instead.

Table 6.9 Example Open-Interval Time Settings

Shot	Corresponding Relay Word Bit	Corresponding Open Interval	Open-Interval Time Setting
0	SH03P	79OI1	30 cycles
1	SH13P	79OI2	600 cycles

In Table 6.9, note that the open-interval 1 time (setting 79OI1) is a short time, while the following open-interval 2 time (setting 79OI2) is significantly longer. For a high-magnitude fault (greater than the phase instantaneous overcurrent element 50P2 threshold), open-interval 1 time is skipped and open-interval timing proceeds on the following open-interval 2 time. The longer open-interval time provides more time for the fault to dissipate (or the debris causing the fault to fall away from the line) and more equipment cooling time. Also, the skipped open interval reduces the number of potential reclosures back into the fault, thus reducing equipment stress.

Once the shot is incremented to shot = 1, Relay Word bit SH0 = logical 0 and then setting 79SKP3P = logical 0, regardless of Relay Word bit 50P2.

Additional 79STL Settings Example 1

If the SEL-651R-2 is used on a feeder with a line-side independent power producer (cogenerator), the utility should not reclose into a line still energized by an islanded generator. To monitor line voltage and block reclosing, connect a line-side single-phase potential transformer to a voltage channel on the SEL-651R-2 as shown in Figure 6.14.




Figure 6.14 Reclose Blocking for Islanded Generator

If the line is energized, an overvoltage element can be set to assert. Make a setting like the following:

79STL3P := 59ZA1 OR ...

If line voltage is present, Relay Word bit 59ZA1 asserts, stalling open-interval timing (reclose block). If line voltage is not present, Relay Word bit 59ZA1 deasserts, allowing open-interval timing to proceed unless some other set condition stalls open-interval timing.

Additional 79STL Settings Example 2

Refer to *Figure 6.8* and the accompanying setting example, showing an application for setting 79STL.

Other 79SKP/79STL Settings Considerations

If no special skip-shot or stall open-interval timing conditions are desired, make the following settings:

79SKP := **0** set directly to logical 0

79STL := **0** set directly to logical 0

Block-Reset Timing Setting (79BRS)

The block-reset timing setting 79BRS keeps the reset timer from timing. Depending on the reclosing relay state, the reset timer can be loaded with either reset time:

79RSD (Reset Time from Reclose Cycle)

or

79RSLD (Reset Time from Lockout)

Depending on how setting 79BRS is set, none, one, or both of these reset times can be controlled. If the reset timer is timing and then 79BRS asserts to:

79BRS = logical 1

reset timing is stopped and does not begin timing again until 79BRS deasserts to:

79BRS = logical 0

When reset timing starts again, the reset timer is fully loaded. Thus, successful reset timing has to be continuous. Use the RSTMN Relay Word bit to monitor reset timing (see *Monitoring Open-Interval and Reset Timing*).

Factory-Default 79BRS Settings Example

The block reset function is not enabled in the factory settings:

79BRS3P := **0** set directly to logical 0

Additional 79BRS Settings Example 1

The block reset timing setting is:

79BRS3P := **(51P OR 51G1) AND 79CY3P**

Relay Word bit 79CY3P corresponds to the Reclose Cycle State. The reclosing relay is in one of the three reclosing relay states at any one time (see *Figure 6.9* and *Table 6.5*).

When the relay is in the Reset or Lockout States, Relay Word bit 79CY3P is deasserted to logical 0. Thus, the 79BRS3P setting has no effect when the relay is in the Reset or Lockout States. When a circuit breaker is closed from lockout, there could be cold-load inrush current that momentarily picks up a time-overcurrent element (e.g., phase time-overcurrent element 51PT pickup

[51P] asserts momentarily). But, this assertion of pickup 51P has no effect on reset timing because the relay is in the Lockout State (79CY3P = logical 0). The relay will time immediately on reset time 79RSLD and take the relay from the Lockout State to the Reset State with no additional delay because 79BRS3P is deasserted to logical 0.

When the relay is in the Reclose Cycle State, Relay Word bit 79CY3P is asserted to logical 1. Thus, the factory-default 79BRS3P setting can function to block reset timing if time-overcurrent pickup 51P or 51G1 is picked up while the relay is in the Reclose Cycle State. This helps prevent repetitive “trip-reclose” cycling.

Additional 79BRS Settings Example 2

If the block-reset timing setting is:

79BRS3P := 51P OR 51G1

then reset timing is blocked if time-overcurrent pickup 51P or 51G1 is picked up, regardless of the reclosing relay state.

Sequence-Coordination Setting (79SEQ)

The sequence-coordination setting 79SEQ keeps the SEL-651R-2 in step with a downstream recloser in a sequence-coordination scheme. Sequence coordination prevents overreaching SEL-651R-2 overcurrent elements from tripping for faults beyond the downstream recloser. This is accomplished by incrementing the shot counter and supervising overcurrent elements with resultant shot-counter elements.

In order for sequence-coordination setting 79SEQ to increment the shot counter, both the following conditions must be true:

- No trip present (Relay Word bit TRIP = logical 0)
- Circuit breaker closed (SELOGIC control equation setting 52A = logical 1, effectively)

Sequence-coordination setting 79SEQ is usually set with some overcurrent element pickups. If the above two conditions are both true and a set overcurrent element pickup asserts for at least 1.25 cycles and then deasserts, the shot counter increments by one count. This assertion / deassertion indicates that a downstream device (e.g., downstream recloser—see *Figure 6.15*) has operated to clear a fault. Incrementing the shot counter keeps the SEL-651R-2 in step with the downstream device, as is shown in *Additional 79SEQ Settings Example 1* and *Additional 79SEQ Settings Example 2*.

Every time a sequence-coordination operation occurs, the shot counter is incremented and the reset timer is loaded up with reset time 79RSD. Sequence coordination can increment the shot counter beyond last shot, but no further than shot = 4. The shot counter returns to shot = 0 after the reset timer times out. Reset timing is subject to previously discussed SELOGIC control equation setting 79BRS.

Sequence-coordination operation does not change the reclosing relay state. For example, if the relay is in the Reset State and there is a sequence-coordination operation, it remains in the Reset State.

Factory-Default 79SEQ Settings Example

Sequence coordination is not enabled in the factory settings:

79SEQ3P := 0

Additional 79SEQ Settings Example 1

With sequence-coordination setting:

79SEQ3P := 79RS3P AND 51P

sequence coordination is operable only when the SEL-651R-2 is in the Reset State (79RS3P = logical 1). Refer to *Figure 6.15* and *Figure 6.16*

NOTE: This example portrayed in *Figure 6.15* and *Figure 6.16* only shows operation with phase overcurrent elements. Sequence coordination can also work with ground overcurrent elements (e.g., add a ground time-overcurrent element pickup to the sequence-coordination setting:
79SEQ3P := 79RS3P AND (51P OR 51G1).

Assume that the downstream recloser is set to operate twice on the fast curve and then twice on the delay curve. The delay curve is allowed to operate after two fast-curve operations because the fast curves are then inoperative for tripping. The SEL-651R-2 fast curve is coordinated with the downstream recloser fast curve. The SEL-651R-2 delay curve is coordinated with the downstream recloser delay curve. How phase time-overcurrent element 51PT converts between fast and delay curve operation is covered in *Time-Overcurrent Elements on page 4.13*.




Figure 6.15 Sequence Coordination Between the SEL-651R-2 Recloser Control and a Downstream Recloser

- ① Fault occurs beyond downstream recloser.
- ② Fault cleared by downstream recloser fast curve.

- ③ Downstream recloser recloses into fault.
- ④ Fault cleared by downstream recloser delay curve.




Figure 6.16 Operation of SEL-651R-2 Shot Counter for Sequence Coordination With Downstream Recloser (Additional 79SEQ Settings Example 1)

If the SEL-651R-2 is in the Reset State ($79RS3P = \text{logical 1}$) and then a permanent fault beyond the downstream recloser occurs (fault current IF in *Figure 6.15*), the downstream recloser fast curve operates to clear the fault. The SEL-651R-2 also sees the fault. The phase time-overcurrent pickup 51P asserts and then deasserts without tripping, incrementing the SEL-651R-2 shot counter from:

shot = 0 to shot = 1

When the downstream recloser recloses, its fast curve operates again to clear the fault. The SEL-651R-2 also sees the fault again. The phase time-overcurrent pickup 51P asserts and then deasserts without tripping, incrementing the SEL-651R-2 shot counter from:

shot = 1 to shot = 2

At shot = 2, the SEL-651R-2 now operates on its delay curve, instead of its fast curve. This keeps the SEL-651R-2 in step with the downstream recloser, which now also operates on its delay curve, after two operations on its fast curve. If the fast curve was still active in the SEL-651R-2 for $\text{shot} \geq 2$, it would overtrip for the fault beyond the downstream recloser (the SEL-651R-2 fast curve would operate before the downstream recloser delay curve).

Figure 6.16 shows the continuing operation of the sequence-coordination logic and subsequent incrementing of the shot counter to shot = 3 and shot = 4. The shot counter returns to shot = 0 after the reset timer (loaded with reset time 79RSD) times out.

Additional 79SEQ Settings Example 2

Review preceding Example 1.

The following example limits sequence-coordination shot-counter incrementing. Assume that the downstream recloser in *Figure 6.15* is set to operate twice on its fast curve and then twice on its delay curve for faults beyond it. Assume that the SEL-651R-2 is set to operate only once on its fast curve and then twice on its delay curve for faults between the SEL-651R-2 and the downstream recloser.

If the SEL-651R-2 sequence-coordination setting is:

79SEQ3P := 79RS3P AND 51P

and there is a permanent fault beyond the downstream recloser, the shot counter of the SEL-651R-2 will increment all the way to shot = 4 (see *Figure 6.16*). If there is then a coincident fault between the SEL-651R-2 and the downstream recloser, the SEL-651R-2 will trip and go to the Lockout State. Any time the shot counter is at a value equal to or greater than last shot (last shot = 2, in this case) and the SEL-651R-2 trips, it goes to the Lockout State.

To avoid this problem, make the following sequence-coordination setting (refer to *Figure 6.17*):

79SEQ3P := 79RS3P AND 51P AND SH03P

- ① Fault occurs beyond downstream recloser.
- ② Fault cleared by downstream recloser fast curve.
- ③ Downstream recloser recloses into fault.
- ④ Fault cleared by downstream recloser delay curve.




Figure 6.17 Operation of SEL-651R-2 Shot Counter for Sequence Coordination With Downstream Recloser (Additional 79SEQ Settings Example 2)

If the SEL-651R-2 is in the Reset State ($79RS3P = \text{logical 1}$) with the shot counter reset (shot = 0; $SH03P = \text{logical 1}$) and then a permanent fault beyond the downstream recloser occurs (fault current I_F in *Figure 6.15*), the downstream recloser fast curve operates to clear the fault. The SEL-651R-2 also sees the fault. The phase time-overcurrent pickup $51P$ asserts and then deasserts without tripping, incrementing the relay shot counter from:

$$\text{shot} = 0 \text{ to shot} = 1$$

Now the SEL-651R-2 cannot operate on its fast curve because the shot counter is at shot = 1; it is now operating on its delay curve.

The downstream recloser continues to operate for the permanent fault beyond it, but the SEL-651R-2 shot counter does not continue to increment. Sequence-coordination setting $79SEQ3P$ is effectively disabled by the shot counter incrementing from shot = 0 ($SH03P = \text{logical 1}$) to shot = 1 ($SH03P = \text{logical 0}$).

$$79SEQ3P := \mathbf{79RS3P \text{ AND } 51P \text{ AND } SH03P}$$

The shot counter stays at shot = 1.

Thus, if there is a coincident fault between the SEL-651R-2 and the downstream recloser, the SEL-651R-2 will operate on delay curve and then reclose once, instead of going straight to the Lockout State (shot = 1 < last shot = 2).

As stated earlier, the reset-time setting $79RSD$ takes the shot counter back to shot = 0 after a sequence-coordination operation increments the shot counter. Make sure that reset-time setting $79RSD$ is set long enough to maintain the shot counter at shot = 1 as shown in *Figure 6.17*.

Reclose Supervision Setting (79CLS)

See *Reclose Supervision Logic* on page 6.10.

This page intentionally left blank

Section 7

SELOGIC Control Equation Programming

Functions use operands (inputs) and operators to generate outputs. Complex functions are created by using the outputs of several functions as operands in the new function.

Embedded relay functions such as protection elements, tripping and closing logic, and event report triggering use logic built into the SEL-651R-2. In some cases, these embedded functions can be customized because they include SELOGIC control equations as inputs. The outputs of these functions and equations are generally made available as Relay Word bits. Each function and equation is discussed in the appropriate protection, control, and monitoring section.

Custom functions may be constructed with SELOGIC control equations by using operands such as SELOGIC variables and embedded relay functions.

NOTE: All SELOGIC control equations must be set to NA, 0, 1, a single Relay Word bit, or a combination of Relay Word bits.

This section describes use of SELOGIC control equation programming to customize relay operation and automate substations. This section covers the following topics:

- SELOGIC control equation operands
- SELOGIC control equation operators
- SELOGIC control equation functions

SELOGIC Control Equation Capacity

SELOGIC control equation available capacity is a measure of remaining execution capacity and settings storage capacity. For maximum efficiency, use parentheses only when necessary and set unused equations to NA rather than 0 or 1.

Each SELOGIC control equation has a 15-operand maximum. Use a SELOGIC control equation variable (SV01–SV64) as an intermediate setting step if more operands are required.

Because the relay executes the logic at a deterministic interval, there is a limit to the amount of SELOGIC control equation programming that the relay can execute. Rather than limit parameters to guarantee that an application does not exceed the maximum processing requirements, the relay measures and calculates the available capacity when SELOGIC control equations are entered. The relay will not allow entry of programming that will cause the relay to be unable to complete all SELOGIC control equations each processing interval. The relay calculates capacities based on the total amount of SELOGIC control equation programming executed in Global, Group, Logic, and several other settings areas.

Use the **STATUS S** command to view available execution capacity and settings storage.

SELogic Control Equation Operands

Outputs from embedded relay functions are generally available for use as operands in SELogic control equations. Some analog values are available as operands as well. Use these operands to customize the operation of your SEL-651R-2 and use the SEL-651R-2 to automate substation operation. The operands available for use in SELogic control equations are summarized in *Table 7.1*.

Table 7.1 Summary of SELogic Control Equation Operands

Operand Type	Relay Word Bit Operands
Constants	0, 1
Inputs	Status Inputs, Optoisolated Inputs
Inputs	Local Bits (see <i>Section 11: Front-Panel Operations</i>)
Inputs	Remote Bits (see <i>Section 10: Communications</i>)
Inputs	Receive MIRRORED BITS (see <i>Appendix D: MIRRORED BITS Communications</i>)
Inputs	Virtual Bits (see <i>Appendix L: IEC 61850</i>)
Elements	Protection and Control Elements (see <i>Section 4: Protection Functions</i>)
Functions	Variables/Timers, Latch Bits, Counters
Outputs	Trip and Close Outputs, Contact Outputs
Outputs	Transmit MIRRORED BITS (see <i>Appendix D: MIRRORED BITS Communications</i>)
Analog	Received, Measured, or Calculated Analog Values

Relay Word Bits

Data within the relay are available for use in SELogic control equations. Relay Word bits include received digital values including optoisolated inputs, control bits, and remote bits. They also include calculated digital values such as SELogic control equation variables, SELogic control equation functions, and protection and control elements. *Appendix F: Relay Word Bits* contains a list of Relay Word bits available within the SEL-651R-2.

Analog Quantities

Analog quantities are analog values within the relay, including set, measured, and calculated values. The SELogic column in *Table G.1* contains a list of analog quantities available for SELogic expressions within the SEL-651R-2. See *Analog Comparators and Checks on page 7.6* for more details.

SELogic Control Equation Operators

Use the analog comparators to create a Boolean result from an analog value, and Boolean operators to combine values with a resulting Boolean value. Edge-trigger operators provide a pulse output. Combine the operators and operands to form statements that evaluate complex logic. *Table 7.2* contains a summary of operators available in the SEL-651R-2.

Operator Precedence

When you combine several operators and operands within a single expression, the SEL-651R-2 evaluates the operators from left to right starting with the highest precedence operators working down to the lowest precedence. If you write an equation with three AND operators, for example SV01 AND SV02

AND SV03, each AND will be evaluated individually from left to right. If you substitute NOT SV04 for SV03 in the previous example, resulting in SV01 AND SV02 AND NOT SV04, the relay evaluates the NOT operation of SV04 first and uses the result in subsequent evaluation of the expression. Operator precedence is shown in *Table 7.2*.

Table 7.2 Operator Precedence


Operator	Description
()	Parenthesis
NOT	Boolean Complement
R_TRIG	Rising Edge Trigger
F_TRIG	Falling Edge Trigger
<, >, <=, >=	Analog Comparison
=	Analog Equality Check
\diamond	Analog Inequality Check
AND	Boolean AND
OR	Boolean OR

Parentheses Operators

Use paired parentheses to control the execution order of operations in a SELOGIC control equation. Use as many as 14 nested sets of parentheses in each SELOGIC control equation. The relay calculates the result of the operation on the innermost pair of parentheses first and then uses this result with the remaining operations.

NOT Operator

Use the NOT operator to invert a Boolean value. Create a NOT function using the NOT operator. This function would be described mathematically by the equation $f(A) = \text{NOT } A$ and graphically by the following IEEE symbol:



AND Operator

Use AND to combine two Boolean values according to the truth table shown in *Table 7.3*.

Table 7.3 AND Operator Truth Table

Value A	Value B	A AND B
0	0	0
0	1	0
1	0	0
1	1	1

Create an AND function using the AND operator. This function would be described mathematically by the equation $f(A,B) = A \text{ AND } B$ and graphically by the following IEEE symbol:




OR Operator

Use OR to combine two Boolean values according to the truth table shown in *Table 7.4*.

Table 7.4 OR Operator Truth Table

Value A	Value B	A OR B
0	0	0
0	1	1
1	0	1
1	1	1

Create an OR function using the OR operator. This function would be described mathematically by the equation $f(A,B) = A \text{ OR } B$ and graphically by the following IEEE symbol:



R_TRIG Operator

R_TRIG is a time-based function that creates a pulse when a rising edge is detected, as shown in *Figure 7.1*. Use R_TRIG to sense when a value changes from logical 0 to logical 1 and take action only after the value changes state.

R_TRIG applies to individual Relay Word bits only, not to groups of elements within parentheses. For example, the SELogic control equation event report generation setting uses several rising-edge operators:

ER := R_TRIG 51P OR R_TRIG 51G1 OR R_TRIG OUT103

When a logical 0 to logical 1 transition of ER is detected, the SEL-651R-2 generates an event report (if the relay is not already generating a report that encompasses the new transition). The rising-edge operators in the ER equation enable detection of each individual transition.

Suppose a ground fault occurs and a breaker failure condition finally results. *Figure 7.1* demonstrates the action of the rising-edge operator R_TRIG on the individual elements in setting ER.




Figure 7.1 Rising Edge Operator Example

Note in *Figure 7.1* that setting ER detects three separate rising edges, because of the application of rising-edge operators R_TRIG. The rising edge operator R_TRIG in front of a Relay Word bit detects this logical 0 to logical 1 transition as a rising edge and as a result asserts to logical 1 for one processing interval. The assertions of 51G1 and 51P are close enough that they will be on the same event report (generated by 51G1 asserting first). The assertion of OUT103 for a breaker failure condition is some appreciable time later and will generate another event report, if the first event report capture has ended when OUT103 asserts.

If the rising-edge operators R_TRIG were not applied and setting ER was:

ER := 51P OR 51G1 OR OUT103

the ER setting would not detect the assertion of OUT103, because 51G1 and 51P would continue to be asserted at logical 1.

F_TRIG Operator

F_TRIG is a time-based function that creates a pulse when a falling edge is detected, as shown in *Figure 7.2*. Use F_TRIG to sense when a value changes from logical 1 to logical 0 and take action only after the value changes state.

The argument of an F_TRIG statement must be a single Relay Word bit within the SEL-651R-2. An example of the relay detecting a falling edge of a calculated quantity is shown in *Figure 7.2*.

For example, suppose the SELOGIC control equation event report generation setting is set with the detection of the falling edge of an underfrequency element:

ER := ... OR F_TRIG 81D1T

When frequency goes above the corresponding pickup level 81D1P, Relay Word bit 81D1T deasserts and an event report is generated (if the relay is not already generating a report that encompasses the new transition). This allows a recovery from an underfrequency condition to be observed. *Figure 7.2* demonstrates the action of the falling edge operator F_TRIG on the underfrequency element in setting ER.




Figure 7.2 Falling Edge Operator Example

Analog Comparators and Checks

The $<$, $>$, \leq , \geq comparator operators in *Table 7.2* are generally used to determine states to drive a sequence of actions. Use the = check operator to check whether an integer value is equal to another integer value. Do not use the = check operator for noninteger values, because it is unlikely that they will ever be equal.

Math variables (MV01–MV64) provide storage locations for constants that may be used in analog comparisons. The values in these storage locations may be changed but the SEL-651R-2 does not support mathematical operands and functions on these or any other analog value. See *Figure 6.12* for an example of how a mathematical variable can be used.

Application of SELogic expressions involving analog quantities requires an understanding of processing rates, as more than one processing rate is involved. While the relay elements and logic (*Table 7.11*) are processed every 1/4 cycle, analog quantities are not processed at the same rate. Refer to the note at the end of *Table G.1* that discusses processing rates of analog quantities available for SELogic. The following two examples can help in understanding processing rates and applying analog quantities in SELogic expressions.

Example 1

With the following settings, a SELogic variable is programmed to indicate a no-load condition on A-phase, by using analog quantity IA:

```
CTR := 1000
SV01 := IA < 20 (primary current)
```

The no-load condition can also be detected by using load detection logic (see *Figure 5.6*):

```
50LP := 0.02 (secondary current)
SV02 := NOT 50LA
```

Table G.1 shows that analog quantity IA is processed about every 0.5 seconds. Hence, analog quantity IA is updated about every 0.5 seconds. Such fundamental metering quantities are averaged quantities, which helps eliminate chattering conditions. This averaging takes place over the preceding processing interval time.

Analog quantity IA (used in the SV01 comparison) is processed about every 0.5 seconds, while protection quantity IA (embedded in element 50LA, which is used in the SV02 logic) is processed every 1/4 cycle. Because of the

difference in IA current processing rates, resultant Relay Word bits SV01 and SV02 cannot assert at the same time, even though respective SELOGIC variable settings SV1 and SV2 are processed every 1/4 cycle (see *Figure 7.4*).




Figure 7.3 Operation Time Comparison of Analog Quantity IA and Protection Quantity IA for a No-Load Condition on A-Phase

A no-load condition occurs on A-phase at about $t = 0.22$ seconds in *Figure 7.3*. Current IA (protection quantity) falls lower than 20 A primary at essentially the same time and SV02 asserts, as 50LA deasserts within a couple of cycles (see *Figure 4.9* and *Figure 5.6*).

In *Figure 7.3*, analog quantity IA is not processed until $t = 0.30$ seconds. For the preceding 0.5 seconds, actual IA current has been at 55 A primary for most of the time, except for about the last 0.08 seconds ($= 0.30 - 0.22$). Thus, at $t = 0.30$ seconds, updated analog quantity IA is closer to 55 A primary than it is to 0 A.

When analog quantity IA is next updated at $t = 0.8$ seconds, actual IA current has been at 0 A primary for the entire preceding 0.5 seconds. Thus, at $t = 0.80$ seconds, updated analog quantity IA is 0 A. Once the analog quantity IA is updated, SELOGIC equation SV01 asserts right away, as it is processed every 1/4 cycle.

If the no-load application is just for signaling, then the analog quantity IA approach is probably adequate, using resultant Relay Word bit output SV01.

But, if faster protection-type response is needed, then the IA (protection quantity) approach is probably the way to go, using resultant Relay Word bit output SV02 (or follow-on time-qualified Relay Word bit output SV02T; see *Figure 7.4*).

Example 2

Use the analog comparators to create your own schemes. Monitor the current (IA, IB, IC) harmonics on your system by creating a THD (total harmonic distortion) SCADA system alarm that you may use to initiate the retrieval of harmonic meter data. The following equation is an example of how to implement this alarm.

SV33 := (IAHT >= 20) OR (IBHT >= 20) OR (ICHT >= 20)

Comments

NOTE: Comments may be entered in upper- or lowercase letters. The comments will always be displayed in uppercase letters.

The pound symbol (#) is used as a comment operator. All characters entered after the # will be treated as text instead of logic.

SELOGIC control equation comments are very powerful tools for documenting and clarifying programming. Even programming that is well understood during installation and commissioning should have comments to help with any modifications needed later. These comments are stored in the SEL-651R-2.

SELOGIC Control Equation Functions

Variables/Timers

The SEL-651R-2 has sixty-four (64) SELOGIC control equation variables/timers. Each SELOGIC control equation variable/timer has a SELOGIC control equation setting input and variable/timer outputs as shown in *Figure 7.4*.

These timers have pickup and dropout time settings (SV_nPU and SV_nDO, n = 01 through 64).




Figure 7.4 SELogic Control Equation Variables/Timers

If power (main supply and battery backup) to the SEL-651R-2 is lost, settings are changed for the active settings group, or the active settings group is changed, the SELOGIC control equation variables/timers are reset. Relay Word bits SV_n and SV_nT (n = 01–64) are reset to logical 0 and corresponding timer settings SV_nPU and SV_nDO are reloaded after power restoration, settings change, or active settings group switch.

Example 1

In the SELOGIC control equation settings, a SELOGIC control equation timer can be used for a simple breaker failure scheme:

SV02 := TRIP3P

The TRIP3P Relay Word bit is run through a timer for breaker failure timing. Timer pickup setting SV02PU is set to the breaker failure time (SV02PU := 12.00 cycles). Timer dropout setting SV02DO is set for a 2-cycle dropout (SV02DO := 2.00 cycles). The output of the timer (Relay Word bit SV02T) operates output contact OUT103.

OUT103 := SV02T

Example 2

Another application idea is dedicated breaker failure protection (see *Figure 7.5*):

```
SV06 := IN101 # breaker failure initiate
SV07 := (SV07 OR IN101) AND (50P1 OR 50G1)
OUT101 := SV06T # retrip
OUT102 := SV07T # breaker failure trip
```




Figure 7.5 Dedicated Breaker Failure Scheme Created With SELOGIC Control Equation Variables/Timers

Note that the above SELOGIC control equation setting SV07 creates a seal-in logic circuit (as shown in *Figure 7.5*) by virtue of SELOGIC control equation setting SV07 being set equal to Relay Word bit SV07 (SELOGIC control equation variable SV07):

$$\text{SV07} := (\text{SV07 OR IN101}) \text{ AND } (\text{50P1 OR 50G1})$$

Optoisolated input IN101 functions as a breaker failure initiate input. Phase instantaneous overcurrent element 50P1 and ground instantaneous overcurrent element 50G1 function as fault detectors.

Timer pickup setting SV06PU provides retrip delay, if desired, but can also be set to zero. Timer dropout setting SV06DO holds the retrip output (output contact OUT101) closed for extra time, if needed, after the breaker failure initiate signal (IN101) deasserts.

Timer pickup setting SV07PU provides breaker failure timing. Timer dropout setting SV07DO holds the breaker failure trip output (output contact OUT102) closed for extra time, if needed, after the breaker failure logic unlatches (fault detectors 50P1 and 50G1 dropout).

Note that *Figure 7.5* suggests the option of having output contacts OUT103 and OUT104 operate as additional breaker failure trip outputs. To do this make the following SELOGIC control equation settings:

```
OUT103 := SV07T # breaker failure trip
OUT104 := SV07T # breaker failure trip
```

Example 3

The seal-in logic circuit in the dedicated breaker failure scheme in *Figure 7.5* can be removed by changing the SELOGIC control equation setting SV07 to:

```
SV07 := IN101 AND (50P1 OR 50G1)
```

If the seal-in logic circuit is removed, optoisolated input IN101 (breaker failure initiate) has to be continually asserted for a breaker failure time-out.

Timer Reset Conditions

The SELogic control equation variables/timers are reset to logical 0 if any of the following occur: power to the relay is lost, settings are changed for the active settings group, or the active settings group is changed. When Relay Word bits SV n and SV nT ($n = 01\text{--}64$) are reset to logical 0, corresponding timer settings SV nPU and SV nDO load up again.

Preceding *Figure 7.5* shows an effective seal-in logic circuit, created by use of Relay Word bit SV07 (SELogic control equation variable SV07) in SELogic control equation SV07:

$$\text{SV07} := (\text{SV07 OR IN101}) \text{ AND } (\text{50P1 OR 50G1})$$

↑ ↑

The seal-in logic circuit is broken by Relay Word bit SV07 being reset to logical 0 if any of the following occur: power to the relay is lost, settings are changed for the active settings group, or the active settings group is changed. Relay Word bit SV07T is also reset to logical 0 and timer settings SV07PU and SV07DO load up again. The inputs into this logic (IN101, 50P1, and 50G1) are then re-evaluated.

Latch Bits

Latch control switches (Latch Bits are the outputs of these switches) replace traditional latching relays. Traditional latching relays maintain their output contact state. The SEL-651R-2 latch control switches retain their state even when power to the relay is lost. If the latch control switch is set to a programmable output contact and power to the relay is lost, the state of the latch control switch is stored in nonvolatile memory, but the output contact will go to its de-energized state. When power to the relay is restored, the programmable output contact will go back to the state of the latch control switch after relay initialization.

Traditional latching relay output contact states are changed by pulsing the latching relay inputs (see *Figure 7.6*). Pulse the set input to close (set) the latching relay output contact. Pulse the reset input to open (reset) the latching relay output contact. Often the external contacts wired to the latching relay inputs are from remote control equipment (e.g., SCADA, RTU).





Figure 7.6 Traditional Latching Relay

Thirty-two latch control switches in the SEL-651R-2 provide latching relay functionality (see *Latch Bits Set/Reset SELogic Equations on page SET.47*).

**Figure 7.7 Latch Control Switches Drive Latch Bits LT01 Through LT32**

The output of the latch control switch in *Figure 7.7* is a Relay Word bit LT_n ($n = 01\text{--}32$), called a latch bit. The latch control switch logic in *Figure 7.7* repeats for each latch bit $LT_{01}\text{--}LT_{32}$. Use these latch bits in SELOGIC control equations.

These latch control switches each have the following SELOGIC control equation settings:

SET_n (set latch bit LT_n to logical 1)

RST_n (reset latch bit LT_n to logical 0)

If setting SET_n asserts to logical 1, latch bit LT_n asserts to logical 1. If setting RST_n asserts to logical 1, latch bit LT_n deasserts to logical 0. If both settings SET_n and RST_n assert to logical 1, setting RST_n has priority and latch bit LT_n deasserts to logical 0.

Latch Bits: Application Ideas

Latch control switches can be used for such applications as:

- Reclosing relay enable/disable
- Ground relay enable/disable
- Sequence coordination enable/disable

Latch control switches can be applied to almost any control scheme. The following is an example of using a latch control switch to enable/disable the reclosing relay in the SEL-651R-2.

Example: Reclosing Relay Enable/Disable Setting

Use a latch control switch to enable/disable the reclosing relay in the SEL-651R-2. In this example, a SCADA contact is connected to optoisolated input IN104 as shown in *Figure 7.8*. Use a Remote Bit or Local Bit instead of an input if your application warrants it.

If the reclosing relay is enabled and the SCADA contact is pulsed, the reclosing relay is then disabled. If the SCADA contact is pulsed again, the reclosing relay is enabled again. Each pulse of the SCADA contact changes the state of the reclosing relay. The control operates in a cyclic manner. The SCADA contact is not maintained, just pulsed to enable/disable the reclosing relay.




Figure 7.8 SCADA Contact Pulses Input IN104 to Enable/Disable Reclosing Relay

This reclosing relay logic is implemented in the following SELogic control equation settings and is displayed in *Figure 7.9*. Note that the figure includes an extra timer that is not included in the settings. This timer will be used in the next example. *Figure 7.10* shows the timing for this example.

SET01 := (R_TRIG IN104) AND (NOT LT01)

RST01 := (R_TRIG IN104) AND LT01

79DTL3P := NOT LT01




Figure 7.9 Single Input to Enable/Disable Reclosing




Figure 7.10 Latch Control Switch Operation Time Line

A variation of the previous example adds more security by adding a timer with equal pickup/dropout times as shown in *Figure 7.9*. Suppose that SV06PU and SV06DO are both set to 300 cycles. Then the SV06T timer keeps the state of latch bit LT01 from being able to be changed at a rate faster than once every 300 cycles (5 seconds). *Figure 7.11* shows the timing for this example.

```
SV06 := LT01
SET01 := (R_TRIG IN104) AND (NOT SV06T)
RST01 := (R_TRIG IN104) AND SV06T
79DTL3P := NOT LT01
```

Note that in *Figure 7.9* the latch control switch output (latch bit LT01) uses feedback for SELOGIC control equation settings SET01 and RST01. The feedback of latch bit LT01 determines whether input IN104 operates the SET01 or RST01 input. If latch bit LT01 = logical 0, input IN104 operates SET01 (set latch bit LT01). If latch bit LT01 = logical 1, input IN104 operates RST01 (reset latch bit LT01).




Figure 7.11 Latch Control Switch (With Time-Delay Feedback) Operation Time Line

Latch Bits: Nonvolatile State

Power Loss

The states of the latch bits (LT01–LT32) are retained if power to the relay is lost and then restored. If a latch bit is asserted (e.g., LT02 = logical 1) when power is lost, it is asserted (LT02 = logical 1) when power is restored. If a latch bit is deasserted (e.g., LT03 = logical 0) when power is lost, it is deasserted (LT03 = logical 0) when power is restored. This feature makes the latch bit feature behave the same as traditional latching relays. In a traditional installation, if power is lost to the panel, the latching relay output contact position remains unchanged.

Note: If a latch bit is set to a programmable output contact, such as OUT103 := LT02, and power to the relay is lost, the state of the latch bit is stored in nonvolatile memory but the output contact will go to its de-energized state. When power to the relay is restored, the programmable output contact will go back to the state of the latch bit after relay initialization.

Settings Change or Active Settings Group Change

If individual settings are changed (for the active settings group or one of the other settings groups) or the active settings group is changed, the states of the latch bits (Relay Word bits LT01–LT32) are retained, much like in the preceding *Power Loss* explanation.

If individual settings are changed for a settings group other than the active settings group, there is no interruption of the latch bits (the relay is not momentarily disabled).

If the individual settings change or an active settings group change causes a change in SELOGIC control equation settings SET n or RST n ($n = 01\text{--}32$), the retained states of the latch bits can be changed, subject to the newly enabled settings SET n or RST n .

Enable Setting ELAT and Its Effect on Latch Bit Settings and Outputs

Presume ELAT := 2 and latch bit LT02 is asserted to logical 1 (because of the normal operation of corresponding settings SET02 and RST02). If ELAT is then changed to ELAT := 1, or N (settings SET02 and RST02 are no longer available for setting and are internally set: SET02 := NA, RST02 := NA), then latch bit LT02 retains the state it had before the settings change (LT02 remains asserted to logical 1). If ELAT is next changed back to ELAT := 2 (settings SET02 and RST02 are available again, but come forth set: SET02 := NA, RST02 := NA), then latch bit LT02 still retains the state it had before the settings change (LT02 remains asserted to logical 1). If settings SET02 and RST02 are then changed, latch bit LT02 can then change state, because of the normal operation of these corresponding settings.

Make Latch Control Switch Settings With Care

The latch bit states are stored in nonvolatile memory so they can be retained during power loss, settings change, or active settings group change. The nonvolatile memory is rated for a finite number of writes for all cumulative latch bit state changes. Exceeding the limit can result in a FLASH self-test failure. **An average of 70 cumulative latch bit state changes per day can be made for a 25-year relay service life.**

This requires that SELOGIC control equation settings SET n and RST n for any given latch bit LT n ($n = 01\text{--}32$) be set with care. Settings SET n and RST n must not result in continuous cyclical operation of latch bit LT n . Use timers to qualify conditions set in settings SET n and RST n . If any optoisolated inputs IN101–IN107 are used in settings SET n and RST n , the inputs have their own debounce timer that can help in providing the necessary time qualification.

In the preceding reclosing relay enable/disable example application (see *Figure 7.8*), the SCADA contact cannot be asserted/deasserted continuously, which would cause latch bit LT01 to change state continuously. Note that the rising-edge operators in the SET01 and RST01 settings keep latch bit LT01 from cyclically operating for any single assertion of the SCADA contact.

Counters

SELOGIC control equation counters are up- or down-counting elements. These counters conform to the standard counter function block in IEC 1131-3 First Edition 1993-03 International Standard for Programmable Controllers—Part 3: Programming Languages, as shown by the symbol in *Figure 7.12*.




Figure 7.12 Up/Down Counters

Table 7.5 describes the Boolean input settings, counter value setting, and Boolean outputs of the counters. Sixteen counters are available, $n = 01\text{--}16$. See *SELOGIC Counter Settings* on page SET.55.

Table 7.5 Counter Inputs and Outputs

Name	Type	Description
SCnLD	Active High Input	Load counter with the preset value (follows SELOGIC setting)
SCnPV	Input Value	This Preset Value is loaded when SCnLD pulsed. This Preset Value is used as a maximum count in the SCnQU comparison (follows SELogic setting)
SCnCU	Rising-Edge Input	Count Up increments the counter (follows SELOGIC setting)
SCnCD	Rising-Edge Input	Count Down decrements the counter (follows SELOGIC setting). The counter freezes if set to NA. See NOTE under <i>SELOGIC Counter Settings</i> on page SET.55.
SCnR	Active High Input	Reset counter to zero (follows SELOGIC setting).
SCnQU	Active High Output	This Q Up output asserts when the Preset Value (maximum count) is reached ($SCn = SCnPV, n = 01 \text{ to } 16$).
SCnQD	Active High Output	This Q Down output asserts when the counter is equal to zero ($SCn = 0, n = 01 \text{ to } 16$).
SCn	Output Value	This counter output is an analog value that may be used with analog comparison operators in a SELOGIC control equation, or viewed with the COUNTER command.

Viewing Counters

The serial port command **COUNTER** displays the present value of SC01–SC16 (see *COUNTER Command (View SELOGIC Counters)* on page 10.47).

Counters: Application Ideas

Counters can be used for such applications as:

- Keeping track of a tap-changer position
- Switching and cycling of a capacitor bank
- Peak shaving with control of on-site generation

Examples

Example 7.1 illustrates how to use the SELogic control equation counters to limit the demand by starting an on-site 60 Hz diesel generator.

EXAMPLE 7.1

When the three-phase demand is greater than 100 kW for greater than 10 minutes, the diesel generator should start to pick up load. The generator should be started in 5 minutes when demand is greater than 125 kW. Also, if the demand is greater than 150 kW, the diesel generator should start immediately.

Figure 7.13 shows the logic required to create the 10-second periodic waveforms R_TRIG SV10 and F_TRIG SV10 shown in Figure 7.14. One periodic waveform is used to increment a counter when the three-phase power is above the 3PWR1 power element pickup (3PWR1P set equivalent to 100 kW primary) and both periodic waveforms are used when the three-phase power is above the 3PWR2 power element pickup (3PWR2P set equivalent to 125 kW primary). The R_TRIG SV10 waveform is used to decrement the counter when the three-phase power is below both thresholds.




Figure 7.13 SELogic Variable SV10 Timing Logic Used in Example 7.1




Figure 7.14 SELogic Variable SV10 Timer Output

Make the following settings to implement this function:

SV10PU := **300.00**

SV10DO := **300.00**

SV10 := **NOT SV10T** 10 second period

ESC := **1** enable one counter

ESV := **10** enable ten (or more) timers

SCO1PV := **60** maximum counter value

SCO1R := **IN101** disable the starting of the generator if desired (reset counter to zero)

SCO1LD := **IN102 OR 3PWR3** start the generator immediately (set counter to maximum value; 3PWR3 asserts at the equivalent of 150 kW primary)

SCO1CU := **R_TRIG SV01 AND 3PWR1 OR F_TRIG SV01 AND 3PWR2** increment counter SC01, faster when the demand is higher than 125 kW (3PWR1 asserts at the equivalent of 100 kW primary; 3PWR2 asserts at the equivalent of 125 kW primary)

SCO1CD := **R_TRIG SV01 AND NOT 3PWR1** decrement counter SC01 when the demand is below 100 kW

OUT102 := **(SCO1 > 48)** warning that diesel generator is about to start

OUT101 := **SCO1QU** start generator signal

Settings for three-phase power elements 3PWR1, 3PWR2, and 3PWR3 are found in Table 4.36.

Because demands are slow-changing values, it does not make sense to check them continuously. The ten-second period makes the SV10T preset value setting easier to determine.

$$\text{Preset Value} = \frac{10 \text{ minutes} \cdot 60 \text{ s/minute}}{10 \text{ s/count}} = 60 \text{ counts}$$

Figure 7.15 is provided as a reference to this example.




Figure 7.15 SELogic Control Equation Counter Example

Example 7.2 illustrates how to use SELOGIC timers and counters to pulse LEDs and lock pushbuttons.

EXAMPLE 7.2

Figure 7.16 shows the logic required to pulse the LED and lock the pushbuttons. Timing is shown in Figure 7.17. Pushbutton 6, labeled **PUSHBUTTONS LOCKED**, is used to lock the enable/disable selection state of pushbuttons 1, 2, 3, 5, 7, 8, 9, and 10. If pushbutton 6 is pressed and held, pushbutton 6 LED will flash two (2) times and remain illuminated on the third flash. The designated pushbuttons are now locked in the last state selected. If pushbutton 6 is pressed and held a second time, the pushbutton LED will flash on two (2) times, then remain off. The designated pushbuttons are now unlocked and each can be toggled between enable/disable.

Timer SV01 is used to generate an output pulse of 30 cycles on and 30 cycles off. The on-pulse illuminates the pushbutton 6 LED and increments the counter by one. The counter has a maximum range of three. The counter limits LED illumination to two flashes and a third illumination remaining on for lock conditions and two flashes, then remaining off for unlock conditions.

See partial logic and settings from relay default settings to clarify the example.




Figure 7.16 Pulse LED and Lock Pushbuttons Example

Make the following settings to implement these functions:

SET05 := R_TRIG SC01QU AND NOT (LT05) lock pushbuttons, must press for three seconds (locked when LT05 deasserted)

RST05 := R_TRIG SC01QU AND LT05

SV01PU := 29.75 with processing time ≈ 30 cycles

SV01DU := 29.75 with processing time ≈ 30 cycles

SV01 := NOT SV01T AND PB06 1 Hz blink generator for lock pushbutton

SC01PV := 3 maximum count

SC01R := NOT PB06 reset counter

SC01LD := 0 set to 1 to defeat blink delay

SC01CU := SV01T count the blinks for lock pushbuttons control

SC01CD := 0 count down, not used

PB06_LED := NOT (LT05 AND NOT (SV01T AND PB06 AND NOT (SC01QU)) OR NOT (LT05) AND SV01T AND PB06 AND NOT (SC01QU)) pushbuttons locked

[= NOT LT05 OR (PB06 AND SV01T AND NOT SC01QU)
AND

LT05 OR NOT(PB06 AND SV01T AND NOT SC01QU), as shown in
Figure 7.16]

See latch bit equations for pushbutton use of LT05.




Figure 7.17 SELogic Control Equation Time and Counter

Counters: Volatile State and Disabled Behavior

Power Loss

SELOGIC counters SC01–SC16 are reset to a count value of zero after power to the SEL-651R-2 control module is lost and then restored. The counter output Relay Word bits behave as explained below for enabled and disabled counters.

Settings Change or Active Group Change

SELOGIC counters SC01–SC16 are retained through settings changes and active group changes.

Enabled and Disabled Counters

If a settings change or group change results in a different number of enabled counters (logic enable setting ESC changes), the counters behave as follows:

- newly enabled counters (or enabled counters after power is restored) start at a count value of zero, with output $SCnnQD = \text{logical 1}$ and $SCnnQU = \text{logical 0}$
- disabled counters are set to zero, with both outputs $SCmmQD$ and $SCmmQU$ forced to logical 0

Recloser Status Inputs

Six recloser status inputs are provided for recloser control operations (see *Recloser Interface Connection Details (Control Cable Interface)* on page 2.62 for the various configurations). These status inputs are rated for nominal 12 Vdc and are not optically isolated. Make use of these inputs by using their Relay Word bits IN201–IN206 in SELOGIC control equations (see ratings in *Specifications* on page 1.9).

Figure 7.18 is used for the following discussion/examples and shows the resultant Relay Word bits (Relay Word bits IN201–IN206) that follow corresponding timers. The figure shows examples of energized and de-energized inputs and corresponding Relay Word bit states. Assert an input by applying rated control voltage to the appropriate connector pin.

UNIQUE INPUT OPERATION FOR 26-PIN CONFIGURED SEL-651R-2

See Eaton NOVA-TS or NOVA-STS Triple-Single (26-Pin) Reclosers on page 2.80 and descriptions of the operation of inputs IN204, IN205, and IN206 (and corresponding Relay Word bits IN204, IN205, and IN206). These inputs have a unique operation when not connected to any circuit.




Figure 7.18 Example Operation of Recloser Status Inputs

Input Debounce Timers

Each input has a dedicated pickup/dropout timer (IN201D–IN206D) that is used to help eliminate unnecessary transitions caused by bouncing contacts. In Global settings, set EICIS := Y to enable modification of these settings. Default time is 0.75 cycles, except for G&W Viper-ST, Tavrida OSM AI_2, Multi-Recloser Interface, and Siemens SDR (1.5 cycles). The pickup/dropout timers IN201D–IN206D have a setting range of 0.00–2.00 cycles.

The relay takes the entered timer setting and internally runs the timer at the nearest 1/16-cycle. For example, if setting IN205D = 0.80, internally the timer runs at the nearest 1/16-cycle: 13/16-cycles (13/16 = 0.8125). The relay processing interval is 1/4-cycle, so Relay Word bits IN201–IN206 are updated every 1/4-cycle.

For most applications, the input pickup/dropout debounce timers should be set in 1/4-cycle increments. For example, in the factory-default settings, all the input pickup/dropout debounce timers are set at 0.75-cycle, such as IN204D := 0.75.

If more than 2 cycles of debounce are needed, run Relay Word bit IN20n ($n = 1–6$) through a SELOGIC variable timer (see *Figure 7.4*) and use the output of the timer for input functions.

Optoisolated Inputs

You can order optoisolated inputs IN101–IN107 as an option. These inputs are located on the main board of the SEL-651R-2 (see *Figure 2.5* and *Figure 2.9*). These inputs have debounce timers similar to those described in Recloser Status Inputs; the default time is 0.5 cycles, except for IN105–IN107 on the Multi-Recloser Interface (1.5 cycles).

NOTE: Optoisolated inputs are level-sensitive, meaning that they require more than one half of rated voltage to assert. Refer to Specifications on page 1.9 for proper ac and dc voltages required for secure and dependable input operation.

NOTE: Optoisolated inputs are not polarity-sensitive.

You can order the optoisolated inputs with IN101 and IN102 pickups of 48 Vdc, 125 Vdc, or 220 Vdc as options. These options includes debounce settings range value AC. The AC setting allows the input to sense ac control signals. When you use the AC setting, the input has a maximum pickup time of 0.75 cycles and a maximum dropout time of 1.25 cycles. The AC setting qualifies the input by not asserting until 2 successive 1/16-cycle samples are higher than the optoisolated input voltage threshold and not deasserting until 16 successive 1/16-cycle samples are lower than the optoisolated input voltage threshold.

Figure 7.19 shows the resultant Relay Word bits (Relay Word bits IN101–IN107) that follow corresponding timers.




Figure 7.19 Example Operation of Optoisolated Inputs

Screw and torque information for optoisolated inputs IN101–IN107 is found in *Additional Relay Connections on page 2.53*.

Remote Bits

As many as 32 remote control switches are operated via the serial communications port only. They may be operated through use of any of the following:

- SEL ASCII command CONTROL as described in *Section 10: Communications*.
- Fast Operate commands as described in *Appendix C: Compressed ASCII Commands*.
- DNP3 Objects 10 and 12 as described in *Appendix E: DNP3 Communications*.




Figure 7.20 ON/OFF/MOMENTARY Remote Control Switch

The output of the switch in *Figure 7.20* is a Relay Word bit (RB01–RB32) called a Remote Bit and repeats for each Remote Bit. Use these Remote Bits in SELOGIC control equations.

Remote Bit RB n may be in the ON (RB n = logical 1) position, in the OFF (RB n = logical 0) position, or maintained in the OFF (RB n = logical 0) position and pulsed to the MOMENTARY (RB n = logical 1) position for one processing interval (1/4 cycle).

The state of each remote bit (Relay Word bits RB01–RB32) is retained if relay settings are changed (for the active settings group or one of the other settings groups) or the active settings group is changed.

Remote Bits: Application Ideas

With SELOGIC control equations, the remote bits can be used in applications similar to those that use local bits.

Also, remote bits can be used much as optoisolated inputs are used in operating latch control switches. Pulse (momentarily operate) the remote bits for this application.

Remote Bits: Momentary Position

This subsection describes how the momentary position of the remote control switch operates via the SEL ASCII command **CONTROL**. It operates in the same manner when used with a Fast Operate or DNP3 pulse command.

Use the **CON n** command and **PRB n** subcommand to put the remote control switch in the momentary ON position for one processing interval, regardless of its initial state. The remote control switch is then placed in the OFF position.

If RB_n is initially at logical 0, pulsing it with the **CON n** command and **PRB n** subcommand will change RB_n to a logical 1 for one processing interval, and then return it to a logical 0. If RB_n is initially at logical 1 instead, pulsing it with the **CON x** command and **PRB x** subcommand will change RB_n to a logical 0.

Remote Bit: Volatile State

The states of the remote bits (Relay Word bits RB01–RB32) are not retained if power to the relay is lost and then restored. The remote control switches always come back in the OFF position (corresponding remote bit is deasserted to logical 0) when power is restored to the relay.

Multiple Settings Groups

The SEL-651R-2 has eight independent settings groups. Each settings group has complete relay (overcurrent, reclosing, frequency, etc.) and SELogic control equation settings. The active settings group can be:

- Shown or selected with the SEL ASCII serial port **GROUP** command as described in *Section 10: Communications*.
- Shown or selected with the **MAIN** menu **Set/Show** menu item and the **Active Group** submenu item as described in *Section 11: Front-Panel Operations*.
- Selected with SELogic control equation settings SS1–SS8. Settings SS1–SS8 have priority over the serial port **GROUP** command, the front-panel **ALT SETTINGS** pushbutton, and the DNP3 and Modbus controls in selecting the active settings group. Use remote bits in these equations to select settings groups with Fast Operate commands as described in *Appendix C: Compressed ASCII Commands*.
- Shown with DNP3 Objects 20 and 22 as described in *Appendix E: DNP3 Communications* and selected with Objects 40 and 41.
- Shown with Modbus function code 03h or 04h and selected with function code 06h or 10h as described in *Appendix K: Modbus RTU and TCP Communications*.

Settings Groups: Application Ideas

Settings groups can be used for such applications as:

- Sectionalizing, midpoint, and tie reclosers in energized and de-energized states
- Environmental conditions such as winter storms, periods of high summer heat, etc.
- Hot-line tag that disables closing and sensitizes protection
- Commissioning and operation

Active Settings Group Indication

Only one settings group can be active at a time. Relay Word bits SG1–SG8 indicate the active settings group, as shown in *Table 7.6*.

Table 7.6 Definitions for Active Settings Group Indication Relay Word Bits SG1 Through SG8

Relay Word Bit	Definition
SG1	Indication that Settings Group 1 is the active settings group
SG2	Indication that Settings Group 2 is the active settings group
SG3	Indication that Settings Group 3 is the active settings group
SG4	Indication that Settings Group 4 is the active settings group
SG5	Indication that Settings Group 5 is the active settings group
SG6	Indication that Settings Group 6 is the active settings group
SG7	Indication that Settings Group 7 is the active settings group
SG8	Indication that Settings Group 8 is the active settings group

For example, if Settings Group 4 is the active settings group, Relay Word bit SG4 asserts to logical 1 and the other associated Relay Word bits (SG1, SG2, SG3, SG5, SG6, SG7, and SG8) deassert to logical 0.

Active Settings Group Selection

The Global settings class contains the SELOGIC control equation settings SS1–SS8, as shown in *Table 7.7*.

Table 7.7 Definitions for Active Settings Group Switching SELogic Control Equation Settings SS1 Through SS8

Setting	Definition
SS1	go to (or remain in) Settings Group 1
SS2	go to (or remain in) Settings Group 2
SS3	go to (or remain in) Settings Group 3
SS4	go to (or remain in) Settings Group 4
SS5	go to (or remain in) Settings Group 5
SS6	go to (or remain in) Settings Group 6
SS7	go to (or remain in) Settings Group 7
SS8	go to (or remain in) Settings Group 8

The operation of these settings is explained with the following example:

Assume the active settings group starts out as Settings Group 3. Corresponding Relay Word bit SG3 is asserted to logical 1 as an indication that Settings Group 3 is the active settings group.

With Settings Group 3 as the active settings group, setting SS3 has priority. If setting SS3 is asserted to logical 1, Settings Group 3 remains the active settings group, regardless of the activity of settings SS1, SS2, SS4, SS5, SS6, SS7, and SS8. With settings SS1–SS8 all deasserted to logical 0, Settings Group 3 still remains the active settings group.

With Settings Group 3 as the active settings group, if setting SS3 is deasserted to logical 0 and one of the other settings (e.g., setting SS5) asserts to logical 1, the relay switches from Settings Group 3 as the active settings group to another settings group (e.g., Settings Group 5) as the active settings group, after qualifying time setting TGR:

TGR Group Change (settable from 0.00 to 16000.00 cycles)
 Delay Setting

In this example, TGR qualifies the assertion of setting SS5 before it can change the active settings group.

Active Settings Group Changes

The recloser control is disabled for less than 1 second while in the process of changing active settings groups. Relay elements, timers, and logic are reset, unless indicated otherwise in the specific logic description. For example, local bit (LB01–LB16), remote bit (RB01–RB32), and latch bit (LT01–LT32) states are retained during an active settings group change. The output contacts do not change state until the relay enables in the new settings group and the SELogic control equations are processed to determine the output contact status for the new group. For instance, if setting OUT105 := 1 (logical 1) in Group 2 and setting OUT105 := 1 (logical 1) in Group 3, and the relay is switched from Group 2 to Group 3, OUT105 stays energized before, during, and after the group change. However, if the Group 3 setting was OUT105 := 0 (logical 0) instead, then OUT105 remains energized until the relay enables in Group 3, solves the SELogic control equations, and causes OUT105 to de-energize. See *Figure 7.29* for examples of output contacts in the de-energized state (i.e., corresponding output contact coils de-energized).

Relay Word bit GRPSW will pulse for approximately 1 second when the active settings group is changed. Relay Word bit GRPSW is part of the default SALARM SELogic control equation setting (see *Global Settings on page SET.1*).

Example 1: Active Settings Group Switching

Use a single optoisolated input to switch between two settings groups in the SEL-651R-2. In this example, optoisolated input IN105 on the relay is connected to a SCADA contact in *Figure 7.21*. Each pulse of the SCADA contact changes the active settings group from one settings group, such as Settings Group 1, to another, such as Settings Group 4. The SCADA contact is not maintained, just pulsed to switch from one active settings group to another.




Figure 7.21 SCADA Contact Pulses Input IN105 to Switch Active Settings Group Between Settings Groups 1 and 4

If Settings Group 1 is the active Settings group and the SCADA contact is pulsed, Settings Group 4 becomes the active settings group. If the SCADA contact is pulsed again, Settings Group 1 becomes the active settings group again. The settings group control operates in a cyclical manner.

This logic is implemented in the SELogic control equation settings in *Table 7.8*.


Table 7.8 SELogic Control Equation Settings for Switching Active Settings Group Between Setting Groups 1 and 4 (Sheet 1 of 2)

Settings Group 1	Settings Group 4
SV08PU := 60.00	SV08PU := 60.00
SV08DO := 0.00	SV08DO := 0.00
SV08 := SG1	SV08 := SG4

Table 7.8 SELOGIC Control Equation Settings for Switching Active Settings Group Between Setting Groups 1 and 4 (Sheet 2 of 2)

Settings Group 1	Settings Group 4
Global Settings	
SS1 := IN105 AND SV08T AND NOT SG1	
SS2 := 0	
SS3 := 0	
SS4 := IN105 AND SV08T AND NOT SG4	
SS5 := 0	
SS6 := 0	
SS7 := 0	
SS8 := 0	

SELOGIC control equation timer input setting SV08 in *Table 7.8* has logic output SV08T, shown in operation in *Figure 7.22* for both Settings Groups 1 and 4. The settings for SS1 and SS4 include expressions that steer the IN105 assertion to the appropriate setting. SS1 is only allowed to operate when the recloser control is not in Group 1, and SS4 is only allowed to operate when the recloser control is not in Group 4. These details are explained below

Figure 7.22.**Figure 7.22 SELOGIC Control Equation Variable Timer SV08T Used in Settings Group Switching**

In this example, timer SV08T is used in both settings groups: different timers could have been used with the same operational result. The timers reset during the settings group change, allowing the same timer to be used in both settings groups.

Timer pickup setting SV08PU is set greater than the pulse width of the SCADA contact (see *Figure 7.21*). This allows only one active settings group change, such as from Settings Group 1 to 4, for each pulse of the SCADA contact and subsequent assertion of input IN105. The function of the SELOGIC control equations in *Table 7.8* becomes more apparent in the following example scenario.

Start Out in Settings Group 1

The recloser control has been in Settings Group 1 for some time, with timer logic output SV08T asserted to logical 1, thus enabling SELogic control equation setting SS4 for the assertion of input IN105. The inclusion of AND NOT SG1 in the setting for SS1 prevents SS1 from detecting the next IN105 assertion (see *Figure 7.23*).

Switch to Settings Group 4

The SCADA contact pulses input IN105, and the active settings group changes to Settings Group 4 after qualifying time setting TGR (perhaps set at a cycle or so to qualify the assertion of setting SS4). Optoisolated input IN105 also has its own built-in debounce timer (IN105D) available.

Note that *Figure 7.23* shows both Settings Group 1 and Settings Group 4 settings. The Settings Group 1 settings (near the top of *Figure 7.23*) are enabled only when Settings Group 1 is the active settings group and likewise for the Settings Group 4 settings near the bottom of the figure. The group selection settings, SS1 and SS4, are Global settings and are enabled in every settings group.

Settings Group 4 is now the active settings group, and Relay Word bit SG4 asserts to logical 1. After the relay has been in Settings Group 4 for a time period equal to SV08PU, the timer logic output SV08T asserts to logical 1, thus enabling SELogic control equation setting SS1 for a new assertion of input IN105. The inclusion of AND NOT SG4 in the setting for SS4 prevents SS4 from detecting the next IN105 assertion.

Note that input IN105 is still asserted because Settings Group 4 is activated. Pickup time SV08PU keeps the continued assertion of input IN105 from causing the active settings group to revert back again to Settings Group 1 for a single assertion of input IN105. This keeps the active settings group from being changed at a time interval less than time SV08PU.

Switch Back to Settings Group 1

The SCADA contact pulses input IN105 a second time, and the active settings group changes back to Settings Group 1 after qualifying time setting TGR, perhaps set at a cycle or so to qualify the assertion of setting SS1. Optoisolated input IN105 also has its own built-in debounce timer IN105D available. The timing is shown in *Figure 7.23*.




Figure 7.23 Active Settings Group Switching (With Single Input) Timing

Example 2: Active Settings Group Switching

Use three optoisolated inputs to switch between the eight settings groups in the SEL-651R-2. In this example, optoisolated inputs IN101, IN102, IN103, and IN104 on the recloser control are connected to a rotating selector switch as shown in *Figure 7.24*.




Figure 7.24 Rotating Selector Switch Connected to Inputs IN101, IN102, IN103, and IN104 for Active Settings Group Switching

The selector switch has multiple internal contacts arranged to assert inputs IN101, IN102, IN103, and IN104, dependent on the switch position. As shown in *Table 7.9*, when the selector switch is moved from one position to another, a different settings group is activated. The logic is implemented in the SELOGIC control equation settings in *Table 7.9*.

Table 7.9 Active Settings Group Switching Input Logic

Input States				Active Settings Group	SELogic Settings
IN104	IN103	IN102	IN101		
0	0	0	0	Remote	
0	0	0	1	Group 1	SS1 := NOT IN104 AND NOT IN103 AND NOT IN102 AND IN101
0	0	1	0	Group 2	SS2 := NOT IN104 AND NOT IN103 AND IN102 AND NOT IN101
0	0	1	1	Group 3	SS3 := NOT IN104 AND NOT IN103 AND IN102 AND IN101
0	1	0	0	Group 4	SS4 := NOT IN104 AND IN103 AND NOT IN102 AND NOT IN101
0	1	0	1	Group 5	SS5 := NOT IN104 AND IN103 AND NOT IN102 AND IN101
0	1	1	0	Group 6	SS6 := NOT IN104 AND IN103 AND IN102 AND NOT IN101
0	1	1	1	Group 7	SS7 := NOT IN104 AND IN103 AND IN102 AND IN101
1	0	0	0	Group 8	SS8 := IN104 AND NOT IN103 AND NOT IN102 AND NOT IN101

The settings in *Table 7.9* are made in Global settings.

Selector Switch Starts Out in Position 3

If the selector switch is in position 3 in *Figure 7.24*, Settings Group 3 is the active settings group (Relay Word bit SG3 = logical 1). Inputs IN101 and IN102 are energized and inputs IN103 and IN104 are de-energized:

SS3 := NOT IN104 AND NOT IN103 AND IN102 AND IN101
 := NOT (logical 0) AND NOT (logical 0) AND (logical 1) AND
 (logical 1) = logical 1

To get from the position 3 to position 5 on the selector switch, the switch passes through the position 4. The switch is only briefly in position 4:

SS4 := NOT IN104 AND IN103 AND NOT IN102 AND NOT IN101
 := NOT (logical 0) AND (logical 1) AND NOT (logical 0) AND NOT
 (logical 0) = logical 1

but not long enough to be qualified by time setting TGR to change the active settings group to Settings Group 4 (see *Figure 7.25*). For such a rotating selector switch application, qualifying time setting TGR is typically set at 180 to 300 cycles. Set TGR long enough to allow the selector switch to pass through intermediate positions, without changing the active settings group, until the switch rests on the desired settings group position.

Selector Switch Switched to Position 5

If the selector switch rests on position 5 in *Figure 7.24*, Settings Group 5 becomes the active settings group (after qualifying time setting TGR; Relay Word bit SG5 = logical 1). Inputs IN101 and IN103 are energized and IN102 and IN104 are de-energized:

SS5 := NOT IN104 AND IN103 AND NOT IN102 AND IN101
 := NOT (logical 0) AND NOT (logical 1) AND NOT (logical 0) AND
 (logical 1) = logical 1

To get from position 5 to position REMOTE on the selector switch, the switch passes through the positions 4, 3, 2, and 1. The switch is only briefly in these positions, but not long enough to be qualified by time setting TGR to change the active settings group to any one of these settings groups (see *Figure 7.25*).

Selector Switch Now Rests on Position REMOTE

If the selector switch rests on position REMOTE in *Figure 7.24*, all inputs IN101, IN102, IN103, and IN104 are de-energized and all settings SS1–SS8 in *Table 7.9* are at logical 0. The last active settings group (Group 5 in this example) remains the active settings group (Relay Word bit SG5 = logical 1).

With settings SS1–SS8 all at logical 0, use the serial port **GROUP** command or the front-panel **GROUP** menu to switch the active settings group from Group 5, in this example, to another desired settings group. The timing is shown in *Figure 7.25*.




Figure 7.25 Active Settings Group Switching (With Rotating Selector Switch) Time Line

Active Setting: Nonvolatile State

Power Loss

The active settings group is retained if power to the relay is lost and then restored. If a particular settings group is active (e.g., Settings Group 5) when power is lost, the same settings group is active when power is restored.

Settings Change

If individual settings are changed for the active settings group or one of the other settings groups, the active settings group is retained, much like in the preceding explanation.

If individual settings are changed for a settings group other than the active settings group, there is no interruption of the active settings group, so the relay is not momentarily disabled.

If the individual settings change causes a change in one or more SELogic control equation settings SS1–SS8, the active settings group can be changed, subject to the newly enabled SS1–SS8 settings.

Make Active Settings Group Switching Settings With Care

The active settings group is stored in nonvolatile memory so it can be retained during power loss or settings change. The nonvolatile memory is rated for a finite number of writes for all settings group changes. Exceeding the limit can result in a FLASH self-test failure. **An average of four (4) settings group changes per day can be made for a 25-year relay service life.**

This requires that SELogic control equation settings SS1–SS8 be set with care. Settings SS1–SS8 must not result in continuous cyclical changing of the active settings group. Time setting TGR qualifies settings SS1–SS8 before changing the active settings group.

Trip and Close Mapping and Output Logic

Figure 7.26 and Figure 7.27 contain the trip and close mapping and output logic that the SEL-651R-2 uses when connected to various reclosers (see Section 2 figure references within Figure 7.26 and Figure 7.27 for the corresponding reclosers).





Figure 7.26 Trip and Close Mapping and Output Logic

Note that in *Figure 7.27* there is a rising-edge detect on the RCCLn input into gate AND 2. This prevents standing close conditions.



① See Figure 2.78 and Figure 2.86.

② See Figure 2.58, Figure 2.61, Figure 2.68, Figure 2.74, Figure 2.77, and Figure 2.85.

③ See Figure 2.87 and the note accompanying Interlocking Logic on page 7.34.

Figure 7.27 Trip and Close Mapping and Output Logic With Interlocking Logic and Excess Trip and Close Logic

The term mapping in the preceding discussion refers to providing a transition between the A-B-C power system world outside the SEL-651R-2 and the A-B-C algorithm world inside the SEL-651R-2, as detailed in *Figure 9.28–Figure 9.30* and the accompanying text.

Factory Trip- and Close-Mapping Settings

The factory settings for the trip-mapping and close-mapping settings are as follows (see *Figure 5.1* and *Figure 6.1*):

RCTR1 := TRIP3P OR TRIPA OR TRIPB OR TRIPC

RCTR2 := TRIP3P OR TRIPA OR TRIPB OR TRIPC

RCTR3 := TRIP3P OR TRIPA OR TRIPB OR TRIPC

RCCL1 := CLOSE3P

RCCL2 := CLOSE3P

RCCL3 := CLOSE3P

As a conservative approach, all the trip logic outputs from *Figure 5.1* are entered in all preceding factory trip-mapping settings, ensuring three-phase tripping for all reclosers.

Making Three-Phase Recloser Trip- and Close-Mapping Settings

For three-phase reclosers (reclosers that can only trip and close all three phases in unison), the *Figure 5.1* Relay Word Bit outputs TRIPA, TRIPB, and TRIPC in the preceding factory trip-mapping setting RCTR1 are inoperative (Group setting ESPB := N). Thus, the recloser trip settings can be minimized to RCTRn := TRIP3P. The corresponding recloser close settings are already minimized to RCCLn := CLOSE3P.

Making Single-Phase Recloser Trip- and Close-Mapping Settings

For single-phase reclosers (reclosers that can trip and close all three phases in unison or each phase individually), change the factory trip-mapping settings so that each setting is set to TRIPA, TRIPB, or TRIPC (refer to *Table 9.19*). For example:

```
RCTR1 := TRIPA OR TRIP3P
RCTR2 := TRIPB OR TRIP3P
RCTR3 := TRIPC OR TRIP3P
```

Such settings depend on correspondence with the power system, as detailed in *Figure 9.28–Figure 9.30* and accompanying text. Note that in *Figure 5.1* three-phase tripping (SELogic settings TR3P and TR3X) also flows through Relay Word Bit outputs TRIPA, TRIPB, and TRIPC.

MULTI-RECLOSER INTERFACE

The trip settings in *Table 9.19*, and close settings in *Table 9.20* are automatically set (and hidden), according to Global settings RECL_CFG and IPCONN, for the Multi-Recloser Interface (42-Pin) on page 2.96. Also, Global setting BKTYT is automatically set (and hidden) based on Global setting RECL_CFG for the Multi-Recloser Interface (see *Table 2.4*).

In the preceding suggested trip settings example and in *Table 9.19*, the TRIP3P value is included in each trip-mapping setting, in case Group setting ESPB is changed between Y and N. As shown in *Figure 5.1*, changing Group setting ESPB changes the enabled Relay Word Bit outputs (switches between TRIP3P and TRIPA, TRIPB, TRIPC). If single-phase tripping is never used (Group setting ESPB:=N), the preceding suggested trip settings can all be minimized to TRIP3P only.

For single-phase reclosers, change the factory close-mapping settings so that each setting is set to CLOSEA, CLOSEB, or CLOSEC (refer to *Table 9.20*). For example:

```
RCCL1 := CLOSEA OR CLOSE3P
RCCL2 := CLOSEB OR CLOSE3P
RCCL3 := CLOSEC OR CLOSE3P
```

Such settings depend on correspondence with the power system, as detailed in *Figure 9.28–Figure 9.30* and accompanying text. Note that in *Figure 5.1*, three-phase close conditions other than auto reclose (SELogic setting CL3P) do not flow through CLOSEA, CLOSEB, and CLOSEC. Three-phase close conditions other than auto reclose have to be programmed in each SELogic setting CLA, CLB, and CLC if single-phase tripping and closing is enabled for the recloser (Group setting ESPB := Y).

In the preceding suggested close settings example and in *Table 9.20*, the CLOSE3P value is included in each close-mapping setting, in case Group setting ESPB is changed between Y and N. As shown in *Figure 6.1*, changing Group setting ESPB changes the enabled Relay Word Bit outputs (switches between CLOSE3P and CLOSEA, CLOSEB, CLOSEC). If single-phase closing is never used (Group setting ESPB := N), the preceding suggested close settings can all be minimized to CLOSE3P only.

Interlocking Logic

MULTI-RECLOSER INTERFACE MAKE SETTINGS WITH CARE

When using reclosers with Global setting RECL_CFG := A6, A6X, A7, or A7X, the interlocking logic does not safeguard against an attempted simultaneous trip/close condition. These reclosers use FETs operated by RCCL2 and RCCL3 to close and RCTR1 to trip; therefore, group settings RCTR2, RCTR3, and RCCL1 should be set to NA to prevent damaging the SEL-651R-2. See *Figure 2.87* for additional details on this interface.

The interlocking logic in *Figure 7.27* prevents Relay Word bit outputs RCTRnX and RCCLnX from being asserted at the same time. This is critical in situations such as that shown in *Figure 2.58*, where only one of the stacked trip or close FETs can be on at one time; otherwise, a short-circuit between 155 Vdc power and ground would result.

Excess Trip and Close Logic

Relay Word bit outputs XSTRIP n and XSCLOS n from the excess trip and close logic in *Figure 7.27* operate as feedback to the trip and close mapping logic, respectively, in the same figure. This excess trip and close logic feedback prevents Relay Word Bit outputs RCTR nX and RCCL nX from asserting too many times within a time period. This restriction prevents overheating of the recloser coils.

Realistically, such a restriction would most likely take effect during testing or any other time the front-panel **TRIP** and **CLOSE** operator controls are pushed an excessive number of times. Each assertion of trip output RCTR nX or close output RCCL nX is detected by the rising-edge detect inputs of the excess trip and close logic and is considered a count. These counts accumulate in the excess trip and close logic.

Any time the cumulative count increments (for a new trip or close), a 360-cycle timer in the excess trip and close logic starts timing. When the 360-cycle timer times out, the cumulative count decrements one (1) count. If the cumulative count is still greater than zero (0), the 360-cycle timer loads up again and times. When the 360-cycle timer times out, again, the cumulative count decrements one (1) count, again. This process repeats until the cumulative count eventually decrements down to zero (0).

The 360-cycle timer period makes room for one more count (one more trip or close operation) to be added to the cumulative counter every 360 cycles. Any time a new trip or close occurs, the cumulative counter increments and the 360-cycle timer is interrupted, if timing, and loaded up again. Conceivably, if the time period between trip or close operations is less than 360 cycles, the cumulative counter just continues incrementing, with no decrementing, until the cumulative count runs as high as the set limits shown in *Figure 7.27*.

Note that the assertion of XS_CLOS n (excess close for pole n) is at a lesser count (cumulative count = 10) than XS_TRIP n (excess trip for pole n). More trips are allowed, because tripping is a more critical function than closing. If a fault is present (Relay Word bit FAULT asserted), then two additional trip attempts (cumulative count as high as 14, instead of just to 12) are allowed before XS_TRIP is asserted. The 360-cycle timer works at bringing the cumulative count back down.

Virtual Bits

The SEL-651R-2 supports 128 virtual bits, VB001–VB128 for the IEC 61850 protocol.

These Relay Word bits are active only in relays ordered with IEC 61850.

When IEC 61850 is enabled, the relay uses the externally created CID file to define the behavior of these virtual bits (received GOOSE messages can be mapped to these bits).

Once defined, the virtual bits can be used in SELOGIC control equations like any other Relay Word bit.

The CID file also defines what information gets transmitted in GOOSE messages. See *Appendix L: IEC 61850* for details on the IEC 61850 protocol.

Output Contacts

The SEL-651R-2 comes standard with two Form C output contacts (OUT201 and OUT202). An ordering option adds 8 extra output contacts: five Form A (OUT101–OUT105) and three Form C (OUT106–OUT108). See *Figure 7.28* for a definition of the output contact forms.




Figure 7.28 Output Contact Forms

Figure 2.9 shows the output contact terminal locations on the SEL-651R-2 control module rear panel. Refer to *Additional Relay Connections on page 2.53* for connector and tightening torque information.

SEL-651R-2 output contacts are normally operated through the use of SELogic control equation OUT n ($n = 101\text{--}108, 201\text{--}202$) or one of several other methods.

These two methods are ordinarily only used in testing:

- SEL ASCII command **PULSE** as described in *Section 10: Communications*.
- Front-panel HMI Control menu and Output Contacts submenu as described in *Section 11: Front-Panel Operations*.

Figure 7.29 shows the example operation of Relay Word bits that in turn control corresponding output contacts. Output contacts OUT103–OUT106 are not shown in *Figure 7.29*, but are Form A type output contacts that operate similarly to output contacts OUT101 and OUT102.

SELogic control equation settings OUT n and serial port ASCII commands PULSE OUT n are shown as inputs into the logic in *Figure 7.29*. Front-Panel HMI, not shown in *Figure 7.29*, has the same logical effect as the serial port ASCII commands PULSE OUT n in *Figure 7.29*—it is just a different means to the same result (assertion of Relay Word bit OUT n).

SCADA Operation

The following methods can be used to operate output contacts via SCADA.

- Fast Operate commands as described in *Appendix C: Compressed ASCII Commands*.
- DNP3 Objects 10 and 12 as described in *Appendix E: DNP3 Communications*.
- Modbus Function code 05h as described in *Appendix K: Modbus RTU and TCP Communications*.

All three methods must first be programmed by using SELogic control equation OUT n ($n = 101\text{--}108, 201\text{--}202$). For example, remote bit RB01 may be used to control output OUT202 with the setting OUT202 := RB01. See *Remote Bits on page 7.23*. Modbus Function Code 05h may also directly control the output.

Output Contact Operation

The assertion of a Relay Word bit causes the energization of the corresponding output contact coil. Depending on the contact type (Form A or Form B), the output contact closes or opens. A Form A output contact is open when the

output contact coil is de-energized and closed when the output contact coil is energized. A Form B output contact is closed when the output contact coil is de-energized and open when the output contact coil is energized.

Notice that *Figure 7.29* shows all four possible combinations of output contact coil states (energized or de-energized) and output contact types (Form A or Form B).

Only OUT201 is used in the SEL-651R-2 factory-default settings, and it functions as an alarm contact.

The default settings are as follows:

```
OUT101-OUT108 := 0
OUT201 := NOT (SALARM OR HALARM)
OUT202 := 0
```

The output SELOGIC equations are located in the logic settings class (see *Output Contact SELOGIC Equations on page SET.61*).

In most applications, monitor the normally closed side of the Form C contact (OUT201) for fail-safe alarm operation. When the SEL-651R-2 is not enabled (for example, if ac power and the battery are not connected), the normally closed contact would be in the closed position, indicating the alarm condition. When the SEL-651R-2 is powered-up and operational, the normally closed contact would be open, indicating a nonalarm condition.




Figure 7.29 Logic Flow for Example Output Contact Operation

If an ac transfer switch is installed, the Form B side of output contact OUT202 is wired to its control circuit (see *Figure 2.40*). This is done in case any future transfer switch control is needed. From the factory, no control is set for output contact OUT202 (see preceding factory-default output contact settings).

Example SELogic Control Equations

Tripping

If tripping does not involve single-pole or switch-onto-fault trip logic, the SELOGIC control equation trip setting TR3P is the only trip setting needed (see *Trip Logic on page 5.1*).

Note that *Figure 5.1* appears quite complex. Because tripping does not involve single-pole or switch-onto-fault trip logic in this example, however, the only effective inputs in *Figure 5.1* are SELOGIC control equation trip settings TR3P and TR3X.

```
TR3P := 51PT OR 51G1T OR 50P1 AND SH03P (fuse-saving example)
TR3X := 0 (not used—set directly to logical 0)
TRQL3P := 0
TRSOTF := 0
ULTR3P := NOT (51P OR 51G1)
TRA := 0
TRB := 0
TRC := 0
```

Analysis of Trip Setting TR3P

Again, the example trip equation is as follows:

TR3P := 51PT OR 51G1T OR 50P1 AND SH03P

The Relay Word bit definitions are as follows:

51PT	phase time-overcurrent element timed out
51G1T	residual ground time-overcurrent element timed out
50P1	phase instantaneous overcurrent element asserted
SH03P	reclosing relay shot counter at shot = 0

In the trip equation, the AND operator is executed before the OR operators:

50P1 AND SH03P

Element 50P1 can only cause a trip if the three-phase reclosing relay shot counter is at shot = 0. When the reclosing relay shot counter is at shot = 0, Relay Word bit SH03P is in the following state:

SH03P = 1

If maximum phase current is above the phase instantaneous overcurrent element pickup setting 50P1P, Relay Word bit 50P1 is in the following state:

50P1 = 1

With SH03P = 1 and 50P1 = 1, the logical AND operation results in

(50P1 AND SH0) = (1 AND 1) = 1

and an instantaneous trip results. This logic is commonly used in fuse-saving schemes for distribution feeders.

If the reclosing relay shot counter advances to shot = 1 for the reclose that follows the trip, Relay Word bit SH03P is in the following state:

SH03P = 0

If maximum phase current is above the phase instantaneous overcurrent element pickup setting 50P1P for the reoccurring fault, Relay Word bit 50P1 is in the following state:

$$50P1 = 1$$

With SH03P = 0 and 50P1 = 1, the logical AND operation results in

$$(50P1 \text{ AND } SH03P) = (1 \text{ AND } 0) = 0$$

and no trip results from phase instantaneous overcurrent element 50P1.

A trip will eventually result if time-overcurrent element 51PT or 51G1T times out. If residual ground time-overcurrent element 51G1T times out, Relay Word bit 51G1T is in the following state:

$$51G1T = 1$$

When shot = 1, SH03P = 0 and the result is:

$$\begin{aligned} TR3P &= (51PT \text{ OR } 51G1T \text{ OR } 50P1 \text{ AND } SH03P) \\ &= (0 \text{ OR } 1 \text{ OR } 1 \text{ AND } 0) \\ &= (0 \text{ OR } 1 \text{ OR } 0) \\ &= 1 \end{aligned}$$

and a time-delayed trip results from residual ground time-overcurrent element 51G1T.

Trip Output Contact

To assert output contact OUT101 to trip a circuit breaker, make the following SELOGIC control equation output contact setting:

$$OUT101 := \text{TRIP3P}$$

Note that this simple output contact setting example is different from the standard recloser control trip/close output settings discussed in *Trip and Close Mapping and Output Logic on page 7.32*.

Phase Time-Overcurrent Element 51PT

Examine a phase time-overcurrent element as an example of protection element operation via the logic output of Relay Word bits. The following Relay Word bits are the logic outputs of the phase time-overcurrent element:

51P	indication that the maximum phase-current magnitude is above the level of the phase time-overcurrent pickup setting 51PJP or 51PKP
51PT	indication that the phase time-overcurrent element has timed out on its curve
51PR	indication that the phase time-overcurrent element is fully reset

Pickup Indication

If the maximum phase current is at or below the level of the phase time-overcurrent pickup setting 51PJP or 51PKP, Relay Word bit 51P is in state 0.

If the maximum phase current is above the level of the phase time-overcurrent pickup setting 51PJP or 51PKP, Relay Word bit 51P is in state 1.

The 51PT element is either timing on its curve or is already timed out.

Time-Out Indication

If phase time-overcurrent element 51PT is not timed out on its curve, Relay Word bit 51PT is in state 0.

If phase time-overcurrent element 51PT is timed out on its curve, Relay Word bit 51PT is in state 1.

Reset Indication

If phase time-overcurrent element 51PT is not fully reset, Relay Word bit 51PR is in state 0. The 51PT element is either:

- Timing on its curve
- Already timed out
- Timing to reset (one-cycle reset or electromechanical emulation—see setting 51PRS)

If phase time-overcurrent element is fully reset, Relay Word bit 51PR is in state 1.

Relay Word Bit Applications

Common uses for Relay Word bits 51P, 51PT, and 51PR:

51P	Testing, such as assigning to an output contact for pickup testing, trip unlatch logic.
51PT	Trip logic.
51PR	Testing, such as assigning to an output contact for reset indication.

Processing Order and Processing Interval

The relay elements and logic (and corresponding SELogic control equation settings and resultant Relay Word bits) are processed in the order shown in *Table 7.10* (top to bottom). They are processed every quarter-cycle (1/4-cycle) and the Relay Word bit states (logical 1 or logical 0) are updated with each quarter-cycle pass. Thus, the relay processing interval is 1/4-cycle. Once a Relay Word bit is asserted, it retains the state (logical 1 or logical 0) until it is updated again in the next processing interval.

Table 7.10 Processing Order of Relay Elements and Logic (Top to Bottom) (Sheet 1 of 4)

Relay Elements and Logic (Related SELogic Control Equations Listed in Parentheses)	Order of Processing of the SELogic Control Equations (Listed in Parentheses) and Relay Word Bits	Reference Instruction Manual Section
Digital Data Acquisition	IN101–IN107, IN201–IN206	Section 7
Operator Controls	PB _{nn} , PB _{nn} _PUL, nn = 01, 02, ..., 12	Section 11
Trip/Close Capacitor Monitor	TCCAP	Section 2
Battery Testing and AC Supply	(TESTBATT)	Section 6, Section 8
Analog Data Acquisition	IAMET, IBMET, ICMET, INMET	Appendix F
Polarizing Voltage	VPOLV	Section 4
Received MIRRORED BITS Communications Elements	ROKA, LBOKA, RMB8A–RMB1A, ROKB, LBOKB, RMB8B–RMB1B	Appendix D

Table 7.10 Processing Order of Relay Elements and Logic (Top to Bottom) (Sheet 2 of 4)

Relay Elements and Logic (Related SELOGIC Control Equations Listed in Parentheses)	Order of Processing of the SELOGIC Control Equations (Listed in Parentheses) and Relay Word Bits	Reference Instruction Manual Section
Virtual Bits From Received GOOSE Message	VB001–VB128	Appendix L
Open Breaker Logic (52A) and SW1 Logic	SW1, (52A_3P, 52A_A, 52A_B, 52A_C, 69_YH) 52AA, 52AB, 52AC, 52A3P	Section 6
Ground Switch logic	GNDSW	Section 4
Run Single-Pole and 3-Pole Open Logic	SPOA, SPOB, SPOC, SPO, 3PO, 50L, 50LA, 50LB, 50LC	Section 5
Loss-of-Potential	V1GOOD, DD, LOP	Section 4
Fault Identification Logic	FSA, FSB, FSC	Table F.2
Load Encroachment	ZLOAD, ZLOUT, ZLIN	Section 4
Latch Control Switches (SET _n , RST _n , where n = 1 to 32)	(SET01–SET32, RST01–RST32), LT01–LT32	Section 7
Instantaneous Overcurrent Elements	50A1–50A4, 50B1–50B4, 50C1–50C4, 50P1–50P6, 50A, 50B, 50C, 50G1–50G6, 50Q1–50Q6, 50N1–50N6	Section 4
Voltage Elements	59YA1, 27YA1, 59YA2, 27YA2, 59YA3, 27YA3, 59YA4, 27YA4, 59YB1, 27YB1, 59YB2, 27YB2, 59YB3, 27YB3, 59YB4, 27YB4, 59YC1, 27YC1, 59YC2, 27YC2, 59YC3, 27YC3, 59YC4, 27YC4, 59YAB1, 27YAB1, 59YBC1, 27YBC1, 59YCA1, 27YCA1, 3P27Y, 3P59Y, 59YV1, 59YQ1, 59YN1, 59YN2	Section 4
	59ZA1, 27ZA1, 59ZA2, 27ZA2, 59ZA3, 27ZA3, 59ZA4, 27ZA4, 59ZB1, 27ZB1, 59ZB2, 27ZB2, 59ZB3, 27ZB3, 59ZB4, 27ZB4, 59ZC1, 27ZC1, 59ZC2, 27ZC2, 59ZC3, 27ZC3, 59ZC4, 27ZC4, 59ZAB1, 27ZAB1, 59ZBC1, 27ZBC1, 59ZCA1, 27ZCA1, 3P27Z, 3P59Z, 59ZV1, 59ZQ1, 59ZN1, 59ZN2, 27B81	
Inverse-Time Voltage Elements	27I1, 27I2, 27I3, 27I4, 27I1T, 27I2T, 27I3T, 27I4T, 27I1RS, 27I2RS, 27I3RS, 27I4RS	Section 4
	59I1, 59I2, 59I3, 59I4, 59I1T, 59I2T, 59I3T, 59I4T, 59I1RS, 59I2RS, 59I3RS, 59I4RS	
Directional Elements (E32IV) and Miscellaneous Overcurrent Elements	(E32IV), 32GF, 32GR, 32PF, 32PR, 32QE, 32QF, 32QGE, 32QR, 32VE, F32P, F32Q, F32QG, F32V, R32P, R32Q, R32QG, R32V, 50GF, 50GR, 50P32, 50QF, 50QR	Section 4
Second-Harmonic Blocking	(HBL2TC), HBL2AT, HBL2BT, HBL2CT, HBL2T	Section 4
Definite-Time Overcurrent Elements	(50P1TC–50P4TC, 50A1TC–50A4TC, 50B1TC–50B4TC, 50C1TC–50C4TC, 50N1TC–50N4TC, 50G1TC–50G4TC, 50Q1TC–50Q4TC), 50P1T–50P4T, 50A1T–50A4T, 50B1T–50B4T, 50C1T–50C4T, 50N1T–50N4T, 50G1T–50G4T, 50Q1T–50Q4T	Section 4
Inverse-Time Overcurrent Elements	(51PTC, 51PSW, 51VRTC, 51VCTC, 51ATC, 51ASW, 51BTC, 51BSW, 51CTC, 51CSW, 51N1TC, 51N1SW, 51N2TC, 51N2SW, 51G1TC, 51G1SW, 51G2TC, 51G2SW, 51QTC, 51QSW), 51AS, 51AR, 51A, 51AT, 51BS, 51BR, 51B, 51BT, 51CS, 51CR, 51C, 51CT, 51PS, 51PR, 51P, 51PT, 51VR, 51VRR, 51VC, 51VCR, 51VRT, 51VCT, 51N1S, 51N1R, 51N1, 51N1T, 51N2S, 51N2R, 51N2, 51N2T, 51G1S, 51G1R, 51G1, 51G1T, 51G2S, 51G2R, 51G2, 51G2T, 51QS, 51QR, 51Q, 51QT	Section 4
Frequency Elements	27B81, FREQOK, 81D1–81D6, 81D1T–81D6T, (81RTC), 81R1–81R4T, 81RT, (81RFTC), 81RFP, 81RFT, FREQYOK, 81WY, 81WYT, (81WYTC), FREQZOK, 81WZ, 81WZT, (81WZTC)	Section 4, Appendix F
HIF and HIZ Logic	(HIZRST) LRA, LRB, LRC, LR3, 50GHIZ, 50GHIZA	Section 4

Table 7.10 Processing Order of Relay Elements and Logic (Top to Bottom) (Sheet 3 of 4)

Relay Elements and Logic (Related SELogic Control Equations Listed in Parentheses)	Order of Processing of the SELogic Control Equations (Listed in Parentheses) and Relay Word Bits	Reference Instruction Manual Section
Synchronism-Check Elements and Vs (BSYNCH)	(BSYNCH), 59VS, 59VP, 59VA, VDIFA, VDIFB, VDIFC, VDIFP, GENVHI, SSLOW, SFAST, SF, 25A1, 25A2, 25C	<i>Section 4</i>
Autosynchronism Elements	(FSYNCST), FSYNCACT, FSYNCTO, FRAISE, FLOWER, (VSYNCST), VSYNCACT, VSYNCTO, VRAISE, VLOWER	<i>Section 4</i>
Vector Shift Element	(78VSTC), 78VSO	<i>Section 4</i>
Power Elements	3PWR1, 3PWR2, 3PWR3, 3PWR4	<i>Section 4</i>
SSI Trigger	(SSL_TRIGGER)	<i>Section 12</i>
Trip and Switch-On-Fault Logic	(CLMON), SOTFE, (TR3P, TR3X, TRA, TRB, TRC, TRSOTF, ULTR3P, TRQL3P, TRQLA, TRQLB, TRQLC), TRIPA, TRIPB, TRIPC, TRIP3P, SOTFT, DD	<i>Section 4, Section 5</i>
Close Logic and Reclosing Relay	(CL3P, CLA, CLB, CLC, ULCL3P, ULCLA, ULCLB, ULCLC, 79RI3P, 79RIS3P, 79DTL3P, 79DTL3X, 79DLS3P, 79SKP3P, 79STL3P, 79BR3P, 79SEQ3P, 79CLS3P, 79RIA, 79RISA, 79DTLA, 79DLSA, 79SKPA, 79STLA, 79RSA, 79SEQA, 79CLSA, 79RIB, 79RISB, 79DTLB, 79DSB, 79SKPB, 79STLB, 79BRSB, 79SEQB, 79CLSB, 79RIC, 79RISC, 79DTLC, 79DLSC, 79SKPC, 79STLC, 79BRSC, 79SEQC, 79CLSC), 79SEQA, 79SEQB, 79SEQC, RCSF3P, RCSFA, RCFSB, RCFSC, CFA, CFB, CFC, CF3P, RSTMNA, RSTMNB, RSTMNC, RSTMN3P, OPTMNA, OPTMNB, OPTMNC, OPTMN3P, SH0A, SH0B, SH0C, SH03P, SH1A, SH1B, SH1C, SH13P, SH2A, SH2B, SH2C, SH23P, SH3A, SH3B, SH3C, SH33P, SH4A, SH4B, SH4C, SH43P, 79RSA, 79RSB, 79RSC, 79RS3P, 79CYA, 79CYB, 79CYC, 79CY3P, 79LOA, 79LOB, 79LOC, 79LO3P, CLOSEA, CLOSEB, CLOSEC, CLOSE3P	<i>Section 6</i>
Voltage Sag/Swell/Interruption Elements	SAGA, SAGB, SAGC, SAG3P, SWA, SWB, SWC, SW3P, INTA, INTB, INTC, INT3P	<i>Section 4</i>
SELogic Variables and counters	(SV01–SV64, SC01R–SC16R, SC01LD–SC16LD, SC01CU–SC16CU, SC01CD–SC16CD) SV01T–SV64T, SC01QU–SC16QU, SC01QD–SC16QD	<i>Section 7</i>
Fault Detector for Target Logic and Metering (FAULT)	(FAULT)	<i>Section 5</i>
Settings Group Control (SS1–SS8)	(SS1–SS8), SG1–SG8	<i>Section 7</i>
Breaker Monitor (BKMON, BKCLS)	(BKMON3P, BKMONA, BKMONB, BKMONC), BCWA, BCWB, BCWC, BCW	<i>Section 8</i>
Target Logic (involved phase)	PHASE_A, PHASE_B, PHASE_C	<i>Section 5</i>
Target Logic Equations	(TLED_01 – TLED_24)	<i>Section 5</i>
Event Report Triggering Equations	(ER, HIFER)	<i>Section 12</i>
High-Impedance Fault SELogic Settings	(HIFMODE, HIFFRZ, HIFITUNE)	<i>Section 4</i>
Trip/Close Outputs	(RCTR1, RCTR2, RCTR3, RCCL1, RCCL2, RCCL3), RCTR1X, RCCL1X, RCTR2X, RCCL2X, RCTR3X, RCCL3X, XS_TRIP1, XS_CLOS1, XS_TRIP2, XS_CLOS2, XS_TRIP3, XS_CLOS3	<i>Section 2, Section 7</i>
Reset Equations	(RSTTRGT, RST_DEM, RST_PDM, RST_BK, RST_HIS, RSTENE, RST_MML, RST_HAL, RSTMSCNT)	<i>Section 5, Section 8, Section 9, Appendix E</i>
Software Alarm Equation	(SALARM)	<i>Section 9</i>

Table 7.10 Processing Order of Relay Elements and Logic (Top to Bottom) (Sheet 4 of 4)

Relay Elements and Logic (Related SELOGIC Control Equations Listed in Parentheses)	Order of Processing of the SELOGIC Control Equations (Listed in Parentheses) and Relay Word Bits	Reference Instruction Manual Section
Transmit MIRRORED BITS Communications (TMB1A–TMB8A, TMB1B–TMB8B)	(TMB1A–TMB8A, TMB1B–TMB8B)	<i>Appendix D</i>
Contact Outputs	(OUT101–OUT108, OUT201–OUT202), OUT101–OUT108, OUT201–OUT202	<i>Section 7</i>
PMU Trigger Equations (TREA1–4, PMTRIG)	(PMTRIG, TREA1–4)	<i>Appendix J</i>
Trip, Target LEDs	TRIPLED, TLED_01–TLED_24	<i>Section 5, Section 11</i>
PMU Status	PMDOOK	<i>Appendix J</i>
HIZ fault detection	HIFREC	<i>Section 4</i>
Clear Target Reset and Pulsed Pushbutton Elements	TRGTR, PB01_PUL–PB12_PUL	<i>Section 5, Section 11</i>
Ethernet Link Status	LINK5, LINK5A, LINK5B, LNKFAIL, P5ASEL, P5BSEL	<i>Section 10</i>

Table 7.11 is processed separately from the list in *Table 7.10*. They can be thought of as being processed just before (or just after) *Table 7.10*.

Table 7.11 Asynchronous Processing Order of Relay Elements

Relay Elements and Logic (Related SELOGIC Control Equations Listed in Parentheses)	Order of processing of the SELOGIC Control Equations (Listed in Parentheses) and Relay Word Bits	Reference Instruction Manual Section
Voltage Input Configuration	VSELY, VSELZ	<i>Section 9</i>
Demand Ammeters	QDEM, GDEM, NDEM, PDEM	<i>Section 8</i>
IRIG-B and Synchrophasor Status	TIRIG, TSOK, TQUAL1–TQUAL4, DST, DSTP, LPSECP, LPSEC	<i>Appendix J</i>
Simple Network Time Protocol Status	TSNTPP, TSNTPB	<i>Section 10</i>
MIRRORED BITS Communications Element Status	RBADA, CBADA, RBADB, CBADB	<i>Appendix D</i>
Breaker Remote Control Bits	OC3, OCA, OCB, OCC, CC3, CCA, CCB, CCC	<i>Section 10</i>
Local Control Switches	LB01–LB16	<i>Section 7</i>
Remote Control Switches	RB01–RB32	<i>Section 7</i>
Test Database command	TESTDB	<i>Section 10</i>
Target Reset	TRGTR	<i>Section 5</i>
Alarm processing	HALARM, HALARML, HALARMP, HALARMA, BADPASS, CHGPASS, GRPSW, SETCHG, ACCESS, ACCESSP, PASNVAL, PASSDIS	<i>Section 7, Section 13, Appendix M</i>
Battery Charger	DISTST, CHRGG, DISCHG, BTFAIL, TOSLP	<i>Section 8</i>
MACsec Indicators	MSEN, MSOK, MSINTG, MS_EANDI, MSCSDP, MSBAD	<i>Appendix M</i>

This page intentionally left blank

Section 8

Metering and Monitoring

Introduction

The SEL-651R-2 Recloser Control includes extensive metering features and monitoring functions. The metering functions facilitate power system planning and operation, while the monitoring functions aid in maintenance planning and electrical load forecasting.

The metering functions include:

- *Fundamental (Instantaneous) Metering on page 8.2*
- *Demand Metering on page 8.6*
- *Energy Metering on page 8.15*
- *Maximum/Minimum Metering on page 8.17*
- *Harmonics and True RMS Metering on page 8.21*
- *Synchrophasor Metering on page 8.22*
- *High-Impedance Fault Metering on page 8.22*

The monitoring functions include:

- *Breaker/Recloser Contact Wear Monitor on page 8.23*
- *Battery System Monitor on page 8.42*
- *Load Profile Report on page 8.47*

This section explains each of these features.

Dependence on Y and Z Voltage Inputs, Phase Connection Settings, and Scaling

The SEL-651R-2 is configured with six voltage inputs, labeled V1Y, V2Y, V3Y (called the “Y-side”); and V1Z, V2Z, V3Z (called the “Z-side”). Global settings determine which voltage(s) are used for the metered quantities that involve a voltage signal. Additionally, global current and voltage connection settings allow phase rolling of the current and voltage inputs (see *Current and Voltage Connections (Global Settings) on page 9.28*).

All metering and monitoring functions use the rolled voltages and currents, and the voltage signal names become VAY, VBY, VCY, VAZ, VBZ, and VCZ.

All metering functions are calculated in primary quantities, as determined by the CTR, CTRN, PTRY, and PTRZ Group settings. See *Settings Explanations on page 9.27* for details on these ratio settings.

Table 8.1 lists the metering quantities and which of the Global settings affect them.

Table 8.1 Metering Quantities Affected by Global Settings CTPOL, EPHANT, VSELECT, or FSELECT

Quantity	Affected by Global Settings:	Effect
Fundamental Current:		
Instantaneous	CTPOL (CT polarity)	Phase angle—180-degree shift
Demand	None	Not affected
Peak demand	None	Not affected
RMS Current	None	Not affected
Fundamental Voltage:		
Instantaneous	EPHANT (Phantom voltage enable)	Generate balanced three-phase phantom voltages from one voltage terminal
RMS Voltage	None	Not affected
Sequence Components:		
Voltage	EPHANT	Shutdown calculations for terminals that have EPHANT enabled
Frequency:		
System Frequency	FSELECT (Frequency source selection)	Voltage channel (V1Y, V2Y, or V3Y for FSELECT = VY; V1Z, V2Z, or V3Z for FSELECT = VZ) for frequency measurement
Power:		
Instantaneous	CTPOL, EPHANT or VSELECT	Power direction and voltage source
Power Factor	CTPOL, EPHANT or VSELECT	Power direction and voltage source
Demand	CTPOL, EPHANT or VSELECT	Power direction and voltage source
Peak Demand	CTPOL, EPHANT or VSELECT	Power direction and voltage source
Average Power:		
Real	CTPOL, VSELECT	Power direction and voltage source
Energy:		
Real	CTPOL, EPHANT or VSELECT	Power direction and voltage source
Reactive	CTPOL, EPHANT or VSELECT	Power direction and voltage source
Total Harmonic Distortion:		
Currents	None	Not affected
Voltages	None	Not affected
Harmonics:		
Currents	None	Not affected
Voltages	None	Not affected

Fundamental (Instantaneous) Metering

Description

The SEL-651R-2 performs current, voltage, symmetrical component, and power metering through use of the fundamental (filtered) signals obtained from the same cosine filter that is used in the protective relay algorithms. These values respond to the fundamental signal at the measured system frequency, which is usually near 50 Hz or 60 Hz. Frequency tracking ensures that frequency variations do not adversely affect metering accuracy.

The fundamental metering function updates the metering values approximately twice per second.

The SEL-651R-2 converts the metered values to primary units by using the current transformer ratio settings (CTR and CTRN) and potential transformer ratio settings (PTRY and PTRZ). The PTRY setting is entered in an adjusted

fashion when low-energy analog (LEA) inputs are present, as described in *Potential Transformer (PT) Ratios (Group Settings)* on page 9.42. If LEA inputs are in use, the actual primary to secondary ratio of the voltage divider must be scaled down before entry as the PTRY setting.

The metered values are available in several forms:

- Serial port ASCII communications (see *MET Command (Metering Data)* on page 10.60)
- Serial port Fast Meter communications (see *Appendix C: Compressed ASCII Commands*)
- Serial port DNP3 (see *Reference Data Map* on page E.30)
- Front-panel LCD (see *Front-Panel Menus and Screens* on page 11.4)

Appendix G: Analog Quantities lists certain meter values that are available for:

- Display points (see *Rotating Display* on page 11.13)
- Load Profile Recorder (see *Load Profile Report* on page 8.47)
- SELOGIC Analog Comparisons and Checks (see *Analog Quantities* on page 7.2 and *Analog Comparators and Checks* on page 7.6)

See *Specifications* on page 1.9 for a listing of the fundamental metering accuracy in the SEL-651R-2.

These fundamental quantities are used in the Instantaneous Metering quantities, as well as the Demand, Energy, and Maximum/Minimum Metering functions, described later in this section.

Because the fundamental quantities are filtered to the power system frequency, they are immune to signal energy at dc and harmonic frequencies.

Symmetrical component unbalance ratios I2/I1 and I0/I1 (available in *Table G.1* as analog quantities I2I1 and I0I1, respectively) are calculated when I1 is greater than or equal to 0.02 A secondary. When positive-sequence current I1 is less than 0.02 A secondary, analog quantities I2I1 and I0I1 are forced to 0.000. Analog quantities I2I1 and I0I1 are clamped at a maximum value of 30.000.

Harmonics and True RMS Metering on page 8.21, use the full signal spectrum (except dc) in the calculations. RMS metering quantities may differ from fundamental metering quantities if the system contains harmonic energy.

Effect of Global Settings EGND SW, EPHANT, VSELECT, FSELECT, and METHRES on Fundamental Metering Functions

Ground Switch Option

GLOBAL SETTING EGND SW
See Ground Switch Logic on page 4.117.

NOTE: Harmonics and rms metering functions are not affected by the EGND SW setting.

Global setting EGND SW is normally set to Y in the SEL-651R-2. This enables the ground switch logic for protection functions and fundamental current metering functions.

In fundamental metering, setting EGND SW affects how the IG quantity is derived and how it relates to the IN and 3IO quantities. These quantities (IN, 3IO, IG) are available in the various metering output formats, such as the serial port MET command.

Fundamental Metering When EGND SW := Y

Use this selection when the neutral current input channel IN is wired residually (see *Figure 2.54* and *Figure 2.57* for sample configurations) and measures the zero-sequence current of the power system. The IA, IB, and IC current inputs are also capable of measuring the zero-sequence current, $3I_0 = IA + IB + IC$.

Because the IN channel is more sensitive to small currents, it is more accurate for metering measurements. When currents are higher than the range of the IN channel, the $3I_0$ quantity is more accurate, because the IN channel will saturate.

Therefore, in the SEL-651R-2 fundamental metering subsystem, quantity IG is automatically switched between IN and $3I_0$, depending on the present size of the signal being measured. This is similar to the behavior of the IG quantity used in the overcurrent elements 50G1, 51G2, etc., when EGND SW := Y.

If the current transformer ratio setting for the IN channel (CTRN) is different than the phase channels IA, IB, and IC (CTR), the proper ratio is used for each signal and the IG quantity is truly representing primary amperes.

Thus, when EGND SW := Y, fundamental metering quantity IG will exactly match IN for small signals and $3I_0$ for large signals.

Fundamental Metering When EGND SW := N

Use this selection when the neutral current input channel IN is not connected, or is not connected to a current source related to the phase channels IA, IB, IC.

In this mode, current input channel IN is not coupled with the fundamental metering quantity IG. Thus, when EGND SW := N, fundamental metering quantity IG matches $3I_0$ at all times.

Phantom Voltage Function

A phantom setting allows three-phase voltages to be generated from a single metered quantity and the power quantities to be calculated from the generated voltages. The single-phase voltage must be connected to terminal V1Y or V1Z.

Global setting VYCONN or VZCONN is set as shown in *Table 8.2*, depending on the connected voltage signals. The magnitude adjustment factor is 1 for phase-to-neutral signals, and $1/\sqrt{3}$ to convert phase-to-phase signals to phase-to-neutral signals.

Table 8.2 Phantom Voltage Adjustments (Sheet 1 of 2)

Voltage Connected V1Y-N or V1Z-N (Becomes "Reference" Voltage)	Setting VYCONN or VZCONN	Magnitude and Phase Displacement Adjustment, Multiplied By Reference Voltage to Create V_{phnt}	
		Systems With ABC Rotation	Systems With ACB Rotation
V_A	A	$1\angle 0^\circ$	$1\angle 0^\circ$
V_B	B	$1\angle 120^\circ$	$1\angle (-120)^\circ$
V_C	C	$1\angle (-120)^\circ$	$1\angle 120^\circ$
V_{AB}	AB	$\frac{1}{\sqrt{3}}\angle -30^\circ$	$\frac{1}{\sqrt{3}}\angle 30^\circ$


Table 8.2 Phantom Voltage Adjustments (Sheet 2 of 2)

Voltage Connected V1Y-N or V1Z-N (Becomes "Reference" Voltage)	Setting VYCONN or VZCONN	Magnitude and Phase Displacement Adjustment, Multiplied By Reference Voltage to Create V_{phnt}	
		Systems With ABC Rotation	Systems With ACB Rotation
V_{BC}	BC	$\frac{1}{\sqrt{3}} \angle 90^\circ$	$\frac{1}{\sqrt{3}} \angle -90^\circ$
V_{CA}	CA	$\frac{1}{\sqrt{3}} \angle -150^\circ$	$\frac{1}{\sqrt{3}} \angle 150^\circ$

The phantom voltage V_{phnt} signal created using *Table 8.2* is labeled as VAY or VAZ, depending on the EPHANT setting. The recloser control derives B- and C-phase signals by rotating V_{phnt} by either 120 or -120, depending on the phase rotation setting PHROT.


NOTE: Phantom voltages can only be enabled on one set of terminals at a time.

Figure 8.1 shows an example of the phantom voltage function with ABC phase rotation.



From Table

$$\vec{V}_{\text{phnt}} = V_{BCZ} \cdot \frac{1}{\sqrt{3}} \angle 90^\circ$$



Create Three Phasors From V_{phnt}

$$\begin{aligned} V_{CZ} &= V_{\text{phnt}} \cdot 1 \angle 120^\circ \\ V_{AZ} &= V_{\text{phnt}} \\ V_{BZ} &= V_{\text{phnt}} \cdot 1 \angle -120^\circ \end{aligned}$$

Figure 8.1 Example Phasor Diagram of Phantom Voltage Adjustment

When the phantom voltage option is being used (i.e., EPHANT is set to VY or VZ), the fundamental power and energy quantities are based on the derived phantom voltages.

When the phantom voltage option is being used (i.e., EPHANT is set to VY or VZ), symmetrical components (positive-, negative-, and zero-sequence voltages) are not calculated. In the example shown in *Figure 8.1*, EPHANT := VZ, thus V1Z, V2Z, and 3V0Z are set to zero internally, and they

NOTE: The phantom voltage settings have no effect on the protection elements in the SEL-651R-2. See Voltage Elements on page 4.35.

are not displayed in the **MET** command. These values are hidden because they would look like a perfectly balanced three-phase system, which may be misleading.

Phantom Voltage Option Not in Service

If phantom voltage generation is not enabled (i.e., **EPHANT := OFF**) and three-phase voltages are connected, Global setting **VSELECT** selects the voltage input terminals (**VY** or **VZ**) that are used to calculate power and energy quantities.

If Global setting **VSELECT := OFF** when **EPHANT := OFF**, power and energy metering is disabled.

Frequency Measurement Selection

Global setting **FSELECT** determines the voltage input terminal that is used to measure frequency. This setting is unaffected by the phantom voltage setting (see *Frequency Source Selection Setting (FSELECT) on page 9.33*).

METHRES Setting

The relay applies a small-signal cutoff threshold to the voltage and current signals, which may affect subsequent uses of the measurement (see *Small-Signal Cutoff for Metering on page 8.19*).

Demand Metering

The SEL-651R-2 offers the choice between two types of demand metering, settable with the Group setting:

EDEM := THM Thermal Demand Meter

or

EDEM := ROL Rolling Demand Meter

The demand metering settings (see *Table 8.3*) are available via the **SET** command (see *Table 9.1* and also *Settings Sheet page SET.10* at the end of *Section 9*). Also refer to *MET Command (Metering Data) on page 10.60* and *MET D (Demand Metering) on page 10.62*.

The SEL-651R-2 provides demand and peak demand metering for the following values:

Currents

I_{A, B, C ,N}

Input currents (A primary)

I_G

Ground Current (A primary; **IG = IN** or **3I₀**, see *Ground Switch Option on page 8.3*)

3I₂

Negative-sequence current (A primary)

If three-phase voltage signals are connected and the Global settings VYCONN, VZCONN, EPHANT, and VSELECT are properly made, the SEL-651R-2 provides demand metering for the following values:

Power		
$MVA_{A, B, C, 3P}$		Single-phase and three-phase megavolt-amperes, primary
$MW_{A, B, C, 3P}$	IN	Single-phase and three-phase megawatts, primary
$MW_{A, B, C, 3P}$	OUT	Single-phase and three-phase megawatts, primary
$MVAR_{A, B, C, 3P}$	IN	Single-phase and three-phase megavars, primary
$MVAR_{A, B, C, 3P}$	OUT	Single-phase and three-phase megavars, primary

where IN and OUT correspond to the standard relay convention of OUT for positive power, and IN for negative power. Global setting CTPOL can change the direction of power (and energy) metering (see *Table 8.1*).

If a single-phase voltage is connected, and the settings VYCONN, VZCONN, and EPHANT are properly made, the same demand values are available by using the phantom voltage feature (see *Fundamental (Instantaneous) Metering on page 8.2*). Power demand metering accuracy degrades when the phantom feature is used. The accuracy error is proportional to the amount of system load unbalance and the zero-sequence source impedance.

Depending on enable setting EDEM, these demand and peak demand values are thermal demand or rolling demand values. The differences between thermal and rolling demand metering are explained in the following subsection.

Comparison of Thermal and Rolling Demand Meters

The example in *Figure 8.2* shows the response of thermal and rolling demand meters to a step current input. The current input is at a magnitude of zero and then suddenly goes to an instantaneous level of 1.0 per unit (a “step”).




Figure 8.2 Response of Thermal and Rolling Demand Meters to a Step Input (Setting DMTC = 15 Minutes)

Thermal Demand Meter Response (EDEM := THM)

The response of the thermal demand meter in *Figure 8.2* (middle) to the step current input (top) is analogous to the series RC circuit in *Figure 8.3*.




Figure 8.3 Voltage V_S Applied to Series RC Circuit

In the analogy:

Voltage V_S in *Figure 8.3* corresponds to the step current input in *Figure 8.2* (top).

Voltage V_C across the capacitor in *Figure 8.3* corresponds to the response of the thermal demand meter in *Figure 8.2* (middle).

If voltage V_S in *Figure 8.3* has been at zero ($V_S = 0.0$ per unit) for some time, voltage V_C across the capacitor in *Figure 8.3* is also at zero ($V_C = 0.0$ per unit). If voltage V_S is suddenly stepped up to some constant value ($V_S = 1.0$ per unit), voltage V_C across the capacitor starts to rise toward the 1.0 per unit value. This voltage rise across the capacitor is analogous to the response of the thermal demand meter in *Figure 8.2* (middle) to the step current input (top).

NOTE: The examples in this section discuss demand current, but MVA, MW, and MVAR demand values are also available, as stated at the beginning of this subsection.

In general, because voltage V_C across the capacitor in *Figure 8.3* cannot change instantaneously, the thermal demand meter response is not immediate either for the increasing or decreasing applied instantaneous current. The thermal demand meter response time is based on the demand meter time constant setting DMTC (see *Table 8.3*). Note in *Figure 8.2*, the thermal demand meter response (middle) is at 90 percent (0.9 per unit) of full applied value (1.0 per unit) after a time period equal to setting $DMTC := 15$ minutes, referenced to when the step current input is first applied.

The SEL-651R-2 updates thermal demand values approximately every 2 seconds.

Rolling Demand Meter Response (EDEM := ROL)

The response of the rolling demand meter in *Figure 8.2* (bottom) to the step current input (top) is calculated with a sliding time-window arithmetic average calculation. The width of the sliding time window is equal to the demand meter time constant setting DMTC (see *Table 8.3*). Note in *Figure 8.2*, the rolling demand meter response (bottom) is at 100 percent (1.0 per unit) of full applied value (1.0 per unit) after a time period equal to setting $DMTC := 15$ minutes, referenced to when the step current input is first applied.

The rolling demand meter integrates the applied signal, such as step current, input in 5-minute intervals. The integration is performed approximately every 2 seconds. The average value for an integrated 5-minute interval is derived and stored as a 5-minute total. The rolling demand meter then averages a number of the 5-minute totals to produce the rolling demand meter response. In the *Figure 8.2* example, the rolling demand meter averages the three latest 5-minute totals because setting $DMTC = 15$ ($15/5 = 3$). The rolling demand meter response is updated every 5 minutes, after a new 5-minute total is calculated.

The following is a step-by-step calculation of the rolling demand response example in *Figure 8.2* (bottom).

Time = 0 Minutes

Presume that the instantaneous current has been at zero for quite some time before “Time = 0 minutes” or that the demand meters were recently reset. The three 5-minute intervals in the sliding time-window at “Time = 0 minutes” each integrate into the following 5-minute totals:

5-Minute Totals	Corresponding 5-Minute Interval
0.0 per unit	-15 to -10 minutes
0.0 per unit	-10 to -5 minutes
0.0 per unit	-5 to 0 minutes
0.0 per unit	

Rolling demand meter response at “Time = 0 minutes” = $0.0/3 = 0.0$ per unit.

Time = 5 Minutes

The three 5-minute intervals in the sliding time-window at “Time = 5 minutes” each integrate into the following 5-minute totals:

5-Minute Totals	Corresponding 5-Minute Interval
0.0 per unit	-10 to -5 minutes
0.0 per unit	-5 to 0 minutes
1.0 per unit	0 to 5 minutes
1.0 per unit	

Rolling demand meter response at “Time = 5 minutes” = $1.0/3 = 0.33$ per unit.

Time = 10 Minutes

The three 5-minute intervals in the sliding time-window at “Time = 10 minutes” each integrate into the following 5-minute totals:

5-Minute Totals	Corresponding 5-Minute Interval
0.0 per unit	-5 to 0 minutes
1.0 per unit	0 to 5 minutes
1.0 per unit	5 to 10 minutes
2.0 per unit	

Rolling demand meter response at “Time = 10 minutes” = $2.0/3 = 0.67$ per unit.

Time = 15 Minutes

The three 5-minute intervals in the sliding time-window at “Time = 15 minutes” each integrate into the following 5-minute totals:

5-Minute Totals	Corresponding 5-Minute Interval
1.0 per unit	0 to 5 minutes
1.0 per unit	5 to 10 minutes
1.0 per unit	10 to 15 minutes
3.0 per unit	

Rolling demand meter response at “Time = 15 minutes” = $3.0/3 = 1.0$ per unit.

Demand Meter Settings

Table 8.3 Demand Meter Settings and Settings Range


Setting	Definition	Range
EDEM	Demand meter type	THM = thermal ROL = rolling
DMTC	Demand meter time constant	5, 10, 15, 30, or 60 minutes
PDEMP	Phase demand current pickup	0.10–3.20 A secondary
NDEMP	Neutral ground demand current pickup ^a	0.005–0.640 A secondary
GDEMP	Ground demand current pickup ^b	0.005–3.200 A secondary
QDEMP	Negative-sequence demand current pickup	0.10–3.20 A secondary

^a NDEMP is only available when Global setting EGNDWS := N.

^b GDEMP setting range shown is for factory-default settings, with EGNDWS := Y, and CTR = CTRN := 1000. See Settings Sheet page SET.40 at the end of Section 9 for details.

NOTE: Changing setting EDEM or DMTC resets the demand meter values to zero. This also applies to changing the active settings group, and setting EDEM or DMTC is different in the new active settings group. Demand current pickup settings PDEMP, NDEMP, GDEMP, and QDEMP can be changed without affecting the demand meters.

The demand current pickup settings in *Table 8.3* are applied to demand current meter outputs as shown in *Figure 8.4*. For example, when residual ground demand current $I_{G(DEM)}$ goes above corresponding demand pickup GDEMP, Relay Word bit GDEM asserts to logical 1. Use these demand current logic outputs (PDEM, NDEM, GDEM, and QDEM) to alarm for high loading or unbalance conditions. Use them in other schemes such as the following example.



① NDEM is only functional when Global setting EGNDWS := N.

Figure 8.4 Demand Current Logic Outputs

Demand Current Logic Output Application: Raise Pickup for Unbalance Current

During times of high loading, the residual ground overcurrent elements can see relatively high unbalance current I_G ($I_G = 3I_0$). To avoid tripping on unbalance current I_G , use Relay Word bit GDEM to detect the residual ground (unbalance) demand current $I_{G(DEM)}$ and effectively raise the pickup of the residual ground time-overcurrent element 51G1T. This is accomplished with the following settings from *Table 8.3*, pertinent residual ground overcurrent element settings, and SELOGIC control equation torque-control setting 51G1TC:

EDEM := THM
DMTC := 5
GDEMP := 1.000
51G1JP := 1.50
50G5P := 2.30
51G1TC := NOT(GDEM) OR GDEM AND 50G5
51G1SW := 0

Refer to *Figure 8.4*, *Figure 8.5*, and *Figure 4.22*.




Figure 8.5 Raise Pickup of Residual Ground Time-Overcurrent Element for Unbalance Current

Residual Ground Demand Current Below Pickup GDEMP

When unbalance current I_G is low, unbalance demand current $I_{G(DEM)}$ is below corresponding demand pickup $GDEMP = 1.000$ A secondary, and Relay Word bit GDEM is deasserted to logical 0. This results in SELOGIC control equation torque-control setting 51G1TC being in the state:

$$\begin{aligned}
 51G1TC &:= \text{NOT}(GDEM) \text{ OR } GDEM \text{ AND } 50G5 \\
 &:= \text{NOT (logical 0)} \text{ OR (logical 0) AND 50G5} \\
 &:= \text{logical 1}
 \end{aligned}
 \tag{Equation 8.1}$$

Thus, the residual ground time-overcurrent element 51G1T operates on its standard pickup:

$$51G1JP := 1.500 \text{ A Secondary} \quad \text{Equation 8.2}$$

If a ground fault occurs, the residual ground time-overcurrent element 51G1T operates with the sensitivity provided by pickup $51G1JP := 1.500 \text{ A}$ secondary. The thermal demand meter, even with setting DMTC = 5 minutes, does not respond fast enough to the ground fault to make a change to the effective residual ground time-overcurrent element pickup—it remains at 1.500 A secondary. Demand meters respond to more slow-moving general trends.

Residual Ground Demand Current Goes Above Pickup GDEMP

When unbalance current I_G increases, unbalance demand current $I_{G(DEM)}$ follows, going above corresponding demand pickup $GDEMP = 1.000 \text{ A}$ secondary, and Relay Word bit GDEM asserts to logical 1. This results in SELLOGIC control equation torque-control setting 51GTC being in the state:

$$\begin{aligned} 51G1TC &:= \text{NOT}(GDEM) \text{ OR } GDEM \text{ AND } 50G5 \\ &:= \text{NOT (logical 1)} \text{ OR (logical 1) AND } 50G5 \\ &:= \text{logical 0 OR } 50G5 \\ &:= 50G5 \end{aligned} \quad \text{Equation 8.3}$$

Thus, the residual ground time-overcurrent element 51G1T operates with an effective, less-sensitive pickup:

$$50G5P := 2.30 \text{ A Secondary} \quad \text{Equation 8.4}$$

The reduced sensitivity keeps the residual ground time-overcurrent element 51G1T from tripping on higher unbalance current I_G .

Residual Ground Demand Current Goes Below Pickup GDEMP Again

When unbalance current I_G decreases again, unbalance demand current $I_{G(DEM)}$ follows, going below corresponding demand pickup $GDEMP = 1.000 \text{ A}$ secondary, and Relay Word bit GDEM deasserts to logical 0. This results in SELLOGIC control equation torque-control setting 51G1TC being in the state:

$$\begin{aligned} 51G1TC &:= \text{NOT}(GDEM) \text{ OR } GDEM \text{ AND } 50G5 \\ &:= \text{NOT (logical 0)} \text{ OR (logical 0) AND } 50G5 \\ &:= \text{logical 1} \end{aligned} \quad \text{Equation 8.5}$$

Thus, the residual ground time-overcurrent element 51G1T operates on its standard pickup again:

$$51G1JP := 1.500 \text{ A secondary} \quad \text{Equation 8.6}$$

View or Reset Demand Metering Information

Via Serial Port

The **MET D** command displays demand and peak demand metering (see *MET Command (Metering Data), MET D (Demand Metering)* on page 10.62).

The **MET RD** command resets the demand metering values. The **MET RP** command resets the peak demand metering values.

After demand values are reset, if setting EDEM := ROL, there may be a delay of as long as two times the DMTC setting before the demand values are updated.

Via Front Panel

The information and reset functions available via the previously discussed serial port commands **MET D**, **MET RD**, and **MET RP** are also available via the front-panel menu (see *Human-Machine Interface* on page 11.2).

Via DNP3 or Modbus

The demand and peak demand metering values are available via DNP3 and Modbus. See the Demand Metering and Peak (Demand) Metering section of *Table G.1*.

The DNP3 binary output DRST_DEM and DRST_PDM can be used to reset the demand metering and peak demand metering, respectively. These controls are similar in function to the **MET RD** and **MET RP** commands. See *Appendix E: DNP3 Communications* for more details.

The Modbus protocol can be used to reset the demand metering and peak demand metering, with functions similar to the **MET RD** and **MET RP** commands. There are two methods available:

- Writing to the Reset Demands or Reset Demand Peaks output coil.
- Writing a specific analog value to the RSTDAT register.

See *Appendix K: Modbus RTU and TCP Communications* for details.

Via Fast Meter or IEC 61850

The demand and peak demand metering values are available via Fast Meter and IEC 61850. See the Demand Metering and Peak (Demand) Metering section of *Table G.1*.

Reset Via SELOGIC Control Equation

The RST_DEM and RST_PDM SELOGIC control equation settings can be used to reset the demand metering and peak demand metering respectively. The relay resets the function when the setting first asserts (rising edge, e.g., a logical 0 to a logical 1 transition).

Example Application of RSTDEM and RSTPDM

A control scheme requires:

- Demand metering to be reset when control input IN106 asserts, or when SV12T asserts.
- Peak demand metering to be reset when control input IN106 asserts, or when remote bit RB14 asserts.

NOTE: To avoid unexpected clearing of metering data, the proposed SELOGIC control equations should be tested to ensure they do not assert after relay power-up.

Make the logic settings in the Global settings of the relay:

RSTDEM = R_TRIG IN106 OR R_TRIG SV12T

RSTPDM = R_TRIG IN106 OR R_TRIG RB14

The “R_TRIG” rising edge operators ensure that a maintained logical 1 on IN106 does not prevent SV12T from resetting the demand metering, and does not prevent RB14 from resetting the peak demand metering.

Demand Metering Updating and Storage

The SEL-651R-2 updates demand values approximately every two seconds.

The SEL-651R-2 stores peak demand values to nonvolatile storage once per day and overwrites the previous stored value if it is exceeded. Should the recloser control lose control power, it will restore the peak demand values saved by the relay at 23:50 hours on the previous day.

Demand metering peak recording is momentarily suspended when SELOGIC control equation setting FAULT is asserted (= logical 1). See the explanation for the FAULT setting in *Maximum/Minimum Metering Update and Storage on page 8.18*.

Energy Metering

If three-phase voltages signals are connected and the Global settings VYCONN, VZCONN, EPHANT, and VSELECT are properly made, the SEL-651R-2 provides energy metering for the following values:

MWH _{A, B, C, 3P}	IN	Single-phase and three-phase megawatt-hours, primary
MWH _{A, B, C, 3P}	OUT	Single-phase and three-phase megawatt-hours, primary
MVARH _{A, B, C, 3P}	IN	Single-phase and three-phase megavolt-ampere reactive hours, primary
MVARH _{A, B, C, 3P}	OUT	Single-phase and three-phase megavolt-ampere reactive hours, primary

where IN and OUT correspond to the standard relay convention of OUT for positive power, and IN for negative power. Global setting CTPOL can change the direction of energy (and power) metering. See *Table 8.1*.

If a single-phase voltage is connected, and the settings VYCONN, VZCONN, and EPHANT are properly made, the same energy values are available by using the phantom voltage feature (see *Fundamental (Instantaneous) Metering on page 8.2*). Energy metering accuracy degrades when the phantom feature is used. The accuracy error is proportional to the amount of system load unbalance and the zero-sequence source impedance.

View or Reset Energy Metering Information

Via Serial Port

The **MET E** command displays accumulated single- and three-phase megawatt and megavolt-ampere reactive hours. The **MET RE** command resets the accumulated single- and three-phase megawatt and megavolt-ampere reactive hours (see *MET Command (Metering Data) on page 10.60, MET E (Energy Metering) on page 10.63*).

Via Front Panel

The information and reset functions available via the previously discussed serial port commands **MET E** and **MET RE** are also available via the front-panel menu (see *Human-Machine Interface on page 11.2*).

Via DNP3 or Modbus

The energy metering values are available via DNP3 and Modbus. See the Energy Metering section of *Table G.1*.

The DNP3 binary output DRST_ENE can be used to reset the energy metering, and is similar in function to the **MET RE** command (see *Appendix E: DNP3 Communications*).

The Modbus protocol can be used to reset the energy metering, with functions similar to the **MET RE** command. Two methods are available:

- Writing to the Reset Energy Data output coil.
- Writing a specific analog value to the RSTDAT register.

See *Appendix K: Modbus RTU and TCP Communications* for details.

Via IEC 61850

The energy metering values are available via IEC 61850. See the Energy Metering section of *Table G.1*.

Reset Via SELOGIC Control Equation

The RST_ENE SELOGIC control equation setting can be used to reset the energy metering. The relay resets the function when the setting first asserts (rising edge, e.g., a logical 0 to a logical 1 transition).

Example Application of RST_ENE

NOTE: To avoid unexpected clearing of metering data, the proposed SELOGIC control equation should be tested to ensure it does not assert after relay power-up.

A control scheme requires energy metering to be reset when control input IN105 asserts, or when SV11T asserts.

Make the logic settings in the Global settings of the relay:

RST_ENE = R_TRIG IN105 OR R_TRIG SV11T

The “R_TRIG” rising edge operators ensure that a maintained logical 1 on IN105 does not prevent SV11T from resetting the energy metering.

Energy Metering Updating and Storage

The SEL-651R-2 updates energy values approximately every two seconds.

The SEL-651R-2 stores energy values to nonvolatile storage once per day and overwrites the previous stored value. Should the recloser control lose control power, it will restore the energy values saved by the relay at 23:50 hours on the previous day.

Accumulated energy metering values function like those in an electromechanical energy meter. When the energy meter reaches 99999.999 MWh or 99999.999 MVARh, the SEL-651R-2 starts over at zero.

Maximum/Minimum Metering

The SEL-651R-2 includes a Maximum/Minimum metering function that records the excursions of certain fundamental metering quantities (see below). The date and time stamps at which each quantity reached its maximum and minimum value are also reported.

View or Reset Maximum/Minimum Metering Information Via Serial Port

The **MET M** command displays Maximum/Minimum metering for the following values (see *MET M (Maximum/Minimum Metering) on page 10.64*):

Currents

$I_{A,B,C,N}$	Input currents (A primary)
I_G	Ground Current (A primary; $IG = IN$ or $3IO$, see <i>Ground Switch Option on page 8.3</i>)

Voltages

V_{AY}, V_{BY}, V_{CY}	Input voltages, Y-terminals (kV primary)
V_{AZ}, V_{BZ}, V_{CZ}	Input voltages, Z-terminals (kV primary)

Power

MW_{3P}	Three-phase megawatts
$MVAR_{3P}$	Three-phase megavolt-amperes reactive
MVA_{3P}	Three-phase megavolt-amperes

NOTE: If Global setting EPHANT := VY, the Y-terminal voltages are replaced by the calculated phantom voltages. Similarly, if EPHANT := VZ, the Z-terminal voltages are replaced by the calculated phantom voltages (see Phantom Voltage Function on page 8.4).

The **MET RM** command resets the Maximum/Minimum metering values.

The MW and MVAR maximum and minimum values can be negative or positive, indicating the range of power flow that has occurred since the last **MET RM** reset command. These functions simulate analog meter drag-hands, with the maximum value representing the upper drag-hand and the minimum value representing the lower drag-hand.

Table 8.4 shows the values that the recloser control would record for various power flow directions (either MW3P or MVAR3P).

Table 8.4 Operation of Maximum/Minimum Metering With Directional Power Quantities

If Power Varies		Recorded MAX	Recorded MIN
From:	To:		
9.7	16.2	16.2	9.7
-4.2	1.4	1.4	-4.2
-25.3	-17.4	-17.4	-25.3
-6.2	27.4	27.4	-6.2

(For simplicity, the date and time stamps are not shown here.)

Via Front Panel

The metering and reset functions available via serial port commands **MET M** and **MET RM** are also available via the front-panel menu (see *Human-Machine Interface on page 11.2*).

Reset Via DNP3 or Modbus Control

The DNP3 binary output DRST_MML can be used to reset the Maximum/Minimum metering, and is similar in function to the **MET RM** command (see *Appendix E: DNP3 Communications*).

The Modbus protocol can be used to reset the Maximum/Minimum metering, with methods that are similar in function to the **MET RM** command. Two methods are available:

- Writing to the Reset Max/Min output coil.
- Writing a specific analog value to the RSTDAT register.

See *Appendix K: Modbus RTU and TCP Communications* for details.

Reset Via SELOGIC Control Equation

The RST_MML SELOGIC control equation setting can be used to reset the Maximum/Minimum metering. The relay resets the function when the setting first asserts (rising edge, e.g., a logical 0 to a logical 1 transition).

Example Application of RST_MML

A control scheme requires Maximum/Minimum metering to be reset when control input IN104 asserts, or when SV10T asserts.

Make the logic settings in the Global settings of the relay:

RST_MML = R_TRIG IN104 OR R_TRIG SV10T

The R_TRIG rising edge operators ensure that a maintained logical 1 on IN104 does not prevent SV10T from resetting the energy metering.

The maximum/minimum metering function is intended to reflect normal load variations rather than fault conditions or outages. Therefore, the SEL-651R-2 updates maximum/minimum values only if Global SELOGIC setting FAULT is deasserted (= logical 0) and has been deasserted for at least 3600 cycles.

The factory-default setting is set with time-overcurrent element pickups:

FAULT := 51P OR 51G1

NOTE: To avoid unexpected clearing of metering data, the proposed SELOGIC control equation should be tested to ensure it does not assert after relay power-up.

Maximum/Minimum Metering Update and Storage

If there is a fault, 51P or 51G1 asserts and blocks updating of maximum/minimum metering values.

NOTE: SELOGIC control equation setting FAULT also controls other recloser control functions (see SELOGIC Control Equation Setting FAULT on page 5.18).

In addition to FAULT being deasserted for at least 3600 cycles, the following conditions must also be met:

- For voltage values V_{AY} , V_{BY} , V_{CY} , V_{AZ} , V_{BZ} , and V_{CZ} , the voltage is above the threshold: 25.0 V secondary (300 V base).
- For phase current values I_A , I_B , and I_C , the current is above the threshold: 0.01 A secondary.
- For neutral current value I_N , the current is above the threshold: 2 mA secondary.
- For ground current value I_G :
All three-phase currents I_A , I_B , and I_C are above threshold.
- For power values MW_{3P} , $MVAR_{3P}$, and MVA_{3P} :
All three-phase currents I_A , I_B , and I_C are above threshold, and the required voltages V_{AY} , V_{BY} , V_{CY} , or V_{AZ} , V_{BZ} , and V_{CZ} (depending on the EPHANT or VSELECT Global settings) are above threshold (see *Phantom Voltage Function on page 8.4*).
- The metering value is above the previous maximum or below the previous minimum for approximately one second.

The SEL-651R-2 stores maximum/minimum values to nonvolatile storage once per day and overwrites the previous stored value if that is exceeded. If the recloser control loses control power, it will restore the maximum/minimum values saved at 23:50 hours on the previous day.

Note: The values used by the maximum/minimum metering are the same fundamental metering values as used in the instantaneous metering function. The maximum/minimum metering function updates approximately twice per second. These values should be relatively immune to transient conditions.

Small-Signal Cutoff for Metering

Global setting METHRES controls how various metering functions respond when the metered value is small. Set METHRES to Y, N or E as explained below.

METHRES = Y

Make Global setting METHRES = Y to force instantaneous current and voltage metered values to zero when the applied signal is less than the values shown in *Table 8.5*.

VOLTAGE METERING THRESHOLDS

Calculate the metering threshold for 8 Vac LEA voltage inputs by using the threshold value 0.1 V as shown in Table 8.5:
 $0.0027 \text{ V} = 0.1 \text{ V} \cdot (8/300)$

Threshold values for other LEA voltage inputs are calculated similarly. See Voltage-Related Settings and LEA Inputs (Group Settings) on page 9.49 for more information.

Table 8.5 Metering Thresholds (Secondary Units)

Channels:	Metering Threshold
IA, IB, IC	0.005 A
IN	0.001 A
VAY, VBY, VCY VAZ, VBZ, VCZ	0.1 V (300 V nominal inputs)

The metered values are forced to zero on a phase-by-phase basis. For example, if IA is below the applicable threshold shown in *Table 8.5* but IB, IC, and IN are all above their respective thresholds, then the fundamental magnitude and angle for IA are forced to zero, but the metered values for IB, IC, and IN are unchanged.

When a fundamental value is forced to zero, other metering displays are also impacted. In the above example, the A-phase current inputs to metered sequence values, power calculations, demand calculations, and energy calculations are also forced to zero. The changes impact all nonharmonic meter reports available from any interface on the relay including ASCII reports, the webpages, Fast Meter reports, etc. The changes do not affect harmonics metering, protection, synchrophasors, or event reporting.

METHRES = N

Make Global setting METHRES = N to disable all meter threshold checks. When METHRES = N, some energy may be accumulated and some small value is input to the demand models even if the breaker is open.

METHRES = E

Make Global setting METHRES = E to force the inputs to the energy and power demand calculations to zero when currents drop below the thresholds shown in *Table 8.5* and when Relay Word bits 52AA, 52AB, 52AC, or 52A3P = 0. If 52AA, 52AB, 52AC, or 52A3P = 1 or current is above the levels shown in *Table 8.5*, then energy and power demand metering continue unaffected by any threshold check (see *Figure 8.6*). METHRES = E only impacts power demand and energy metering. Fundamental metering and current demand metering are not affected. Metered voltages are never forced to zero when METHRES = E.




Figure 8.6 Metering Threshold Logic for Energy and Demand Metering

Harmonics and True RMS Metering

The SEL-651R-2 is capable of measuring signal distortions as high as the 16th harmonic on the ten analog input channels.

The signals connected to the SEL-651R-2 terminals I1, I2, I3, IN, V1Y, V2Y, V3Y, V1Z, V2Z, and V3Z are first conditioned by analog low-pass filters, and then sampled at 32 times per power system cycle and placed into internal quantities with the following names:

- IA, IB, IC, IN
- VAY, VBY, VCY
- VAZ, VBZ, VCZ

according to the Global settings IPCONN, VYCONN, and VZCONN. See *Current and Voltage Connections (Global Settings) on page 9.28* for more details.

Every two seconds, a 1024-sample data set from each channel is processed to calculate:

- Fundamental root-mean-square (rms) magnitude (1st harmonic, in primary units)
- Harmonic content n , where $n = 2\text{--}16$ (in percent of fundamental)
- Total Harmonic Distortion (THD)
- True rms magnitude (in primary units)

Additionally, if Global setting VSELECT ≠ OFF:

- Average real power (in primary MW) is calculated.

Harmonic Metering

The harmonic calculations are visible in the serial port **MET H** command and through the front-panel **METER** menu. See *Section 10: Communications* for a sample **MET H** command response and *Section 11: Front-Panel Operations*. This command includes the fundamental rms, true rms, and THD values for each quantity, along with the individual harmonics.

The fundamental rms magnitude value is expressed in A primary for the current channels (IA, IB, IC, and IN) and kV primary for the voltage channels.

The individual harmonics (2nd–16th) are expressed as a percentage of the fundamental, with an upper limit of 500 percent.

There is no dc component calculated.

To avoid calculating meaningless harmonics during outages, if the fundamental magnitude of a channel is less than shown in *Table 8.6*, the harmonics and the THD calculations are set to zero for that channel.

Table 8.6 Harmonic and THD Calculation Thresholds

Channel	Threshold
IA, IB, IC	Setting CTR • 1 A • 0.02
IN	Setting CTRN • 0.2 A • 0.02
VAY, VBY, VCY	Setting PTRY • 300 V • 0.02
VAZ, VBZ, VCZ	Setting PTRZ • 300 V • 0.02

The THD quantities are available for control functions by using them in SELOGIC control equations as part of an analog comparison. See *Table G.1* for details. The THD quantities are calculated using the formula:

$$\text{THD}_q = \left(\sqrt{\left(\frac{\text{True RMS}_q}{\text{Fundamental RMS}_q} \right)^2 - 1} \right) \cdot 100$$

where q is the current or voltage quantity for which the THD is to be determined.

True RMS Metering

The true rms calculations are visible in the serial port **MET RMS** command and through the front-panel **METER** menu. The true rms value is expressed in A primary for the current channels (IA, IB, IC, and IN) and kV primary for the voltage channels. See *Section 10: Communications* for a sample **MET RMS** command response and *Section 11: Front-Panel Operations*.

The rms meter calculations include the average per-phase and three-phase real power in primary MW based on currents IA, IB, and IC, and voltages VAY, VBY, and VCY if Global setting VSELECT := VY; and voltages VAZ, VBZ, and VCZ if Global setting VSELECT := VZ. The phantom voltage setting, EPHANT, has no effect on the average power calculations.

The true rms calculations are based on the same 1024-sample data set that is used in the harmonics calculations. The true rms values are scalar quantities, therefore no phase angle or polarity sign is included.

The true rms current and voltage readings will differ from the fundamental rms magnitude calculated in the harmonics metering function if there is any harmonic energy content in the signal.

Similarly, the average power quantities will differ from the fundamental power quantities when there is harmonic energy in voltage or current signals. The average power quantities are directional, so they are affected by the Global CT Polarity setting CTPOL (see *Table 8.1*).

NOTE: When testing the SEL-651R-2, remember that the SEL-651R-2 protection functions (overcurrent elements, undervoltage elements, etc.) are based on fundamental rms values, not true rms values.

Synchrophasor Metering

View Synchrophasor Metering Information Via Serial Port

The **MET PM** command (see *MET PM (Synchrophasor Metering) on page 10.66*) displays the synchrophasor measurements. For more information, refer to *View Synchrophasors by Using the MET PM Command on page J.17*.

High-Impedance Fault Metering

View HIF Metering Information Via Command Line (Only Available in Relays That Support Arc Sense Technology)

The relay provides high-impedance fault detection data through the **MET HIF** command. The **MET HIF** command displays the instantaneous high-impedance alarm and fault detection values for each phase (ALG2_A, ALG2_B, and ALG2_C) as a percentage of their final pickup value. When an instantaneous value reaches 100 percent, the associated alarm/fault Relay Word bit (HIA2_A, HIA2_B, HIA2_C, HIF2_A, HIF2_B, or HIF2_C) asserts. The **MET HIF** command is available at Access Level 1 or higher. The command supports an optional number parameter 1–32767 that repeats the command the specified number of times.

If high-impedance fault detection is not enabled (EHIF = N), the response to the **MET HIF** command is “HIF Not Enabled”. If high-impedance fault detection is enabled (EHIF = Y) and any of the initial tuning Relay Word bits, ITUNE_A, ITUNE_B, or ITUNE_C, are asserted, the response is “HIF Algorithm Tuning in Progress”. The initial tuning period is determined by the TUNDUR setting. (See *High-Impedance Fault Detection (Arc Sense Technology)* on page 4.152 for details on high-impedance fault detection.)

Issuing the **MET HIF** command will display the following information, when the command is available:

```
=>>MET HIF <Enter>
FEEDER 1                               Date: 05/24/2024 Time: 21:40:25.256
STATION A                               Time Source: internal

          ALG.2A    ALG.2B    ALG.2C
Alarm (%)      NA      0.00      NA
Fault (%)     NA      0.00      NA

          A        B        C
SDI        24       24       22
SDIREF     31       25       25
d-value    35.00    35.00    35.00

Initial Tuning
          A        B        C
Tuning (%)  0.54    RESET    0.54
Start date   05/24/2024 RESET   05/24/2024
Start time   05:25:00  RESET   22:10:15
End date     RESET    RESET    RESET
End time     RESET    RESET    RESET

Last Reset Date and Time
          A        B        C
Date      05/15/2024 05/15/2024 05/15/2024
Time      21:41:27   21:41:27   21:41:27

=>>
```

Breaker/Recloser Contact Wear Monitor

The breaker/recloser contact wear monitor in the SEL-651R-2 provides information that helps in scheduling circuit breaker or recloser maintenance. This monitoring function accumulates the number of internal and external trip operations and integrates the number of close-open operations and the per-phase current during each opening operation. The SEL-651R-2 compares the integrated close-open information to a predefined breaker or recloser maintenance curve to calculate the percent contact wear on a per-phase basis. The SEL-651R-2 updates and stores the contact wear information and the number of trip operations in nonvolatile memory. You can view this information through the front-panel display and by communicating with the SEL-651R-2 through any serial communications port with a computer.

Individual phase Breaker Contact Wear bits, BCWA, BCWB, and BCWC, assert when the contact wear percentage on their respective phases reaches 100 percent. You can use these individual phase elements or the combined result of these elements, BCW (which asserts when BCWA or BCWB or BCWC assert), in a SELOGIC control equation to alarm or control other functions, such as block reclosing.

Involved phase and ground/earth fault information is also tabulated for each breaker or recloser operation.

This feature will be called “breaker monitor” for the remainder of this section and elsewhere in this instruction manual, except where a distinction must be made between breakers and reclosers.

The breaker monitor is enabled with the Global setting:

EBMON := Y or Y1

Extra settings and logic are also enabled (see Table 8.10 and Figure 8.14)

The breaker monitor settings in *Table 8.7* are available via the **SET G** command (see *Table 9.1*, the settings sheets at the end of *Section 9*, and *BRE Command (Breaker Monitor Data) on page 10.41*).

When setting **EBMON := N**, the breaker monitor is disabled from accumulating any new data. Any data previously recorded are unaffected and can still be accessed.

The breaker monitor is set with breaker or recloser maintenance information provided by the switchgear manufacturer. This breaker maintenance information lists the number of close/open operations that are permitted for a given current interruption level.

MULTI-RECLOSER INTERFACE

The BKMONx setting values in Table 9.15 are automatically set (and hidden), according to Global settings RECL_CFG and IPCONN, for the Multi-Recloser Interface (42-Pin) on page 2.96.

Table 8.7 Breaker Monitor Settings and Settings Ranges

Setting	Definition	Range
COSP1	Close/Open set point 1—maximum	0–65000 close/open operations
COSP2	Close/Open set point 2—middle	0–65000 close/open operations
COSP3	Close/Open set point 3—minimum	0–65000 close/open operations
KASP1	kA Interrupted set point 1—minimum	0.00–999.00 kA in 0.01 kA steps
KASP2	kA Interrupted set point 2—middle	0.00–999.00 kA in 0.01 kA steps
KASP3	kA Interrupted set point 3—maximum	0.00–999.00 kA in 0.01 kA steps
BKMON3P	SELOGIC control equation breaker monitor initiation settings	Relay Word bits referenced in <i>Appendix F: Relay Word Bits</i>
BKMONA		
BKMONB		
BKMONC		

Setting notes:

- COSP1 must be set greater than COSP2.
- COSP2 must be set greater than or equal to COSP3.
- KASP1 must be set less than KASP2.
- If COSP2 is set the same as COSP3, then KASP2 must be set the same as KASP3.
- KASP3 must be set at least 5 times (but no more than 100 times) the KASP1 setting value.
- KASP2 must be set less than or equal to KASP3.

Table 8.8 lists the breaker monitor setting values for several common three-phase recloser types. Make the six settings (COSP1, COSP2, COSP3, KASP1, KASP2, and KASP3) in the Global settings after setting **EBMON := Y**.

Table 8.8 Recommended Breaker Monitor Settings for Various Reclosers

Recloser Model	Recloser Type	Interrupt Rating (A primary)	Settings			
			COSP1	COSP2 COSP3	KASP1	KASP2 KASP3
RXE	OIL	6000	10000	20	0.10	6.00
RVE	OIL	6000	10000	20	0.10	6.00
WE	OIL	12000 (@ 4.8 kV)	10000	20	0.19	12.00
WE	OIL	10000 (@ 14.4 kV)	10000	20	0.16	10.00
VWE	VACUUM	12000	10000	80	0.48	12.00
VWVE27	VACUUM	12000	10000	80	0.48	12.00
VWVE38X	VACUUM	12000	10000	80	0.48	12.00
WVE27	OIL	8000	10000	20	0.13	8.00
WVE38X	OIL	8000	10000	20	0.13	8.00
VSA12	VACUUM	12000	10000	80	0.48	12.00
VSA16	VACUUM	16000	10000	80	0.64	16.00
VSA20	VACUUM	20000	10000	80	0.80	20.00
VSA20A	VACUUM	20000	10000	80	0.80	20.00
VSA20B	VACUUM	20000	10000	80	0.80	20.00
VSO12	VACUUM	12000	10000	80	0.48	12.00
VSO16	VACUUM	16000	10000	80	0.64	16.00
G&W Viper-S, Viper-ST, or Viper-LT 15.5 or 27 kV	VACUUM	12500	10000	2510 64	1.25	2.00 12.50
G&W Viper-S or Viper-ST 38 kV	VACUUM	12500	10000	100	1.25	12.50
G&W Viper-ST or Viper-LT 15.5 or 27 kV	VACUUM	16000	10000	3500 65	1.20	2.00 16.00
Eaton NOVA NX-T-12	VACUUM	12500	10000	80	0.50	12.50
Eaton NOVA NX-T-16	VACUUM	16000	10000	80	0.64	16.00
ABB GridShield 15/27 kV	VACUUM	12500	15000	222 51	0.80	6.00 12.50
ABB GridShield 38 kV	VACUUM	16000	10000	200 78	1.25	10.00 16.00

The parameters in *Table 8.8* are derived from ANSI C37.61-1973/IEEE Standard 321-1973, IEEE Standard Guide for the Application, Operation, and Maintenance of Automatic Circuit Reclosers for those reclosers that reference said standard for deriving recloser duty. Otherwise, the parameters are provided directly from the recloser manufacturer.

For example, if the SEL-651R-2 is connected to a type WVE27 Recloser, use the **SET G** command to enter and save the following Global settings for the breaker wear monitor:

```
EBMON := Y
COSP1 := 10000
COSP2 := 20
COSP3 := 20
KASP1 := 0.10
KASP2 := 8.00
KASP3 := 8.00
```

MULTI-RECLOSER INTERFACE

The BKMONx setting values in Table 9.15 are automatically set (and hidden), according to Global settings RECL_CFG and IPCONN, for the Multi-Recloser Interface (42-Pin) on page 2.96. Also, Global setting BKTYP is automatically set (and hidden) based on Global setting RECL_CFG for the Multi-Recloser Interface (see Table 2.4).

If single-phase reclosers or breakers are connected to the SEL-651R-2, make Global setting BKTYP := 1. The same breaker monitor settings (COSP1, COSP2, COSP3, KASP1, KASP2, and KASP3) are used for all three phases.

The remaining breaker monitor settings are the SELOGIC control equations that control when the breaker monitor function accumulates data. These settings are BKMON3P for three-phase breakers, and BKMONA, BKMONB, and BKMONC for single-phase breakers (see *Operation of SELOGIC Control Equation Breaker Monitor Initiation Settings* on page 8.29).

Breaker Monitor Setting Example

If your recloser is not included in *Table 8.8*, or you adapt the SEL-651R-2 to operate a breaker, you can create a contact wear monitor curve for your specific breaker or recloser. The breaker/recloser contact wear monitor is set with breaker or recloser maintenance information provided by the switchgear manufacturer. This maintenance information lists the number of close/open operations that are permitted for a given current interruption level. The following is an example of breaker maintenance information for a 25 kV circuit breaker.

Table 8.9 Breaker Maintenance Information for a 25 kV Circuit

Current Interruption Level (kA)	Permissible Number of Close/Open Operations ^a
0.00–1.20	10,000
2.00	3,700
3.00	1,500
5.00	400
8.00	150
10.00	85
20.00	12

^a The action of a circuit breaker closing and then later opening is counted as one close/open operation.

The breaker maintenance information in *Table 8.9* is plotted in *Figure 8.7*.

Connect the plotted points in *Figure 8.7* for a breaker maintenance curve. To estimate this breaker maintenance curve in the SEL-651R-2 breaker monitor, enter three set points:

- Set Point 1—maximum number of close/open operations with corresponding current interruption level.
- Set Point 2—number of close/open operations that correspond to some midpoint current interruption level.
- Set Point 3—number of close/open operations that correspond to the maximum current interruption level.

Enter these three points with the settings in *Table 8.7*.

The following settings are made from the breaker maintenance information in *Table 8.9* and *Figure 8.7*:

$$\text{COSP1} := \mathbf{10000}$$

$$\text{COSP2} := \mathbf{150}$$

$$\text{COSP3} := \mathbf{12}$$

$$\text{KASP1} := \mathbf{1.20}$$

$$\text{KASP2} := \mathbf{8.00}$$

$$\text{KASP3} := \mathbf{20.00}$$

Figure 8.8 shows the resultant breaker maintenance curve.




Figure 8.7 Plotted Breaker Maintenance Points for a 25 kV Circuit Breaker

Breaker Maintenance Curve Details

In *Figure 8.8*, note that set points KASP1, COSP1 and KASP3, COSP3 are set with breaker maintenance information from the two extremes in *Table 8.9* and *Figure 8.7*.

In this example, set point KASP2, COSP2 happens to be from an in-between breaker maintenance point in the breaker maintenance information in *Table 8.9* and *Figure 8.7*, but it does not have to be. Set point KASP2, COSP2 should be set to provide the best curve-fit with the plotted breaker maintenance points in *Figure 8.7*.

Regardless of the type of circuit breaker or recloser connected to the SEL-651R-2 (single-phase or three-phase), each phase (A, B, and C) has its own breaker maintenance curve (like that in *Figure 8.8*) because the separate circuit breaker interrupting contacts for phases A, B, and C do not necessarily interrupt the same magnitude current, depending on fault type and loading. Also, in the case of single-phase breakers or reclosers, one or two phases may not even operate for certain faults, and the contacts and mechanisms are not subjected to any wear.




Figure 8.8 SEL-651R-2 Breaker Maintenance Curve for a 25 kV Circuit Breaker

In *Figure 8.8*, note that the breaker maintenance curve levels off horizontally below set point KASP1, COSP1. This is the close/open operation limit of the circuit breaker (COSP1 = 10000), regardless of interrupted current value.

Also, note that the breaker maintenance curve falls vertically above set point KASP3, COSP3. This is the maximum interrupted current limit of the circuit breaker (KASP3 = 20.00 kA). If the interrupted current is greater than setting KASP3, the breaker monitor sets contact wear to the 100-percent level for that phase and it remains there until reset.

100 PERCENT BREAKER WEAR
See 50–100 Percent Breaker Wear on page 8.31 for more information.

Operation of SELLOGIC Control Equation Breaker Monitor Initiation Settings

The SELLOGIC control equation breaker monitor initiation settings BKMON3P, BKMONA, BKMONB, and BKMONC in *Table 8.7* determine when the breaker monitor reads in current values (Phases A, B, and C) for the breaker

maintenance curve (see *Figure 8.8*) and the breaker monitor accumulated currents/trips and involved phase/ground counters (see *BRE Command (Breaker Monitor Data)* on page 10.41).

As previously described, separate breaker wear models are maintained for each of the three power system phases. These models are independently triggered when single-phase breakers are connected, and are triggered together when three-phase breakers are connected.

When a **three-phase recloser or breaker is connected**, Global setting BKTYP must be set to 3 (see *Section 9: Settings*). When BKTYP := 3, Global setting BKMON3P is the only breaker monitor initiation setting that can be made. BKMON3P controls the breaker monitor logic for all three phases.

MULTI-RECLOSER INTERFACE

Based on the Global setting RECL_CFG, Global setting BKTYP is automatically set (and hidden) for the Multi-Recloser Interface (42-Pin) on page 2.96 and Table 2.4.

When **single-phase capable reclosers or breakers are connected**, Global setting BKTYP must be set to 1. When BKTYP := 1, global breaker monitor initiation settings BKMONA, BKMONB, and BKMONC can be accessed. These settings control the breaker monitor logic for each phase separately. These three settings are present even if single-phase tripping is not employed. In this case, they should be set to operate together, as shown in a later subsection. Setting BKMON3P is not available when BKTYP := 1.

Regardless of which type of breaker is in use, the three breaker monitor models act similarly, and will be described once using “BKMON p ” in place of BKMON3P, BKMONA, BKMONB, and BKMONC to avoid repeating the same information ($p = 3P, A, B, \text{ or } C$).

The BKMON p setting looks for a rising edge (logical 0 to logical 1 transition) as the indication to read in current values. The acquired current values are then applied to the breaker maintenance curve and the breaker monitor accumulated currents/trips.

MULTI-RECLOSER INTERFACE

The BKMON x setting values in Table 9.15 are automatically set (and hidden), according to Global settings RECL_CFG and IPConn, for the Multi-Recloser Interface (42-Pin) on page 2.96. Also, Global setting BKTYP is automatically set (and hidden) based on Global setting RECL_CFG for the Multi-Recloser Interface (see Table 2.4).

In the factory-default settings, the SELLOGIC control equation breaker monitor initiation setting is set:

BKMONA := **RCTR1X** (RCTR1X is the logic output of *Figure 7.27*)

BKMONB := **RCTR2X** (RCTR2X is the logic output of *Figure 7.27*)

BKMONC := **RCTR3X** (RCTR3X is the logic output of *Figure 7.27*)

These settings must be modified in certain installations. The recommended settings for BKMON p are covered in *Breaker Monitor Initiate Settings (Global Settings)* on page 9.38.

When BKMON p asserts (Relay Word bit RCTR_X goes from logical 0 to logical 1), the breaker monitor reads in the current values and applies them to the breaker monitor maintenance curve and the breaker monitor accumulated currents/trips (refer to *Figure 8.9*).

As detailed in *Figure 8.9*, the breaker monitor actually reads in the current values one cycle after the assertion of BKMON p . This helps especially if an instantaneous trip occurs. The instantaneous element trips when the fault current reaches its pickup setting level. The fault current may still be climbing to its full value, at which it levels off. The one-cycle delay on reading in the current values allows time for the fault current to level off.



Figure 8.9 Operation of SELLOGIC Control Equation Breaker Monitor Initiation Setting

See *Figure 8.15* and accompanying text for more information on setting BKMONp. The operation of the breaker monitor maintenance curve, when new current values are read in, is explained in the following example.

Breaker Monitor Operation Example

As stated earlier, each phase (A, B, and C) has its own breaker maintenance curve. For this example, presume that the interrupted current values occur on a single phase in *Figure 8.10–Figure 8.13*. Also, presume that the circuit breaker interrupting contacts have no wear at first (brand new or recent maintenance performed).

Note that in *Figure 8.10–Figure 8.13* the interrupted current in a given figure is the same magnitude for all the interruptions. For example, in *Figure 8.11*, 2.5 kA is interrupted 290 times. This is not realistic, but helps in demonstrating the operation of the breaker maintenance curve and how it integrates for varying current levels.

0–10 Percent Breaker Wear

Refer to *Figure 8.10*. Current value 7.0 kA is interrupted 20 times (20 close/open operations = 20 – 0), pushing the breaker maintenance curve from the 0 percent wear level to the 10 percent wear level.

Compare the 100 percent and 10 percent curves and note that for a given current value, the 10 percent curve has only 1/10 of the close/open operations of the 100 percent curve.

10–25 Percent Breaker Wear

Refer to *Figure 8.11*. The current value changes from 7.0 kA to 2.5 kA, and 2.5 kA is interrupted 290 times (290 close/open operations = 480 – 190), pushing the breaker maintenance curve from the 10 percent wear level to the 25 percent wear level.

Compare the 100 percent and 25 percent curves and note that for a given current value, the 25 percent curve has only 1/4 of the close/open operations of the 100 percent curve.

25–50 Percent Breaker Wear

Refer to *Figure 8.12*. The current value changes from 2.5 kA to 12.0 kA, and 12.0 kA is interrupted 11 times (11 close/open operations = 24 – 13), pushing the breaker maintenance curve from the 25 percent wear level to the 50 percent wear level.

Compare the 100 percent and 50 percent curves and note that for a given current value, the 50 percent curve has only 1/2 of the close/open operations of the 100 percent curve.

50–100 Percent Breaker Wear

Refer to *Figure 8.13*. The current value changes from 12.0 kA to 1.5 kA, and 1.5 kA is interrupted 3000 times (3000 close/open operations = 6000 – 3000), pushing the breaker maintenance curve from the 50 percent wear level to the 100 percent wear level.

When the breaker maintenance curve reaches 100 percent for a particular phase, the percentage wear remains at 100 percent (even if additional current is interrupted), until reset by the **BRE R** command (see *View or Reset Breaker Monitor Information on page 8.37*). But the current and trip counts continue to be accumulated, until reset by the **BRE R** command.

Additionally, logic outputs assert for alarm or other control applications; see the following discussion.




Figure 8.10 Breaker Monitor Accumulates 10 Percent Wear




Figure 8.11 Breaker Monitor Accumulates 25 Percent Wear




Figure 8.12 Breaker Monitor Accumulates 50 Percent Wear




Figure 8.13 Breaker Monitor Accumulates 100 Percent Wear

Breaker Monitor Output

When the breaker maintenance curve for a particular phase (A, B, or C) reaches the 100 percent wear level (see *Figure 8.13*), a corresponding Relay Word bit (BCWA, BCWB, or BCWC) asserts.

Relay Word Bits	Definition
BCWA	Phase A breaker contact wear has reached the 100 percent wear level
BCWB	Phase B breaker contact wear has reached the 100 percent wear level
BCWC	Phase C breaker contact wear has reached the 100 percent wear level
BCW	BCWA OR BCWB OR BCWC

Example Applications

These logic outputs can be used to alarm:

OUT105 := **BCW**.

or to drive the recloser control to lockout the next time the recloser control trips:

79DTL3X := **TRIP3P AND BCW**. three-phase application

View or Reset Breaker Monitor Information

Accumulated breaker wear/operations data are retained if the recloser control loses power or the breaker monitor is disabled (setting EBMON := N). The accumulated data can only be reset if the **BRE R** command is executed; see the following discussion on the **BRE R** command.

Via Serial Port

The **BRE** command displays the following information (see *BRE Command (Breaker Monitor Data)* on page 10.41):

- Accumulated number of internal (recloser control) initiated trips
- Accumulated interrupted current from internal (recloser control) initiated trips
- Accumulated number of externally initiated trips
- Accumulated interrupted current from externally initiated trips
- Percent circuit breaker contact wear for each phase
- Accumulated number of trips involving A-phase, B-phase, and C-phase
- Accumulated number of trips involving ground (G)
- Date when the preceding items were last reset (via the **BRE R** command)

The **BRE W** command allows the trip counters, accumulated values, percent breaker wear, and involved phase/ground counters to be preloaded for each individual phase (see *BRE Command (Breaker Monitor Data)* on page 10.41).

The **BRE R** command resets the accumulated values and the percent wear for all three phases. For example, if breaker contact wear has reached the 100 percent wear level for A-phase, the corresponding Relay Word bit BCWA asserts (BCWA = logical 1). Execution of the **BRE R** command resets the wear levels for all three phases back to 0 percent and consequently causes Relay Word bit BCWA to deassert (BCWA = logical 0).

Other methods of resetting these accumulated and percent wear values are:

- SELOGIC control equation setting RST_BK
- DNP3 control point DRST_BK
- Modbus protocol control for Reset Breaker Monitor

Via Front Panel

The information and reset functions available via the previously discussed serial port commands **BRE** and **BRE R** are also available via the front-panel menu entry Monitor (see *SEL-651R-2 Menu on page 11.5*).

Determination of Internally Initiated Trips and Externally Initiated Trips

Note in the **BRE** command response that the accumulated number of trips and accumulated interrupted current are separated into two groups of data: those generated by *internally initiated trips* (Internal Trips) and those generated by *externally initiated trips* (External Trips). The categorization of these data is determined by the status of the TRIP_p Relay Word bit when the SELOGIC control equation breaker monitor initiation setting BKMON_p operates (see *BRE Command (Breaker Monitor Data) on page 10.41*).

Refer to *Figure 8.9* and accompanying explanation. If BKMON_p newly asserts (logical 0 to logical 1 transition), the recloser control reads in the current values (Phases A, B, and C). Now the decision has to be made: is this current and trip count information accumulated under *internally initiated trips* or *externally initiated trips*?

To make this determination, the status of the TRIP_p Relay Word bit is checked at the instant BKMON_p newly asserts (TRIP_p is the logic output of *Figure 5.1*). If TRIP_p is asserted (TRIP_p = logical 1), the current and trip count information is accumulated under *internally initiated trips* (Int Trips). If TRIP_p is deasserted (TRIP_p = logical 0), the current and trip count information is accumulated under *externally initiated trips* (Ext Trips).

Regardless of whether the current and trip count information is accumulated under internally initiated trips or externally initiated trips, this same information is routed to the breaker maintenance curve for continued breaker wear integration (see *Figure 8.9–Figure 8.13*).

Internally initiated trips (Internal Trips) are also referred to as *Relay Initiated Trips* or *Control Initiated Trips*, and these terms are used interchangeably throughout this and other SEL instruction manuals.

Internal and External Trip Counters

When one of the BKMON_p settings is newly asserted, the corresponding internal or external count is incremented using the method shown in the previous subsection to determine internal versus external trips.

To avoid multiple counting in single-phase trip applications, a new count is only recorded when a breaker is closed at the instant that the associated BKMON_p setting asserts. For example, if the breaker on phase-B is already open and BKMONB asserts, the internal or external trip counter will not increment because the breaker was already open when BKMONB asserted. The Relay Word bits SPOA, SPOB, and SPOC are used to provide the breaker open status information.

Determination of Involved Phase and Ground Counts

See *BRE Command (Breaker Monitor Data)* on page 10.41 for the display, preloading, and resetting of involved phase and ground counter values.

Involved Phase and Ground Counters (EBMON := Y)

The involved phase and ground counters are incremented whenever a current exceeds one of the time-overcurrent element settings one cycle after BKMON_p asserts:

The A-phase counter (analog quantity APHTR) is incremented if |IA| is greater than: 51PJP, 51PKP, 51AJP, or 51AKP.

The B-phase counter (analog quantity BPHTR) is incremented if |IB| is greater than: 51PJP, 51PKP, 51BJP, or 51BKP.

The C-phase counter (analog quantity CPHTR) is incremented if |IC| is greater than: 51PJP, 51PKP, 51CJP, or 51CKP.

The ground counter (analog quantity GNDCTR) is incremented if |IG| is greater than: 51G1JP, 51G1KP, 51G2JP, or 51G2KP, and Relay Word bit SPO (single pole open) was deasserted at the rising edge of BKMON_p.

If no time-overcurrent element pickup settings are enabled, this feature will not operate. To ensure that it operates, time-overcurrent element pickup values must be set, even if they are not used for tripping.

In single-phase tripping applications, if more than one of the BKMON_p settings asserts, the involved phase and ground counters are updated one cycle after the first BKMON_p setting asserts.

The means of resetting these counters is detailed in *View or Reset Breaker Monitor Information* on page 8.37. Table G.1 lists the availability of analog quantities APHTR, BPHTR, CPHTR, and GNDCTR.

Involved Phase and Ground Counters and Fault Alarm (EBMON := Y1)


Setting EBMON := Y1 enables the settings in Table 8.10 for complete control of the involved phase and ground counters and fault alarm in Figure 8.14. Notice that setting EBMON := Y1 adds an additional ground-type Sensitive Earth Fault (SEF) counter (and corresponding analog quantity SEFCTR), as compared to *Involved Phase and Ground Counters (EBMON := Y)*.

Table 8.10 Involved Phase and Ground Counters and Fault Alarm Settings (EBMON := Y1) (Sheet 1 of 2)

Setting	Definition	Range
INC_APH	SELOGIC control equation settings for incrementing respective A-, B-, C-phase, Ground, and SEF counters	Relay Word bits referenced in <i>Appendix F: Relay Word Bits</i>
INC_BPH		
INC_CPH		
INC_GND		
INC_SEF		

Table 8.10 Involved Phase and Ground Counters and Fault Alarm Settings (EBMON := Y1) (Sheet 2 of 2)

Setting	Definition	Range
RST_APH	SELOGIC control equation settings for resetting respective A-, B-, C-phase, Ground, and SEF counters	Relay Word bits referenced in Appendix F: Relay Word Bits
RST_BPH		
RST_CPH		
RST_GND		
RST_SEF		
FLTALMDO	Fault Alarm Dropout time	OFF, 1–600 seconds in 1 s steps

**Figure 8.14 Involved Phase and Ground Counters and Fault Alarm (EBMON := Y1)**

The Reset to 0 inputs on the respective counters have priority. For example, if SELOGIC setting RST_APH is maintained at a logical 1 state (Reset to 0 input asserted on A-phase counter), then the A-phase counter output (analog quantity APHTR) remains at zero (0), regardless of SELOGIC setting INC_APH and any subsequent assertion of the Increment by 1 input on the A-phase counter.

The RST_xxx SELOGIC settings provide selective means to reset individual counters in *Figure 8.14*. Additional reset methods (that reset the *Figure 8.14* counters en masse) are detailed in *View or Reset Breaker Monitor Information on page 8.37*.

Even though each counter in *Figure 8.14* has a specific designation (e.g., A-phase), the corresponding SELOGIC control equation settings determine the actual behavior. For example, to have the A-phase counter increment for

overcurrent conditions on the A-phase of the power system, make setting $\text{INC_APH} := 51\text{A}$ (pickup indication for A-phase time-overcurrent element 51AT; see *Figure 4.17*). If a fault occurs on A-phase of the power system and Relay Word bit 51A asserts to logical 1 (current higher than pickup setting 51AJP or 51AKP; see *Figure 4.17*), it is the transition of Relay Word bit 51A from logical 0 to logical 1 (detected by the rising-edge detect following setting INC_APH) that causes the A-phase counter to increment by one (1) count. The A-phase counter output (analog quantity APHTR) then increments in value by one (1) count. $\text{INC_APH} := 51\text{A}$ is just a simple setting example. Actual user implementation could be different or more complex.

Table G.1 lists the availability of the analog quantity outputs in *Figure 8.14*.

Relay Word bit FLT_ALM provides a simple means to alarm/signal (e.g., to a greater distribution automation system) that a fault event occurred at the recloser site. Fault Alarm Dropout time setting FLTALMDO provides an adequately maintained alarm/signal. If $\text{FLTALMDO} := \text{OFF}$, then Relay Word bit FLT_ALM is forced to logical 0 and no fault event alarming/signaling occurs.

Factory-Default Setting Example

As discussed previously, the SELOGIC control equation breaker monitor initiation factory-default setting is:

$\text{BKMON3P} := \text{RCTR1X}$ when $\text{BKTYP} := 3$

$\text{BKMONA} := \text{RCTR1X}$ when $\text{BKTYP} := 1$

$\text{BKMONB} := \text{RCTR2X}$ when $\text{BKTYP} := 1$

$\text{BKMONC} := \text{RCTR3X}$ when $\text{BKTYP} := 1$

Thus, any new assertion of BKMON_p will be deemed an internal trip, and the current and trip count information is accumulated under *internally initiated trips*.

Additional Example

Output contact OUT101 is set to provide tripping (refer to *Figure 8.15*):

$\text{OUT101} := \text{TRIP3P}$

Note that optoisolated input IN106 monitors the trip bus. If the trip bus is energized by output contact OUT101, an external control switch, or some other external trip, then IN106 is asserted.




Figure 8.15 Input IN106 Connected to Trip Bus for Breaker Monitor Initiation

If the SELOGIC control equation breaker monitor initiation setting is set:

BKMON3P := IN106

then the SEL-651R-2 breaker monitor detects all trips.

If output contact OUT101 asserts, energizing the trip bus, the breaker monitor will deem it an *internally initiated trip*. This is because when BKMON3P is newly asserted (input IN106 energized), the TRIP3P Relay Word bit is asserted. Thus, the current and trip count information is accumulated under *internally initiated trips*.

If the control switch trip, or some other external trip, asserts, energizing the trip bus, the breaker monitor will deem it an *externally initiated trip*. This is because when BKMON3P is newly asserted (input IN106 energized), the TRIP3P Relay Word bit is deasserted. Thus, the current and trip count information is accumulated under *externally initiated trips*.

Battery System Monitor

NOTE: Units ordered with 125 Vdc or 48 Vdc power supplies do not contain a battery or the battery charging circuitry. These units will continuously assert the BTFAIL Relay Word bit, and some settings must be modified accordingly.

NOTE: If Global setting PWRDN_AC is changed while ac power is removed (SEL-651R-2 is operating off battery power), the new PWRDN_AC setting does not become active until the next loss of ac power. Likewise, if Global setting PWRDN_WU is changed while ac power is removed (SEL-651R-2 is operating off battery power), the new PWRDN_WU setting does not become active until the next press of the WAKE UP pushbutton.

The SEL-651R-2 monitors the internal battery system, which includes the battery charger and battery. This subsection describes how the battery system operates, how the battery system is automatically and manually checked, and what the SEL-651R-2 does when it detects a problem with the battery system.

The following settings are discussed in this subsection:

- Power-off Delay After AC Loss (OFF, 1–1440 min.)
PWRDN_AC := 180
- Power-off Delay After Wake Up (OFF, 1–1440 min.)
PWRDN_WU := 20
- Request Battery Test SELOGIC Control Equation
TESTBATT := NA

These Global settings are available via the **SET G** command, described in *Section 10: Communications*. The example setting values listed above will be used in the description that follows.

Battery System Operation

ONLY USE 12 V LEAD-ACID BATTERIES WITH THE SEL-651R-2.

The 12 V lead-acid battery powers the SEL-651R-2 and provides trip and close power to the capacitors when the ac source is de-energized. The SEL-651R-2 includes a temperature-compensated 12 V battery charger powered from an external ac source. See *Section 1: Introduction and Specifications* for battery specifications.

When the ac source is energized, the SEL-651R-2 built-in battery monitor/charger controls charging current to the battery system. When ac power is present, the SEL-651R-2 will charge the battery in one of three modes:

- Constant current charge
- Fast charge
- Float charge

The transition between the charge modes is determined by measured battery current, voltage, temperature, and time spent in each mode.

The CHRGG Relay Word bit asserts when the battery is charging (when the ac source is energized). The DISCHG Relay Word bit asserts when the battery is discharging (when the ac source is de-energized and the SEL-651R-2 is operating from battery power).

The SEL-651R-2 tests the battery by subjecting it to a load test for 10 seconds. Relay Word bit DISTST asserts during a load test. If the battery voltage falls too low during the test, the discharge test failure Relay Word bit DTFAIL asserts. DTFAIL remains asserted until the next successful battery load test.

If the battery fails, or when you remove them temporarily during replacement, the ac source provides sufficient energy to trip and close most reclosers. However, the ac source voltage may dip significantly during a fault, reducing or eliminating the source voltage needed to power the SEL-651R-2 and trip the recloser. To counteract this, the SEL-651R-2 can ride through 0.5 seconds of ac source (and battery) loss. During this 0.5 seconds ride-through time, the SEL-651R-2 can still issue a trip—such a trip would likely be a high-current instantaneous or fast curve operation.

SEL-651R-2 Puts Itself to Sleep

If the ac source is de-energized, the SEL-651R-2 operates off battery power and initiates a countdown timer that starts with the Global setting value PWRDN_AC, in minutes. If the ac source does not re-energize before the countdown timer reaches zero, the SEL-651R-2 will shut itself off. The final action before the control shuts down is to make a Going to Sleep entry in the Sequential Events Records (SER) report. The example setting value of PWRDN_AC := 180 minutes provides a three-hour standby time before the unit shuts off.

The 12-volt dc auxiliary power source is also shut off whenever the SEL-651R-2 is off. See *+12 Vdc Auxiliary Power Supply on page 2.55* for details on the 12 Vdc power supply output.

This sleep feature allows the battery to be left in a partially charged state, rather than completely discharged, and allows power to be available for subsequent front-panel operator activities (see *Wake Up the SEL-651R-2*).

When the countdown reaches one minute, the TOSLP (to sleep) Relay Word bit asserts and stays asserted, to allow some final control action to be taken before protection is disabled (see *Possible Application of TOSLP Relay Word Bit on page 8.44*).

IF PWRDN_AC := OFF
Relay Word bit TOSLP will never assert for a loss of ac source.

During an ac outage, if the countdown timer has not reached 0 (or setting PWRDN_AC := OFF) and the battery voltage drops too low, the control will be disabled and will shut off immediately to protect the battery. In this case, the TOSLP bit will not be asserted.

If ac power comes back after the TOSLP bit has asserted, but before the SEL-651R-2 shuts down, the TOSLP bit will be deasserted and the control will abort the countdown. If ac power fails again, the countdown timer will load with the PWRDN_AC setting and start over again.

Wake Up the SEL-651R-2

When the SEL-651R-2 is in the sleep mode, it wakes up when either of the following occurs:

- The ac source is re-energized
- The front-panel **WAKE UP** pushbutton is operated

After the SEL-651R-2 is awakened via the front-panel **WAKE UP** pushbutton, the SEL-651R-2 initiates a countdown timer that starts with the Global setting value PWRDN_WU, in minutes. If the ac source does not re-energize before the countdown timer reaches zero, the SEL-651R-2 will turn itself off.

IF PWRDN_WU := OFF
Relay Word bit TOSLP will never assert for a continued loss of ac source after the front-panel **WAKE UP** pushbutton is operated.

The SEL-651R-2 will continue to operate on battery power until the countdown reaches zero. See the previous subsection for a description of the TOSLP Relay Word bit, which operates identically for the countdown timing after a wake-up operation (including if setting PWRDN_WU := OFF and the battery voltage drops too low during an ac outage). The example setting value of PWRDN_WU := 20 minutes provides a 20 minute standby time before the unit shuts off, unless the front panel is being used.

While ac is off, if a front-panel pushbutton is pressed and the present countdown is less than 15 minutes, the countdown timer is loaded with 15 minutes. This ensures that the control stays energized as long as an operator is using the front panel. If an operator is using a laptop computer to access data during an ac outage, a front-panel button (e.g., **ESC**) should be pressed periodically to ensure that the unit does not shut off before the data retrieval is completed.

If the SEL-651R-2 wakes up because the ac power source was energized and then de-energized before the SEL-651R-2 control completes the initialization routine, upon detecting that ac power is not present, it will function as if the **WAKE UP** pushbutton was pressed, described above.

If there is insufficient battery voltage when the **WAKE UP** pushbutton is pressed, the SEL-651R-2 will not wake up.

Possible Application of TOSLP Relay Word Bit

TRIPPING WITH TOSLP

Because the TOSLP Relay Word bit asserts for a relatively long time period (one minute), it should not be set directly in a trip equation. Rather, it should first be manipulated by a rising-edge trigger operator, resulting in a short time period output (one processing interval; see Figure 7.1) to the trip logic (see Figure 5.1).

TR3X:= ... OR R_TRIGGER TOSLP

Review *Battery System Operation* on page 8.42 concerning settings PWRDN_AC and PWRDN_WU and the operation of the TOSLP Relay Word bit. If allowed by system operating procedures, a possible application of the TOSLP Relay Word bit is to use it in a trip equation (see sidebar note) to open the recloser or circuit breaker. This action can improve the coordination on radial systems after the system is re-energized, because the line section beyond the SEL-651R-2 would be isolated while the recloser control is starting up.

Before tripping the breaker or recloser, a nonvolatile latch could be set to indicate that the recloser control performed the trip based on a loss of source power. When the power comes back on and the SEL-651R-2 initializes, it could reclose the breaker/recloser when it determines that the nonvolatile latch is in the asserted position. This function could be supervised by any Hot Line Tag or Reclose Block conditions.

Without this approach, the breaker or recloser is left in the closed position when the recloser control shuts down. The recloser control is then unable to protect the line for a few seconds after power is restored, while it performs the diagnostic checks that are part of its start-up sequence, which could lead to coordination difficulties if there is a fault on the load side of the recloser.

Battery System Diagnostics

The SEL-651R-2 monitors the 12 V battery system, including charge/discharge current, battery voltage, and temperature. The SEL-651R-2 automatically applies a battery load test approximately once per day and includes provisions to perform a battery load test via the serial communications ports or SELOGIC. You can obtain vital battery system information from the SEL-651R-2 status report via the front-panel and serial communications ports.

Automatic Battery Load Test

ISSUE STA C COMMAND AFTER REPLACING BATTERY

If the battery is replaced after a battery test failure, issue the **STA C** command to clear the battery test failure status.

The SEL-651R-2 automatically load tests the 12 V battery about every 24 hours. An internal 24-hour timer cumulatively times whenever the SEL-651R-2 is in the float-charge mode, such as when ac voltage is powering the SEL-651R-2 and charging the battery. Even if the battery is fully charged, the SEL-651R-2 maintains a low-rate charging current, so it is still in the float-charge mode.

If the 24-hour timer runs out and the SEL-651R-2 is still in the float-charge mode, the battery charger is shut off for ten seconds, which simulates an ac outage and tests the battery. If the battery voltage drops too quickly, the test is aborted and the DTFAIL Relay Word bit asserts. If the battery voltage is okay throughout the test period, the battery charger is turned back on.

Once the battery fails an automatic load test, automatic testing is no longer performed unless the battery tests successfully via one of the following described means (SELOGIC or serial port), or the battery is replaced.

Front-Panel Battery Load Test

Factory-Default Front-Panel Battery Load Test in Section 8: Metering and Monitoring in the SEL-651RA Recloser Control Instruction Manual details a front-panel battery load test capability that comes as a factory-default configuration for the SEL-651RA recloser control. Similar setting can be made for the SEL-651R-2 to realize such a battery load test capability with a front-panel operator pushbutton and the front-panel display. This capability came available for the SEL-651R-2 with the introduction of the DISTST Relay Word bit.

SELOGIC Battery Load Test

NOTE: If the TESTBATT equation is held in a continually asserted state (= logical 1), this will not impede initiation of the automatic battery load test nor the battery load test via serial port.

The Request Battery Test (TESTBATT) SELOGIC control equation is provided for entry of user-defined battery load test conditions. this function is useful for initiating a battery test from the front panel, at a set time of day, or remotely. This SELOGIC control equation is rising-edge qualified, meaning that it will only initiate a battery test when its state changes from logical 0 to 1. This prevents an asserted condition from continually initiating battery tests. Following a valid rising edge of the TESTBATT equation, the SEL-651R-2 will initiate a battery test if *all* of the following conditions are met.

- There is no battery test currently in progress.
- Battery charger is NOT in Discharge (ac off) or Startup (relay is starting up) mode.
- There have not been more than four battery tests in the last hour.

Battery Load Test via Serial Port

View the results of a battery test or request a new battery test by using the **BTT** or **BTT NOW** commands at the serial port.

See *BTT Command on page 10.42* for required serial port access levels and sample screen captures.

Battery Status

Check the battery status in several ways. On the front panel (with factory-default front-panel settings), the **BATTERY PROBLEM** LED (see *Figure 11.13*) illuminates when Relay Word bit BTFAIL is asserted. BTFAIL asserts for either of the following battery problems:

- Load test failure (Relay Word bit DTFAIL = logical 1)
- Cannot charge or is otherwise internally damaged

Use the **STATUS** menu on the front panel of the SEL-651R-2 to access more battery status information. Use the **Up Arrow** and **Down Arrow** pushbuttons to move to different status screens. Those status elements of interest for the battery are the following.

INPBV = Input power bus voltage (Vdc)
 12VAUX = 12 V auxiliary bus voltage (Vdc)
 MODE = Battery charger mode (see *Table 8.11*)
 VBAT = Battery voltage (Vdc)
 IBAT = Battery current (A dc, discharge if negative)
 TCCAPV = Trip/close capacitor voltage (Vdc)

The same battery status information as described above is also available via serial port communications by using the **STATUS** command.

Table 8.11 shows the battery charger mode (CMODE) values for different communication protocols (DNP3, Modbus), load profile (LDP), serial port communications by using the **STATUS** command, and display points (DP).

Table 8.11 Battery Charger Mode (CMODE) Values

Description	DNP3/ Modbus	Load Profile (LDP)	STATUS Command/Display Points (DP)
Startup	1	1.000	STARTUP
Constant Current Charge	2	2.000	CUR_CHG
Fast Charge	3	3.000	FST_CHG
Float Charge	4	4.000	FLT_CHG
Discharge	5	5.000	DISCHRG
Battery Failure	6	6.000	BAT_FLR
Battery Test	7	7.000	BAT_TST

The battery voltage “VBAT” is also available as an analog quantity for use in the Load Profile Recorder (see *Table G.1*).

Include VBAT in the LDLIST setting (using the **SET R** command; see *Section 9: Settings*) to record the battery performance during source outages (see *Load Profile Report on page 8.47*).

Use the Sequential Events Recorder (see *Sequential Events Recorder (SER) on page 12.2*) to determine the moment that the power source outage began and ended, and the Load Profile Report to check the battery performance during the source outage.

Modifying Reclosing Logic

In addition to alarming, the recloser control elements associated with the battery and charging system can provide control functions such as disabling or blocking reclosing. For example, the factory-default logic settings include one of these following automatic reclose supervision settings:

Traditional

Retrofit reclosers: $79CLS3P := PWR_SRC1 \text{ AND } TCCAP \text{ AND } \text{NOT}(BTFAIL)$

Other reclosers: $79CLS3P := TCCAP \text{ AND } \text{NOT}(BTFAIL)$

This is for three-phase trip applications (Group setting $ESPB := N$).

This SELLOGIC control equation permits automatic reclosing to proceed after a reclose interval time out only if *all* the following conditions are present:

- (Traditional Retrofit reclosers only.) The AC voltage source is present; $PWR_SRC1 = \text{logical 1}$. This assumes the traditional installation where the low-voltage ac close power is wired to the same phase as the SEL-651R-2 power supply input (see *Figure 2.44*).
- The Trip and Close Capacitors are fully charged; $TCCAP = \text{logical 1}$.
- The Battery is healthy; $BTFAIL = \text{logical 0}$.

This is a factory-default setting because recloser tripping and closing require dc battery energy. Therefore, if the battery or charging system is not functioning properly, the control should not reclose after a trip because there might not be enough dc battery energy to trip again after a reclose.

Load Profile Report

The SEL-651R-2 Load Profile Recorder is capable of recording as many as 15 selectable analog quantities at a periodic rate and storing the data in a report in nonvolatile memory.

The load profile report is available via serial port communications by using the **LDP** command (see *LDP Command (Load Profile Report) on page 10.56*).

At the interval given by load profile acquisition rate setting LDAR, the recloser control adds a record to the load profile buffer. This record contains the time stamp, the present value of each of the analog quantities listed in the load profile list setting LDLIST, and a checksum. These settings are made and reviewed with the **SET R** and **SHO R** serial port commands, respectively. Setting LDAR can be set to any of the following values: 5, 10, 15, 30, and 60 minutes. Setting LDLIST may contain any of the quantities that are marked in the Load Profile column of *Table G.1* (see *Report Settings on page SET.72*).

Labels are entered into the setting as either comma or space delimited, but are displayed as comma delimited. Load profiling is disabled if the LDLIST setting is empty (i.e., set to NA or 0), which is displayed as $LDLIST := 0$. The load buffer is stored in nonvolatile memory and the acquisition is synchronized to the time of day, with a resolution of ± 5 seconds. Changing the LDAR setting may result in as many as two acquisition intervals before resynchronization occurs. If the LDAR setting is increased, the next acquisition time does not have a complete interval; therefore, no record is saved until the second acquisition time, which is a complete cycle. When the

buffer fills up, newer records overwrite older records. The recloser control is able to store at least 26 days of data when LDAR = 5 minutes, assuming all 15 values are used. If less than 15 values are specified, the recloser control will be able to store more days of data before data overwrite occurs. Likewise, if the interval is set longer, the recloser control will be able to store more days of data before data overwrite occurs.

Section 9

Settings

Introduction

The SEL-651R-2 Recloser Control stores customer-entered settings in nonvolatile memory. Settings are divided into the following six setting classes:

1. Global
2. Group n (where $n = 1-8$)
3. Logic n (where $n = 1-8$)
4. Front Panel
5. Report
6. Port p (where $p = 1, 2, 3, F(4)$, or 5)

Some setting classes have multiple instances. In the above list, there are eight settings groups for Group and Logic settings, and five Port setting instances (one for each of the four serial ports and one for Ethernet Port 5).

Settings may be viewed or set in several ways, as shown in *Table 9.1*.

Table 9.1 Methods of Accessing Settings

	Serial Port Commands	Front-Panel HMI Set>Show Menu	QuickSet (PC software)
Display Settings	All settings (SHO command)	Some settings ^{a,b}	All settings
Change Settings	All settings (SET command)	Some settings ^{a,b}	All settings

^a Only Global, Group, Front-Panel, and Port setting classes can be accessed.

^b SELogic control equations can only be viewed, not set, on the HMI.

See *Factory-Default Settings on page 9.63* for examples of the **SHO** command, including the factory-default settings.

The **SET** command is described in the next subsection. *Table 9.2* lists the settings classes with a brief description and the page numbers for the *Settings Sheets* included at the end of this section. The order of the setting sheets matches the numbered list above.

See *SET/SHOW Menu on page 11.12* for details on accessing settings via the front-panel HMI. See *Section 3: PC Software* for ACCELERATOR QuickSet SEL-5030 Software information.

Table 9.2 Serial Port SET Commands

Command	Settings Type	Description	Settings Sheets^a
SET G	Global	System configuration, current and voltage connection settings, input debounce timers, breaker monitor, etc.	<i>SET.1–SET.8</i>
SET n	Group	Overcurrent and voltage elements, reclosing relay, tripping, closing, etc., for Settings Group <i>n</i> (<i>n</i> = 1, 2, 3, 4, 5, 6, 7, 8)	<i>SET.8–SET.46</i>
SET L n	Logic	General logic settings for Settings Group <i>n</i> (<i>n</i> = 1, 2, 3, 4, 5, 6, 7, 8)	<i>SET.46–SET.62</i>
SET F	Front-Panel	Front-panel default display, pushbutton and target LED settings, display points, and local control bits	<i>SET.63–SET.72</i>
SET R	Report	Sequential Events Recorder (SER) trigger conditions, event report settings, and Load Profile Recorder (LDP) settings	<i>SET.72</i>
SET P n	Port	Port <i>n</i> settings <i>n</i> = 1: EIA-485 serial port <i>n</i> = 2, 3, or F: EIA-232 serial ports <i>n</i> = 5: single or dual Ethernet options	<i>SET.73–SET.84</i>
SET D n	DNP3	DNP3 Map <i>n</i> settings (<i>n</i> = 1, 2, or 3)	See Appendix E
SET M	Modbus	Modbus map settings	See Appendix K

^a Located at the end of this section.

View settings with the respective serial port **SHOW** commands (**SHO G**, **SHO**, **SHO L**, **SHO F**, **SHO R**, **SHO P**) (see *SHO Command (Show/View Settings) on page 10.72*).

Make Global Settings (SET G) First

For most applications, make Global settings (see *Global Settings on page SET.1*) before making the Group settings. Changing some of the Global settings can cause certain Group settings to be hidden from view or forced to default values. The Global settings, in general, define the overall physical connections and equipment type, while the Group settings define the application-specific details.

The SEL-651R-2 will display a specific warning message before allowing a Global setting to be changed that would affect Group settings. These warnings are shown in *Settings Explanations on page 9.27*.

Settings Changes Via the Serial Port

NOTE: In this manual, commands you type appear in bold/uppercase: **SET**. Computer keys you press appear in bold/brackets: <Enter>.

See *Section 10: Communications* for information on serial port communications and recloser control access levels. The **SET** commands in *Table 9.2* operate at Access Level 2 (screen prompt: =>>). To change a specific setting, enter the command:

SET c n s TERSE

where:

- c** = class (G, 1–8, L, F, R, P, D, or M):
Choices 1–8 select the Group (relay) settings
1 through 8. If class is not specified, the relay selects the Group settings for the active settings group.
- n** = instance number (only valid for Class L, P, and D):
(1–8) for **c** = L (Logic) class. If **n** is not specified, the relay selects the Logic settings from the active settings group.
(1, 2, 3, 5, or F) for **c** = P (port) class. If **n** is not specified, the relay selects the present port. If this session is via the USB port, **n** must be specified.
(1–3) for **c** = D (DNP3) class. If **n** is not specified, the relay selects DNP3 Map 1.
- s** = the name of the specific setting you wish to jump to and begin setting. If **s** is not entered, the recloser control starts at the first setting.
- TERSE** = instructs the SEL-651R-2 to skip the **SHOW** display after the last setting. Use this parameter to speed up the **SET** command. If you wish to review the settings before saving, do not use the **TERSE** option.

When you issue the **SET** command, the SEL-651R-2 presents a list of settings, one at a time. Enter a new setting, or press <Enter> to accept the existing setting. Editing keystrokes are shown in *Table 9.3*.

Table 9.3 Set Command Editing Keystrokes

Press Key(s)	Results
<Enter>	Retains setting and moves to the next setting.
^ <Enter>	Returns to previous setting.
< <Enter>	Returns to previous setting section.
> <Enter>	Moves to next setting section.
END <Enter>	Exits editing session, then prompts you to save the settings.
<Ctrl + X>	Aborts editing session without saving changes.

The recloser control checks each entry to ensure that it is within the setting range. If it is not, an **Out of Range** message is generated and the recloser control prompts for the setting again.

If a given setting is beyond 80 characters (like an SER trigger list setting, set with **SET R** command), then a backslash (\) and carriage return have to be made to complete the setting on the next line. The backslash does not have to be entered right at character position 81—it can be entered earlier and then the setting continued on the next line.

When all the settings are entered, the recloser control displays the new settings and prompts for approval to enable them. Answer **Y <Enter>** to enable the new settings.

The SEL-651R-2 handles settings changes as shown in *Table 9.4*.

Table 9.4 Settings Changes Effects (SALARM Relay Word Bit, ENABLED LED, SER)

Settings Change	SALARM Relay Word Bit Pulsed for Approximately 1 Second?	ENABLED LED Extinguished for a Few Seconds?	Sequential Events Recorder (SER) "Settings Changed" Entry?
Global	Yes	Yes	Yes
Active Group	Yes	Yes	Yes
Inactive Group	Yes	No	Yes
Active Logic	Yes	Yes	Yes
Inactive Logic	Yes	No	Yes
Front Panel	Yes	Yes	Yes
Report	Yes	Yes	Yes
Port (any)	Yes	No	Yes
Copy from active to inactive group	Yes	No	Yes
Copy from inactive to active group	Yes	Yes	Yes
Group Change	Yes	Yes (less than 1 second)	Yes ^a

^a SER entry for a group Change is "Group Changed."

In *Table 9.4*, an inactive group is one of the seven settings groups that is not the currently active group. For example, if Settings Group 2 is currently active, Settings Groups 1, 3, 4, 5, 6, 7, and 8 are inactive. A **SET L 4** command represents a change to Logic settings in inactive Settings Group 4.

The SALARM Relay Word bit is in the factory-default setting for OUT201. The SALARM Relay Word bit is driven by the Global SELOGIC control equation setting SALARM. The behavior of the SALARM Relay Word bit in *Table 9.4* presupposes factory-default settings for SELOGIC setting SALARM (see *Factory-Default Settings on page 9.63*).

If the **ENABLED** LED is extinguished, then SEL-651R-2 protection functions are disabled.

The SER is described in *Section 12: Analyzing Events*.

Time-Overcurrent Curves

Standard Inverse-Time Characteristic Curves

The information in *Table 9.5* and *Table 9.6* describes the curve timing for the curve and time-dial settings made for the time-overcurrent elements (see *Figure 4.16–Figure 4.24*). The time-overcurrent curves in *Figure 9.1–Figure 9.5* conform to IEEE Std C37.112-1996 (R2001) IEEE Standard Inverse-Time Characteristic Equations for Overcurrent Relays.

where:

T_p = Operating time in seconds

T_R = Electromechanical induction-disk emulation reset time in seconds (if you select electromechanical reset setting)

TD = Time-dial setting

M = Applied multiples of pickup current (for operating time $[T_p]$, M > 1; for reset time $[T_R]$, M ≤ 1)

Table 9.5 Equations Associated With U.S. Curves

Curve Type	Operating Time	Reset Time	Figure
U1 (Moderately Inverse)	$T_p = TD \cdot \left(0.0226 + \frac{0.0104}{M^{0.02} - 1} \right)$	$T_R = TD \cdot \left(\frac{1.08}{1 - M^2} \right)$	Figure 9.1
U2 (Inverse)	$T_p = TD \cdot \left(0.180 + \frac{5.95}{M^2 - 1} \right)$	$T_R = TD \cdot \left(\frac{5.95}{1 - M^2} \right)$	Figure 9.2
U3 (Very Inverse)	$T_p = TD \cdot \left(0.0963 + \frac{3.88}{M^2 - 1} \right)$	$T_R = TD \cdot \left(\frac{3.88}{1 - M^2} \right)$	Figure 9.3
U4 (Extremely Inverse) ^a	$T_p = TD \cdot \left(0.02434 + \frac{5.64}{M^2 - 1} \right)$	$T_R = TD \cdot \left(\frac{5.64}{1 - M^2} \right)$	Figure 9.4
U5 (Short-Time Inverse)	$T_p = TD \cdot \left(0.00262 + \frac{0.00342}{M^{0.02} - 1} \right)$	$T_R = TD \cdot \left(\frac{0.323}{1 - M^2} \right)$	Figure 9.5

^a U.S. Curve U4 differs slightly from the SEL-351R Recloser Control and SEL-351 Relay family U4 curves.

Table 9.6 Equations Associated With IEC Curves

Curve Type	Operating Time	Reset Time	Figure
C1 (Standard Inverse) ^a	$T_p = TD \cdot \frac{0.14}{M^{0.02} - 1}$	$T_R = TD \cdot \left(\frac{13.5}{1 - M^2} \right)$	Figure 9.6
C2 (Very Inverse) ^a	$T_p = TD \cdot \frac{13.5}{M - 1}$	$T_R = TD \cdot \left(\frac{47.3}{1 - M^2} \right)$	Figure 9.7
C3 (Extremely Inverse) ^a	$T_p = TD \cdot \frac{80}{M^2 - 1}$	$T_R = TD \cdot \left(\frac{80}{1 - M^2} \right)$	Figure 9.8
C4 (Long-Time Inverse)	$T_p = TD \cdot \frac{120}{M - 1}$	$T_R = TD \cdot \left(\frac{120}{1 - M} \right)$	Figure 9.9
C5 (Short-Time Inverse)	$T_p = TD \cdot \frac{0.05}{M^{0.04} - 1}$	$T_R = TD \cdot \left(\frac{4.85}{1 - M^2} \right)$	Figure 9.10

^a Recloser curves 200–202 are equivalent to IEC curves as follows: 200 = IEC Standard Inverse (C1), 201 = IEC Very Inverse (C2), 202 = IEC Extremely Inverse (C3).

9.6 | Settings

Time-Overshoot Curves




Figure 9.1 U.S. Moderately Inverse Curve: U1




Figure 9.2 U.S. Inverse Curve: U2

9.8 | Settings
Time-Overcurrent Curves





Figure 9.3 U.S. Very Inverse Curve: U3

**Figure 9.4 U.S. Extremely Inverse Curve: U4**

9.10 | Settings
Time-Overcurrent Curves




Figure 9.5 U.S. Short-Time Inverse Curve: U5





Figure 9.6 IEC Class A Curve (Standard Inverse): C1

**Figure 9.7 IEC Class B Curve (Very Inverse): C2**




Figure 9.8 IEC Class C Curve (Extremely Inverse): C3




Figure 9.9 IEC Long-Time Inverse Curve: C4




Figure 9.10 IEC Short-Time Inverse Curve: C5

Recloser Curves

Traditional recloser curves are available for the time-overcurrent elements (see *Figure 4.16–Figure 4.24*). The recloser curves in *Figure 9.11–Figure 9.20* can be specified with either the older electronic recloser control designation or the newer micro-processor-based recloser control designation (see *Table 9.7*). For example, a given recloser curve has the following two designations:

- Older electronic recloser control designation: A
- Newer microprocessor-based recloser control designation: 101

Recloser curve A and curve 101 are the same curve—use either designation in making curve settings in the SEL-651R-2.


The recloser curves have a time-dial setting range of 0.10–30.0. In traditional microprocessor-based recloser controls, the time-dial setting is often referred to as a “vertical multiplier” setting instead.

The recloser curves in *Figure 9.11–Figure 9.20* are shown with an effective time-dial setting of 1.00.

NOTE: The electromechanical reset setting is not available with recloser curves. It is only available with traditional electromechanical time-overcurrent relay curves (U1-U5 and C1-C5). See *Table 4.4* and *Table 4.5*-*Table 4.9* for further information.

Table 9.7 Recloser Curve Designations

Recloser Curve Cross Reference—Old to New					
Old	New	Reference	Old	New	Reference
A	101	<i>Figure 9.11</i>	Z	134	<i>Figure 9.17</i>
B	117	<i>Figure 9.12</i>	1	102	<i>Figure 9.14</i>
C	133	<i>Figure 9.11</i>	2	135	<i>Figure 9.12</i>
D	116	<i>Figure 9.13</i>	3	140	<i>Figure 9.12</i>
E	132	<i>Figure 9.16</i>	4	106	<i>Figure 9.19</i>
F	163	<i>Figure 9.14</i>	5	114	<i>Figure 9.17</i>
G	121	<i>Figure 9.15</i>	6	136	<i>Figure 9.15</i>
H	122	<i>Figure 9.14</i>	7	152	<i>Figure 9.20</i>
J	164	<i>Figure 9.14</i>	8	113	<i>Figure 9.20</i>
KP	162	<i>Figure 9.18</i>	8PLUS	111	<i>Figure 9.13</i>
L	107	<i>Figure 9.20</i>	9	131	<i>Figure 9.19</i>
M	118	<i>Figure 9.18</i>	KG	165	<i>Figure 9.17</i>
N	104	<i>Figure 9.11</i>	11	141	<i>Figure 9.19</i>
P	115	<i>Figure 9.16</i>	13	142	<i>Figure 9.15</i>
R	105	<i>Figure 9.12</i>	14	119	<i>Figure 9.19</i>
T	161	<i>Figure 9.18</i>	15	112	<i>Figure 9.20</i>
V	137	<i>Figure 9.15</i>	16	139	<i>Figure 9.13</i>
W	138	<i>Figure 9.11</i>	17	103	<i>Figure 9.18</i>
Y	120	<i>Figure 9.17</i>	18	151	<i>Figure 9.16</i>



RECLOSER CONTROL TIME OVERCURRENT CURVES

DWG. NO. TOC1005
 DATE: 25 JUN 98
 RECLOSER CURVE 1
 DECADE SCALE 2.213

Figure 9.11 Recloser Control Response Curves A, C, N, and W




Figure 9.12 Recloser Control Response Curves B, R, 2, and 3






Figure 9.13 Recloser Control Response Curves D, 8PLUS, and 16




DWG. NO. TOC1008
 DATE: 25 JUN 98
 RECLOSER CURVE 4
 DECADE SCALE 2.213

Figure 9.14 Recloser Control Response Curves F, H, J, and 1




DWG. NO. TOC1009
DATE: 25 JUN 98
RECLOSER CURVE 5
DECade Scale 2.213

Figure 9.15 Recloser Control Response Curves G, V, 6, and 13



DWG. NO. TOC1010
DATE: 25 JUN 98
RECLOSER CURVE 6
DECade Scale 2.213

Figure 9.16 Recloser Control Response Curves E, P, and 18



DWG. NO. TOC1011
DATE: 25 JUN 98
RECLOSER CURVE 7
DECade Scale 2.213

Figure 9.17 Recloser Control Response Curves KG, Y, Z, and 5




Figure 9.18 Recloser Control Response Curves KP, M, T, and 17




Figure 9.19 Recloser Control Response Curves 4, 9, 11, and 14




Figure 9.20 Recloser Control Response Curves L, 7, 8, and 15

SELOGIC Control Equation Settings

SELOGIC control equations appear in the Global, Group, Logic, and Front-Panel settings classes of the SEL-651R-2. This is different than the SEL-351R Recloser Control, which contains all of the SELOGIC control equation settings in one settings class.

The SEL-651R-2 offers enhanced SELOGIC control equation setting capabilities such as nested parentheses, analog comparisons, and the NA setting. The SELOGIC control equation setting syntax is fully described in *Section 7: SELOGIC Control Equation Programming*.

Relay Word Bits

Relay Word bits can be used in SELOGIC control equation settings. Numerous SELOGIC control equation settings examples are given in *Section 4: Protection Functions* through *Section 7: SELOGIC Control Equation Programming*. With a few exceptions, SELOGIC control equation settings can also be set directly to 1 (logical 1), 0 (logical 0), or NA (not applicable).

See *Table F.1* and *Table F.2* for a listing and description of the SEL-651R-2 Relay Word bits.

NA Setting

From a logic standpoint, setting an SELOGIC control equation to NA acts similarly to setting the equation to 0 (logical 0). The difference between 0 and NA is that the 0 setting consumes a small amount of microprocessor time every processing interval, while the NA setting consumes no microprocessor time. Thus, several SELOGIC control equation settings have factory-default values of NA, which allows more microprocessor time for other functions.

For example, setting TMB1A := NA (Channel A, Transmit Bit 1) will result in Relay Word bit TMB1A being “permanently deasserted.”

See *SELOGIC Control Equation Capacity* on page 7.1 for more information.

Analog Comparisons

Analog Quantities on page 7.2 describes the use of Analog Quantities in SELOGIC control equations.

Settings Explanations

Note that most of the settings in the settings sheets that follow include references for additional information. The following explanations are for settings that do not have reference information anywhere else in the instruction manual.

General (Global Settings)

Refer to *General Settings* on page SET.1.

The Global settings NFREQ and PHROT allow you to configure the SEL-651R-2 to your specific system.

Set NFREQ equal to your nominal power system frequency, either 50 Hz or 60 Hz.

NOTE: The PHROT setting describes the electrical rotation of the power system phases, as opposed to the IPCONN, VYCONN, and VZCONN settings, which describe the connections to the SEL-651R-2 current and voltage terminals.

Current and Voltage Connections (Global Settings)

Set PHROT equal to your power system phase rotation, either ABC or ACB.

Set DATE_F to format the date displayed in recloser control reports and the front-panel display. Set DATE_F to MDY to display dates in Month/Day/Year format; set DATE_F to YMD to display dates in Year/Month/Day format; set DATE_F to DMY to display dates in Day/Month/Year format.

Refer to *Current and Voltage Connection Settings on page SET.1*.

The SEL-651R-2 connection terminals are shown in *Figure 2.3* and *Figure 2.5* for dual-door enclosure and *Figure 2.9* for single-door enclosure. The connection terminal markings are designated with numeric labels and terminal labels. For the purpose of explaining the current and voltage connection settings, a simplified list of the SEL-651R-2 current and voltage input terminals is used:

- For currents: I1, I2, I3, IN
- For voltages: V1Y, V2Y, V3Y, V1Z, V2Z, V3Z

This simplified list does not include the polarity marks on the current inputs. For example, the current channel I1 includes the physical terminals numbered Z01 (I1 polarity, indicated with a dot above the terminal) and Z02 (I1 nonpolarity), but will be referred to as only the I1 channel.

See *Figure 2.54–Figure 2.82* for current and voltage connections.

Current Connection Setting (IPCONN)

NOTE: The IPConn setting serves a different function than the PHROT setting. See the note in General (Global Settings) on page 9.27.

NOTE: Other SEL-651R-2 settings handle the phase rolling of voltages, trip signals, close signals, and breaker status readings (see the following subsections).

The current signals are normally brought into the SEL-651R-2 cabinet via a prewired control cable. The factory-default connection includes a residual connection to the channel IN terminals and the I1, I2, and I3 phase current terminals, as shown in *Figure 2.54–Figure 2.82*.

The electrical phase orientation of the power system overhead line is usually not easy to change, so the resulting CT secondary signals coming from the recloser are not the same in every installation. To eliminate the need to make wiring changes at the back panel, Global setting IPConn can be used to designate which phases are connected to each of the terminals I1, I2, and I3. *Table 9.8* shows the required setting for IPConn for the various CT signal connections.

MULTI-RECLOSER INTERFACE

The settings in *Table 2.4*, *Table 2.8*, *Table 9.15*, *Table 9.19*, and *Table 9.20* are automatically set (and hidden), according to Global settings RECL_CFG and IPConn, for the Multi-Recloser Interface (42-Pin) on page 2.96.

Table 9.8 Current Connection Setting IPConn

Phase CT Signal Connections			Required Global Setting
I1 Terminals	I2 Terminals	I3 Terminals	IPConn
I _A	I _B	I _C	ABC
I _A	I _C	I _B	ACB
I _B	I _A	I _C	BAC
I _B	I _C	I _A	BCA
I _C	I _A	I _B	CAB
I _C	I _B	I _A	CBA

Note that setting IPConn is deemed a “reference setting” in *Table 9.15*, *Table 9.18*, *Table 9.19*, and *Table 9.20*. Subsection *Pole Status (52a), Trip, and Close Mapping Variations for Single-Phase Trip Capable Reclosers (Group Settings)* on page 9.52 explains this in greater detail.

Enable Ground Switch Setting (EGNDSW)

The SEL-651R-2 can operate with or without the IN channel connected to a current source. The factory-default wiring configuration employs a wired-residual connection to the IN terminals, allowing the measurement of zero-sequence current via the more sensitive IN channel. The effect of the EGNDSW setting is shown in *Table 9.16*, *Table 4.38*, and *Ground Switch Option on page 8.3*.

When setting EGNDSW is changed via the serial port **SET G** command, several functions in the Group settings class are disabled or changed.

The following warning is displayed when EGNDSW is changed from Y to N:

WARNING! The global setting EGNDSW was changed to "N", which will cause the E50G, E51G1, E51G2, 51G1JP, 51G1KP, E32, and GDEMP settings to be set to factory default values in all settings groups.

The following warning is displayed when EGNDSW is changed from N to Y:

WARNING! The global setting EGNDSW was changed to "Y", which will cause E50N, E51N1, E51N2, NDEMP settings to be set to OFF and CTRN setting to be set to the same value as CTR in all settings groups.

Both warnings are followed by a confirmation prompt, which allows the technician to approve or cancel the changes.

CT Polarity Setting (CTPOL)

MULTI-RECLOSER INTERFACE

See Changing Global Setting RECL_CFG Changes the CTPOL Setting and the PTRY and PTRZ Settings for 8 Vac LEA Voltage Inputs on page 2.99.

The SEL-651R-2 uses directional information contained in current and voltage signals in these functions:

- Power measurement (see *Table 8.1*)
- Power elements
- Load encroachment
- Fault locator
- Directional control

The direction of the calculated power or impedance depends on the relative phase of the current measurements as compared to the voltage signals, which is normally a function of switchgear orientation. The CTPOL := (POS or NEG) setting provides an easy way to change the polarity of the measured current signals, and thus the resulting power direction and impedances.

Figure 2.54–Figure 2.84 show the SEL-651R-2 factory-default CT circuit wiring for supported reclosers. The directional arrows shown in the primary bus inside the switchgear identifies the forward or OUT direction, when Global setting CTPOL := POS.

The CTPOL setting functions by negating (or multiplying by -1) the current signals being read on the I1, I2, and I3 current inputs (and the channel IN current if setting EGNDSW := Y) if setting CTPOL := NEG. The event report will show the polarity after the CTPOL adjustment is made, so any analysis tools, such as the ACCELERATOR Analytic Assistant SEL-5601 Software, will extract the same phase information that the SEL-651R-2 is using.

Breaker/Recloser Type Setting (BKTYP) and Enable Single-Phase Breaker Setting (ESPB)

Global setting BKTYP indicates the type of recloser the SEL-651R-2 interfaces with:

MULTI-RECLOSER INTERFACE

Global setting BKTYP is automatically set (and hidden) based on Global Setting RECL_CFG for the Multi-Recloser Interface (42-Pin) on page 2.96 and Table 2.4.

- BKTYP := 3 (three-phase)—interface with recloser that is capable of only tripping and closing all three phases in unison
- BKTYP := 1 (single-phase)—interface with recloser that is capable of tripping and closing all three phases in unison or each phase individually

Figure 6.2, Figure 7.26, and Figure 7.27 use the BKTYP setting to set up the processing structure of breaker/pole status inputs and trip/close outputs. If BKTYP := 1, then Group setting ESPB (see *Figure 9.31*) can be set:

- ESPB := Y—enable single-phase tripping and closing
- ESPB := N—enable three-phase tripping and closing

Even with setting ESPB := Y, three-phase tripping can still occur (note Three-Phase Trip settings TRQL3P, TR3P, and TR3X in *Figure 5.1* are always enabled).

If BKTYP := 3, then ESPB := N always.

Figure 5.1 and *Figure 6.1* use the ESPB setting to set up the internal trip/close logic. *Figure 6.2* uses the ESPB setting to further refine breaker/pole status for single-phase or three-phase closing/reclosing.

Voltage Connection Settings (VYCONN and VZCONN)

The SEL-651R-2 has six analog voltage inputs, broken into two sets of three-phase connections, called the VY and VZ terminals. *Figure 2.46–Figure 2.51* cover the actual wiring for these inputs. This section deals with the settings that determine how the SEL-651R-2 processes the signals measured on these terminals.

The SEL-651R-2 can be used with all six voltage inputs connected; use of fewer than six voltage inputs results in reduced functionality.

Like the current inputs, the voltage input terminals are labeled numerically (1, 2, 3) instead of by phase letter (A, B, C). This allows settings to be used that assign the measured signal to the correct phase quantity inside the SEL-651R-2. This reassignment is sometimes called phase rolling. It is much easier to change a setting than to change wiring, so the settings VYCONN and VZCONN have been provided in the SEL-651R-2.

Voltage Terminal Designations (simplified):

- VY terminals: V1Y, V2Y, V3Y
- VZ terminals: V1Z, V2Z, V3Z

Unlike the CT connections shown in *Table 9.8*, it is possible to operate the recloser control with less than three voltages on a set of terminals. *Table 9.9* shows the six combinations of three-phase voltage connections on the VY terminals, plus six more single phase voltage connection variations.

NOTE: In Table 9.9, the phase-to-phase connections shown (AB, BC, CA) are single-phase measurements, which mean that only the V1Y terminal is “seeing” the voltage. The SEL-651R-2 does not support open-delta connected potential transformers.

The VZ-terminal voltages have a similar choice of settings as *Table 9.9*, except a “VZ” is used instead of a “VY.” Thus, the VZCONN setting is independent of the VYCONN setting.

Table 9.9 Voltage Connection Setting VYCONN and Affected Settings

VY-Terminal Signal Connections			Required Global Setting	“VY” Available as Setting Choice for:		
V1Y	V2Y	V3Y	VYCONN :=	EPHANT	VSELECT	FSELECT
V _A	V _B	V _C	ABC	no	yes	yes
V _A	V _C	V _B	ACB	no	yes	yes
V _B	V _A	V _C	BAC	no	yes	yes
V _B	V _C	V _A	BCA	no	yes	yes
V _C	V _A	V _B	CAB	no	yes	yes
V _C	V _B	V _A	CBA	no	yes	yes
V _A	—	—	A	yes	no	yes
V _B	—	—	B	yes	no	yes
V _C	—	—	C	yes	no	yes
V _{AB}	—	—	AB	yes	no	yes
V _{BC}	—	—	BC	yes	no	yes
V _{CA}	—	—	CA	yes	no	yes
—	—	—	OFF	no	no	no

Single-Phase and Phase-to-Phase Voltage Connections

The bottom half of *Table 9.9* lists single-phase and phase-to-phase connection options for voltage input V1Y. These voltage input V1Y connections are actually between terminals V1Y and NY (*Figure 2.5* for dual-door enclosure; see *Figure 2.9* for single-door enclosure). Even though terminal NY is the “neutral” connection, there is no internal ground connection on terminal NY, so phase-to-phase voltage connections can be made between voltage terminals V1Y and NY.

Figure 9.21 shows the voltage terminal assignments for these single-phase and phase-to-phase voltage connections. Even voltage terminals V2Y and V3Y are assigned, with the aid of the system rotation setting PHROT.

The internal voltages in *Figure 9.21* are used in the voltage elements (see *Voltage Elements on page 4.35*, *Figure 4.30*, and *Figure 4.32*) and in the event report columns (see *Figure 12.8*). Even though single-phase and phase-to-phase connections to V1Y–NY are shown in *Figure 9.21* (and “no connections” are shown at bottom of *Figure 9.21*), all the voltage terminals and subsequent internal voltages are active for the aforementioned voltage elements and event report columns.

Again, the VZ-terminal voltages have the same choices as the VY-terminal voltages portrayed in *Figure 9.21*—just substitute “VZ” for “VY”. *Transition Between A-B-C Worlds on page 9.54* goes into greater detail and example on terminal assignments.




Figure 9.21 Terminal Assignments for Single-Phase and Phase-to-Phase Voltage Connections

Troubleshooting Voltage and Current Connections

The ability to make setting changes instead of wiring changes is very convenient. However, some tools are required to help troubleshoot problems that may arise if mistakes are made in either the wiring or the setting of the SEL-651R-2 current and voltage inputs.

The serial port **MET** command is a convenient troubleshooting tool to use because it is possible to quickly see how the SEL-651R-2 is interpreting the signals. *Section 10: Communications* contains a sample **MET** command capture. *Metering Check on page 2.36* gives a quick troubleshooting routine.

Event Reports are also powerful diagnostic tools (see *Section 12: Analyzing Events*). Analytic Assistant allows graphical representation of compressed and COMTRADE event report data, including oscillography and phasor display.

QuickSet contains a phasor display function that operates directly from a serial port connection to the SEL-651R-2. It is found under the HMI menu.

Enable Phantom Voltage Setting (EPHANT)

The SEL-651R-2 can be configured to create phantom three-phase voltage signals from an applied single-phase voltage on either the VY terminals or the VZ terminals (but not both). *Table 9.9* shows the setting choices for VYCONN and VZCONN that allow the EPHANT setting to be made (see *Phantom Voltage Option Not in Service on page 8.6*).

The phantom voltage signals created are used only in fundamental metering functions (voltages, power, power factor, energy). The protection functions, including the under- and overvoltage elements, power elements, and event reports, are unaffected by the EPHANT setting.

Voltage Source Selection Setting (VSELECT)

The VSELECT setting is used to select which voltage terminals are used for the protection functions that require three-phase voltage:

- Power elements
- Load encroachment
- Fault locator
- Voltage Sag/Swell/Interruption elements
- Loss-of-potential
- Directional control
- Vector shift

VSELECT also defines the voltage signals used in the power and energy metering functions, unless phantom voltages are selected (setting EPHANT ≠ OFF).

If VSELECT is changed to OFF, the following message is displayed.

WARNING! The global setting VSELECT was changed to "OFF". Settings ELOAD, E32, E78VS, EFLOC, ELOP, EPWR, and ESSI will be set to "N" in all settings groups.

The voltage elements are not affected by the VSELECT setting (see *Voltage Elements on page 4.35*).

The Relay Word bits VSELY and VSELZ are controlled by the VSELECT setting (see *Figure 9.31*).

Frequency Source Selection Setting (FSELECT)

The FSELECT setting is used to select which voltage terminals are used for the frequency tracking and frequency measurement functions:

- Frequency elements, including undervoltage block (see *Frequency Elements on page 4.82*)
- Synchronism-check elements (determines voltage V_P and V_S if group setting EGSELECT:= N; see *Table 4.22*)

For FSELECT := VY or OFF, the relay defaults to using the voltage connected to V1Y for frequency tracking. If a disturbance causes V1Y voltage to drop below 10 V for more than 60 cycles, the relay will attempt to use V2Y for frequency tracking. If V2Y is also less than 10 V, the relay will attempt to use V3Y. Operation of the relay with V1Z, V2Z, and V3Z is similar if FSELECT := VZ.

If FSELECT is changed to OFF, the following message is displayed.

WARNING! The global setting FSELECT was changed to "OFF". Settings E81, E81W, E81R, E81RF, and E25 will be set to "N" in all settings groups.

Enable Independent Control Input Settings (Global Settings)

Voltage Ratio Correction Factors for VY- and VZ-Terminal Voltage Inputs (Global Settings)

NOTE: Ratio Correction Factors serve a different purpose than Potential Transformer Ratio settings—see also following subsection Potential Transformer (PT) Ratios (Group Settings) on page 9.42.

For most applications, leave setting EICIS := N. This selection causes the debounce timers for the recloser status inputs (IN201–IN206, *Figure 7.18*) and optional optoisolated inputs (IN101–IN107, *Figure 7.19*) to be hidden from view and set to factory-default values. If different debounce time settings are required, then set EICIS := Y and make the appropriate debounce timer settings.

Make the V1YRCF, V2YRCF, and V3YRCF ratio correction factor Global settings for the VY-terminal voltage inputs (V1Y, V2Y, and V3Y, respectively) when they are ordered as low-energy analog (LEA) voltage inputs (see *Figure 9.22*, *Figure 9.25*, and *Figure 9.27*). Make the V1ZRCF, V2ZRCF, and V3ZRCF ratio correction factor Global settings for VZ-terminal voltage inputs (V1Z, V2Z, and V3Z respectively) when they are ordered as LEA voltage inputs (see *Figure 9.22*, *Figure 9.26*, and *Figure 9.27*). Ratio correction factor (RCF) settings compensate for irregularities (on a per-phase basis) of voltage dividers connected between the primary voltage system and the LEA inputs. The derivation of the RCF value for a voltage divider for a particular phase is defined as follows:

$$\begin{aligned} \text{RCF} &= \frac{\text{true ratio}}{\text{marked ratio}} \\ &= \frac{(\text{Vpri./Vsec.})}{\text{PTR}_{\text{LEA}}} \\ &= \frac{\text{Vpri.}}{\text{Vsec.} \cdot \text{PTR}_{\text{LEA}}} \end{aligned} \quad \text{Equation 9.1}$$

where:

Vpri. = test voltage applied to the primary side of the voltage divider

Vsec. = resultant voltage measured on the secondary side of the voltage divider

true ratio = Vpri./Vsec.

marked ratio = PTR_{LEA}
= effective nominal potential transformer (PT) ratio of the voltage divider connected between the primary voltage system and the LEA input (e.g., PTR_{LEA} = 10000 for G&W Viper-ST and G&W Viper-LT).

The marked ratio of the voltage divider (PTR_{LEA}) is always provided by the manufacturer and often the per-phase RCF values are also provided.

If the voltage divider is perfect, then:

$$\frac{\text{Vpri.}}{\text{Vsec.}} = \text{PTR}_{\text{LEA}} \text{ and RCF} = 1.000 \quad \text{Equation 9.2}$$

Thus, the measured voltage divider performance equals the marked ratio of the voltage divider, as given by the manufacturer. But such perfect conditions are usually not the case.

If the voltage divider is putting out more voltage (Vsec.) than nominally expected for an applied voltage input (Vpri.), then:

$$\frac{V_{pri.}}{V_{sec.}} < PTR_{LEA} \text{ and } RCF < 1.000 \quad \text{Equation 9.3}$$

An example of an RCF value less than 1.000 is found in *Example 9.1*. In this example, setting V2YRCF := 0.883 brings down the too high voltage on voltage input V2Y (0.82 V is brought down to nominal 0.72 V).

If the voltage divider is putting out less voltage (Vsec.) than nominally expected for an applied voltage input (Vpri.), then:

$$\frac{V_{pri.}}{V_{sec.}} > PTR_{LEA} \text{ and } RCF > 1.000 \quad \text{Equation 9.4}$$

An example of an RCF value greater than 1.000 is also found in following *Example 9.1*. In this example, setting V3YRCF := 1.112 brings up the too low voltage on voltage input V3Y (0.65 V is brought up to nominal 0.72 V).

In the SEL-651R-2 with LEA voltage inputs, RCF values for VY terminals (settings V1YRCF, V2YRCF, and V2YRCF) are applied to respective voltage inputs V1Y, V2Y, and V3Y, and the RCF values for VZ terminals (settings V1ZRCF, V2ZRCF, and V2ZRCF) are applied to respective voltage inputs V1Z, V2Z, and V3Z. The resultant secondary voltages from these voltage inputs are normalized by the RCF values. These normalized secondary voltages are used throughout the SEL-651R-2.

NOTE: At the end of the following subsection Voltage-Related Settings and LEA Inputs (Group Settings) on page 9.49 is a discussion concerning RCF values that are less than unity (1.000) and their possible effect on voltage-related settings.

EXAMPLE 9.1 Normalizing Voltages With Ratio Correction Factors

A voltage divider is connected to the 8 Vac LEA voltage inputs (see Figure 9.22). The RCF values per phase for the voltage divider are given as:

V1YRCF := 1.078 (voltage input V1Y; like Equation 9.4)

V2YRCF := 0.883 (voltage input V2Y; like Equation 9.3)

V3YRCF := 1.112 (voltage input V3Y; like Equation 9.4)

The marked ratio of the voltage divider is given as:

$$PTR_{LEA} = 10000$$

What are the true ratios of each phase of the voltage divider?

$$\text{true ratio (for a given phase)} = \frac{V_{pri.}}{V_{sec.}}$$

V_{pri.} and V_{sec.} are measured in manufacturer tests, to derive RCF values as shown in Equation 9.1 and accompanying explanation. From Equation 9.1:

$$\text{RCF} \cdot \text{PTR}_{\text{LEA}} = \frac{\text{V}_{\text{pri.}}}{\text{V}_{\text{sec.}}} = \text{true ratio}$$

$1.078 \cdot 10000 = 10780$ (true ratio for voltage input V1Y)

$0.883 \cdot 10000 = 8830$ (true ratio for voltage input V2Y)

$1.112 \cdot 10000 = 11120$ (true ratio for voltage input V3Y)

Note these true ratios vary from 8830 to 11120, while the marked ratio of the voltage divider is given as 10000.

Consider what is happening in this example. First, assume the primary voltage (V_{pri.}) is the same magnitude for each phase. When this primary voltage is run through the respective true ratios, the secondary voltage outputs vary widely. Presuming primary voltage of 12.47 kV (7.2 kV line-to-neutral), the resultant secondary voltages are listed below:

$$7200 \text{ V}/10780 = 0.67 \text{ V}$$

(true secondary voltage to voltage input V1Y)

$$7200 \text{ V}/8830 = 0.82 \text{ V}$$

(true secondary voltage to voltage input V2Y)

$$7200 \text{ V}/11120 = 0.65 \text{ V}$$

(true secondary voltage to voltage input V3Y)

Note that the true secondary voltages to voltage inputs V1Y and V3Y are running low (below normalized secondary voltage 0.72 V = 7200 V/10000), while the voltage to voltage input V2Y is running high (above normalized secondary voltage 0.72 V). But, the RCF values adjust these true secondary voltages to normalized secondary voltage:

$$0.67 \text{ V} \cdot 1.078 = 0.72 \text{ V}$$

(normalized voltage from voltage input V1Y)

$$0.82 \text{ V} \cdot 0.883 = 0.72 \text{ V}$$

(normalized voltage from voltage input V2Y)

$$0.65 \text{ V} \cdot 1.112 = 0.72 \text{ V}$$

(normalized voltage from voltage input V3Y)

Again, the normalized secondary voltage (0.72 V) is the same for all three phases in this example, because the primary voltage is assumed the same magnitude for each phase (7200 V). These normalized secondary voltages are used throughout the SEL-651R-2. The true secondary voltages cannot be seen (via the SEL-651R-2), unless the RCF values are set to unity (RCF = 1.000).

Voltage Phase Angle Correction Settings for VY- and VZ-Terminal Voltage Inputs (Global Settings)

Make the V1YPAC, V2YPAC, and V3YPAC voltage phase angle correction Global settings for the VY-terminal voltage inputs (V1Y, V2Y, and V3Y, respectively) when they are ordered as low-energy analog (LEA) voltage inputs (see *Figure 9.25*, *Figure 9.26*, and *Figure 9.27*). Make the V1ZPAC, V2ZPAC, and V3ZPAC voltage phase angle correction Global settings for the VZ-terminal voltage inputs (V1Z, V2Z, and V3Z, respectively) when they are ordered as LEA voltage inputs (see *Figure 9.26* and *Figure 9.27*). These settings compensate for the lagging phase shift caused by the voltage divider and the shielded cable bringing the voltages to the SEL-651R-2.

Refer to *Table 9.10–Table 9.14* to make voltage phase angle correction settings.

For example, if the SEL-651R-2 is used to control a NOVA TS-27 with a 30-foot, 26-pin control cable and a 20-foot, 14-pin junction box cable, then calculate the phase angle correction setting from *Table 9.11* as follows.

$$\text{V1YPAC} = \text{V2YPAC} = \text{V3YPAC} = -3.3^\circ + -0.8^\circ \left(\frac{(30 - 10) \text{ ft}}{10 \text{ ft}} \right) + -1.4^\circ \left(\frac{(20 - 10) \text{ ft}}{10 \text{ ft}} \right) = -6.3^\circ$$

Table 9.10 Voltage Phase Angle Correction Settings for Eaton NOVA Three-Phase Reclosers

Model	Global Settings V1YPAC-V3YPAC for Various Control Cable Lengths				
	3.05 m (10 ft)	6.10 m (20 ft)	9.15 m (30 ft)	12.2 m (40 ft)	15.25 m (50 ft)
NOVA15	-1.9°	-3.0°	-4.1°	-5.2°	-6.3°
NOVA27 (and NOVA15 with extended BIL)	-3.4°	-4.5°	-5.6°	-6.7°	-7.8°
NOVA38 (and NOVA27 with extended BIL)	-5.7°	-6.8°	-7.9°	-9.0°	-10.0°

Table 9.11 Voltage Phase Angle Correction Settings for Eaton NOVA-TS Triple-Single Reclosers

Model	Global Settings V1YPAC-V3YPAC for 3.05 m (10 ft) 26-Pin Control Cable and 3.05 m (10 ft) 14-Pin Junction Box Cable
NOVA-TS-15	-2.1° ^a
NOVA-TS-27	-3.3° ^b
NOVA-TS-38	-5.5° ^c

^a For each additional 3.05 m (10 ft) of control cable, add a correction of -0.7°.

For each additional 3.05 m (10 ft) of junction box cable, add a correction of -1.4°.

^b For each additional 3.05 m (10 ft) of control cable, add a correction of -0.8°.

For each additional 3.05 m (10 ft) of junction box cable, add a correction of -1.4°.

^c For each additional 3.05 m (10 ft) of control cable, add a correction of -0.5°.

For each additional 3.05 m (10 ft) of junction box cable, add a correction of -0.8°.

Table 9.12 Voltage Phase Angle Correction Settings for Eaton NOVA-STS Single-Tank, Triple-Single Reclosers

Model	Global Settings V1YPAC-V3YPAC for 3.05 m (10 ft) 26-Pin Control Cable
NOVA-STS-15	-0.8° ^a
NOVA-STS-27	-2.0° ^b
NOVA-STS-38	-4.2° ^c

^a For each additional 3.05 m (10 ft) of control cable, add a correction of -0.7°.^b For each additional 3.05 m (10 ft) of control cable, add a correction of -0.8°.^c For each additional 3.05 m (10 ft) of control cable, add a correction of -0.5°.**Table 9.13 Voltage Phase Angle Correction Settings for Eaton NOVA NX-T and NOVA NX-STS**

Model	Global Settings V1YPAC-V3YPAC (Source Side) for 3.05 m (10 ft) ^a	Global Settings V1ZPAC-V3ZPAC (Load Side) for 3.05 m (10 ft) ^a
15.5 kV	-2.88°	-2.94°
15.5 kV Extra Creep	-3.91°	-2.94°
27 kV	-5.62°	-2.66°
27 kV Extra Creep	-7.16°	-2.66°
38 kV	-7.16°	-2.66°

^a For each additional 3.05 m (10 ft) of control cable, add a correction of -0.75°.

NOTE: Siemens LEA voltage inputs are available with the Control Cable Interface for Siemens SDR (40-pin) reclosers. Siemens SDR reclosers compatible with the Multi-Recloser Interface (42-pin) use 8 Vac Max LEA Inputs. See Recloser Interface Connection Details (Control Cable Interface) on page 2.62.

Table 9.14 Voltage Phase Angle Correction Settings for Siemens SDR LEA Inputs on 40-Pin Model Reclosers

Model	Global Settings V1ZPAC-V3ZPAC for Various Control Cable Lengths				
	3.05 m (10 ft)	6.10 m (20 ft)	9.15 m (30 ft)	12.2 m (40 ft)	15.25 m (50 ft)
Siemens SDR Triple-Single	-1.4°	-2.1°	-2.7°	-3.3°	-4.0°
Siemens SDR Three-Phase	-1.4°	-2.1°	-2.7°	-3.3°	-4.0°

Because the phase shift can vary depending on the type and length of shielded cable used for the application, phase angle correction settings for Lindsey SVMI can be made by using the phase angle values on the opposite voltage terminals as a reference (if available). For example, consider a system where the VY-terminal inputs are 300 Vac PTs and the VZ-terminal inputs are Lindsey SVMI LEAs, connected to either side of the same recloser. The VY-terminal inputs can be used as the phase angle reference to determine the phase angle correction necessary for the Lindsey SVMI LEAs.

Breaker Monitor Initiate Settings (Global Settings)

MULTI-RECLOSER INTERFACE

The BKMON3P setting is automatically set to the default value (and hidden) for Multi-Recloser Interface (42-Pin) on page 2.96.

MULTI-RECLOSER INTERFACE

Global setting BKTYP is automatically set (and hidden) based on Global setting RECL_CFG for the Multi-Recloser Interface (42-Pin) on page 2.96 and Table 2.4.

NOTE: The system phase rotation (and Global setting PHROT) have no impact on the recommended settings shown in Table 9.15.

MULTI-RECLOSER INTERFACE

The BKMONx setting values in Table 9.15 are automatically set (and hidden), according to Global settings RECL_CFG and IPCONN, for the Multi-Recloser Interface (42-Pin) on

See *Breaker Monitor Initiate SELOGIC Equations on page SET.5*.

The function of the Breaker Monitor initiate settings is fully explained in *Section 8: Metering and Monitoring*. The recommended settings depend on Global setting BKTYP.

When BKTYP := 3, only make setting BKMON3P.

The factory-default setting is:

BKMON3P := RCTR1X.

This setting should satisfy all regular recloser applications.

The RCTR1X Relay Word bit is the final trip output for three-phase reclosers (see *Figure 7.26*).

When BKTYP := 1, only make settings BKMONA, BKMONB, and BKMONC.

The factory-default settings are:

BKMONA := RCTR1X

BKMONB := RCTR2X

BKMONC := RCTR3X

These settings may need to change, depending on setting IPCONN, as shown in *Table 9.15*. Subsection *Pole Status (52a), Trip, and Close Mapping Variations for Single-Phase Trip Capable Reclosers (Group Settings)* on page 9.52 explains the use of setting IPCONN as a “reference setting” in greater detail.

Table 9.15 Breaker Monitor Mapping Global Settings for Single-Phase Recloser (BKTYP := 1) (Sheet 1 of 2)

Reference Global Setting	Recommended Global Settings		
IPCONN :=	BKMONA :=	BKMONB :=	BKMONC :=
ABC	RCTR1X	RCTR2X	RCTR3X
ACB	RCTR1X	RCTR3X	RCTR2X

Table 9.15 Breaker Monitor Mapping Global Settings for Single-Phase Recloser (BKTYP := 1) (Sheet 2 of 2)

Reference Global Setting	Recommended Global Settings		
BAC	RCTR2X	RCTR1X	RCTR3X
BCA	RCTR3X	RCTR1X	RCTR2X
CAB	RCTR2X	RCTR3X	RCTR1X
CBA	RCTR3X	RCTR2X	RCTR1X

Time and Date Management Settings (Global Settings)

The SEL-651R-2 supports several methods of updating the relay date and time.

For IRIG-B and Phasor Measurement Unit (PMU) synchrophasor applications, refer to *Configuring High-Accuracy Timekeeping on page J.21*.

For Simple Network Time Protocol (SNTP) applications, refer to *Simple Network Time Protocol (SNTP) on page 10.16*.

For time update from a DNP3 Master, see *Time Synchronization on page E.8*.

Coordinated Universal Time (UTC) Offset Setting (Global Settings)

The SEL-651R-2 has a Global setting UTC_OFF, settable from -24.00 to +24.00 hours, in 0.25-hour increments.

The relay HTTP (web) server uses the UTC_OFF setting to calculate UTC time stamps in request headers.

The relay also uses the UTC_OFF setting to calculate local (relay) time from the UTC source when configured for Simple Network Time Protocol (SNTP) updating via Ethernet. When a time source other than SNTP is updating the relay time, the UTC_OFF setting is not considered because the other time sources are defined as local time. When using IEEE C37.118-compliant IRIG-B signals (e.g., Global setting IRIGC = C37.118), the relay uses the UTC-to-local time offset provided as part of the time message to determine the local time. If the IRIG signal is lost, Global setting UTC_OFF is used.

Set UTC_OFF properly even if you expect some other time source, such as IRIG-B, to correct for the offset. If the time source fails, the relay will revert to SNTP or internal time and UTC_OFF will allow the relay to record and report the correct local time. If UTC_OFF is not set properly, some relay reports may show unexpected results.

Automatic Daylight-Saving Time Settings (Global Settings)

The SEL-651R-2 can automatically switch to and from daylight-saving time, as specified by the eight Global settings DST_BEGM–DST_ENDH. The first four settings control the month, week, day, and time that daylight-saving time shall commence, while the last four settings control the month, week, day, and time that daylight-saving time shall cease.

Once configured, the SEL-651R-2 will change to and from daylight-saving time every year at the specified time. Relay Word bit DST asserts when daylight-saving time is active.

The SEL-651R-2 interprets the week number settings DST_BEGW and DST_ENDW (1–3, L = Last) as follows:

- The first seven days of the month are considered to be in week 1.
- The second seven days of the month are considered to be in week 2.

- The third seven days of the month are considered to be in week 3.
- The last seven days of the month are considered to be in week “L”.

This method of counting of the weeks allows easy programming of statements like “the first Sunday”, “the second Saturday”, or “the last Tuesday” of a month.

As an example, consider the following settings:

```
DST_BEGM = 3
DST_BEGW = L
DST_BEGD = SUN
DST_BEGH = 2
DST_ENDM = 10
DST_ENDW = 3
DST_ENDD = WED
DST_ENDH = 3
```

With these example settings, the relay will enter daylight-saving time on the last Sunday in March at 0200 h and leave daylight-saving time on the third Wednesday in October at 0300 h. The relay asserts Relay Word bit DST when daylight-saving time is active.

When an IRIG-B time source is being used, the relay time follows the IRIG-B time, including daylight-saving time start and end, as commanded by the time source. If there is a discrepancy between the daylight-saving time settings and the received IRIG-B signal, the relay follows the IRIG-B signal.

When using IEEE C37.118 compliant IRIG-B signals (e.g., Global setting IRIGC = C37.118), the relay automatically populates the DST Relay Word bit, regardless of the daylight-saving time settings.

When using regular IRIG-B signals (e.g., Global setting IRIGC = NONE), the relay only populates the DST Relay Word bit if the daylight-saving time settings are properly configured.

Set daylight-saving time beginning and ending properly even if you expect some other time source, such as IRIG-B, to correct for daylight-saving time. The relay relies on these settings for correct time should the time source fail (for IRIGC = C37.118) and to calculate UTC time correctly (when IRIGC = NONE). If daylight-saving time settings are not correct, some relay reports may show unexpected results. Use the **TIME DST** command to confirm the daylight-saving time settings and status (see *TIM Command (View/Change Time) on page 10.83*).

Identifier Labels (Group Settings)

Refer to *Identifier Labels on page SET.8*.

The SEL-651R-2 has two identifier labels: the Relay Identifier (RID) and the Terminal Identifier (TID). The Relay Identifier is typically used to identify the recloser control or the type of protection scheme. Typical Terminal Identifiers include an abbreviation of the substation name and line terminal.

The SEL-651R-2 tags each report (event report, meter report, etc.) with the Relay Identifier and Terminal Identifier. This allows you to distinguish the report as one generated for a specific breaker and substation.

RID and TID settings may include the following characters: 0–9, A–Z, -, /, ., space.

Current Transformer (CT) Ratios (Group Settings)

Refer to *Current and Potential Transformer Ratios on page SET.8*.

Phase and neutral current transformer ratios are set independently. If neutral channel IN is connected residually with Terminals I1, I2, I3 (this matches the SEL-651R-2 factory-default wiring) then set CTR and CTRN the same. Group settings CTR and CTRN are used in SEL-651R-2 event reports and metering functions to scale secondary current quantities into primary values.

When channel IN is connected residually, make Global setting EGNDSW := Y. For ground protection (e.g., elements 50G1–50G6, 51G1, and 51G2), the channel IN signal will automatically be used for small signals and the calculated zero-sequence current (from terminals I1, I2, I3) will be used for large signals (see *Ground Switch Logic on page 4.117*). Metering functions will follow a similar behavior for the IG-derived quantities (see *Ground Switch Option on page 8.3*).

For applications that require a high sensitivity to zero-sequence current, neutral channel IN is connected separately to a core-balance current transformer that encompasses the three phases. This type of current transformer typically has a lower ratio than the phase current transformers, which allows for more sensitivity in ground fault detection.

Make Global setting EGNDSW := Y for this application. Settings CTR and CTRN will be different in this case, with CTR being greater than CTRN. The setting limit for the ratio is:

$$1 \leq \frac{\text{CTR}}{\text{CTRN}} \leq 500$$

Equation 9.5

If channel IN is not connected, or it is connected to an unrelated current source (which is not measuring the zero-sequence current on the same electrical location as the phase CTs connected to terminals I1, I2, and I3), then make Global setting EGNDSW := N and set CTRN independently of CTR. Separate channel IN overcurrent elements, 50N1T–50N6T, 51N1T, and 51N2T, controlled by Enable settings E50N, E51N1, and E51N2, are available when EGNDSW := N.

Table 9.16 summarizes the above information.

Table 9.16 CTR and CTRN Settings in Relation to EGNDSW Setting

IN Channel Connection	EGNDSW Setting	CTRN Setting Requirements	50N Element Availability
Wired residually with terminals I1, I2, I3 ^a	Y ^a	CTRN = CTR ^a	No ^a
Wired to a core-balance CT, measuring zero-sequence current on same line as CTs on terminals I1, I2, I3	Y	$1 \leq \frac{\text{CTR}}{\text{CTRN}} \leq 500$	No
Wired to a CT, unrelated to phase CTs	N	CTRN set independent of CTR	Yes
Not connected	N	CTRN setting not used	NA

^a This is the factory-default configuration.

CT Sizing

The SEL-651R-2 is designed to work with switchgear-mounted CTs. If the SEL-651R-2 is being installed in a substation application where CTs can be individually specified, see the guidelines in the technical paper *The Impact of High Fault Current and CT Rating Limits on Overcurrent Protection*, available at selinc.com.

Potential Transformer (PT) Ratios (Group Settings)

Refer to *Current and Potential Transformer Ratios on page SET.8*.

Group setting PTRY is the potential transformer ratio from the primary system to the SEL-651R-2 VY-terminal voltage inputs. Group setting PTRZ is the potential transformer ratio from the primary system to the SEL-651R-2 VZ-terminal voltage inputs. Setting these for traditional 300 Vac voltage inputs is straightforward.

For example, on a 12.47 kV phase-to-phase primary system with wye-connected 7200:120 V PTs, the correct PTRY or PTRZ setting is $7200/120 = 60.00$.

PT Ratio Setting Adjustments

The SEL-651R-2 can be ordered with different secondary input voltage configurations (see *Models and Options on page 1.4*). Low-energy analog (LEA) voltage inputs are suitable for high-impedance sensors, such as capacitive voltage dividers and resistive voltage dividers. See the following subsections (with *Figure 9.22–Figure 9.27*) for information on how to derive PT ratio settings for various LEA voltage inputs.

Derive PT Ratio Settings for 8 Vac LEA Voltage Inputs (on ABB GridShield, ABB OVR-3/VR-3S, G&W Electric Viper-LT, G&W Electric Viper-ST, Tavrida OSM AI_4, and Romagnole iGrid)

MULTI-RECLOSER INTERFACE

See Changing Global Setting RECL_CFG Changes the CTPOL Setting and the PTRY and PTRZ Settings for 8 Vac LEA Voltage Inputs on page 2.99.

Refer to *Figure 9.22*.

Vpri. and Vsec. are in-phase—no phase angle correction needed. Cable capacitance is negligible ($C_2 \gg C_C$).

Vpri./Vsec. = true ratio of voltage divider when connected to the VY-terminal or VZ-terminal (8 Vac LEA) voltage inputs.

where:

- Vpri./Vsec. = 10000 for ABB GridShield (32-pin and 42-pin), and ABB OVR-3/VR-3S (24-pin) reclosers
- = 10000 for G&W Electric Viper-ST and G&W Viper-LT reclosers
- = 8793.75 for Tavrida OSM AI-4

Vpri./Vsec. Y-Side = 3240 Romagnole iGrid 15 kV

Vpri./Vsec. Z-Side = 5433 Romagnole iGrid 15 kV

Vpri./Vsec. Y-Side = 11090 Romagnole iGrid 27 kV

Vpri./Vsec. Z-Side = 11658 Romagnole iGrid 27 kV

Vpri./Vsec. Y-Side = 21831 Romagnole iGrid 38 kV

Vpri./Vsec. Z-Side = 26922 Romagnole iGrid 38 kV

The SEL-651R-2 detects 8 Vac on the VY-terminal or VZ-terminal (8 Vac LEA) voltage inputs as 300 Vac. To realize accurate primary voltage metering, the corresponding PT ratio settings (PTRY or PTRZ) are set as follows:

$$\begin{aligned}
 \text{PTRY or PTRZ} &= \text{Vpri./Vsec.} \cdot (8/300) \\
 &= 10000 \cdot \left(\frac{8}{300}\right) \\
 &= 266.67 \text{ for ABB GridShield (32-pin and 42-pin)} \\
 &\quad \text{and ABB OVR-3/VR-3S (24-pin) reclosers}
 \end{aligned}$$

Equation 9.6

$$\begin{aligned}
 &= 10000 \cdot \left(\frac{8}{300}\right) \\
 &= 266.67 \text{ for G\&W Electric Viper-ST and} \\
 &\quad \text{G\&W Viper-LT reclosers}
 \end{aligned}$$

Equation 9.7

$$\begin{aligned}
 \text{PTRY} &= 3240 \cdot \left(\frac{8}{300}\right) \\
 &= 86.38 \text{ for Romagnole iGrid 15 kV}
 \end{aligned}$$

Equation 9.8

$$\begin{aligned}
 \text{PTRZ} &= 5433 \cdot \left(\frac{8}{300}\right) \\
 &= 144.86 \text{ for Romagnole iGrid 15 kV}
 \end{aligned}$$

Equation 9.9

$$\begin{aligned}
 \text{PTRY} &= 11090 \cdot \left(\frac{8}{300}\right) \\
 &= 295.72 \text{ for Romagnole iGrid 27 kV}
 \end{aligned}$$

Equation 9.10

$$\begin{aligned}
 \text{PTRZ} &= 11658 \cdot \left(\frac{8}{300}\right) \\
 &= 310.89 \text{ for Romagnole iGrid 27 kV}
 \end{aligned}$$

Equation 9.11

$$\begin{aligned}
 \text{PTRY} &= 21831 \cdot \left(\frac{8}{300}\right) \\
 &= 582.17 \text{ for Romagnole iGrid 38 kV}
 \end{aligned}$$

Equation 9.12

$$PTRZ = 26922 \cdot \left(\frac{8}{300} \right)$$

= 717.92 for Romagnole iGrid 38 kV

Equation 9.13




Figure 9.22 Voltage Divider Connections and Relative Voltage Phase Angles for 8 Vac LEA Voltage Inputs

Derive PT Ratio Settings for 8 Vac LEA Voltage Inputs (for Tavrida OSM-AI_2 [Rectangular 32-Pin])

Refer to *Figure 9.23*.

V_{pri} and V_{sec} are in-phase—no phase angle correction needed. Cable capacitance is negligible ($C_2 \gg C_C$).

V_{pri}/V_{sec} = true ratio of voltage divider when connected to the VY-terminal or VZ-terminal (8 Vac LEA) voltage inputs.

where:

$$V_{pri}/V_{sec} = 8793.75 \text{ for Tavrida OSM AI-2 (Rectangular 32-pin)}$$

The SEL-651R-2 detects 8 Vac on the VY-terminal or VZ-terminal (8 Vac LEA) voltage inputs as 300 Vac. To realize accurate primary voltage metering, the corresponding PT ratio settings (PTRY or PTRZ) are set as follows:

$$PTRY \text{ or } PTRZ = V_{pri}/V_{sec} \cdot (8/300)$$

$$= 8793.75 \cdot \left(\frac{8}{300} \right)$$

$$= 234.50 \text{ Tavrida OSM A1-2 (Rectangular 32-pin)}$$

Equation 9.14




Figure 9.23 Voltage Divider Connections and Relative Voltage Phase Angles for 8 Vac LEA Voltage Inputs (Tavrida OSM AI-2 [Rectangular 32-Pin])

Derive PT Ratio Settings for 8 Vac LEA Voltage Inputs (on Eaton NOVA NX-T, Siemens SDR)

Refer to *Figure 9.24*.

V_{sec}. lags V_{pri}. because of cable capacitance and the voltage divider being resistive—phase angle correction is needed (for Eaton NOVA NX-T, see *Table 9.13*).

V_{pri}/V_{sec}. = true ratio of voltage divider when connected to the VY-terminal or VZ-terminal (8 Vac LEA) voltage inputs.

where:

- V_{pri}/V_{sec}. = 1476 for Eaton NOVA NX-T (15.5 kV models)
- = 2955 for Eaton NOVA NX-T (27 kV and 38 kV models)
- = 2510 for Siemens SDR 15.5 kV, 27 kV (125 kV BIL)
- = 3532 for Siemens SDR 27 kV (150 kV BIL), 38 kV

MULTI-RECLOSER INTERFACE
See Changing Global Setting
RECL_CFG Changes the CTPOL
Setting and the PTRY and PTRZ
Settings for 8 Vac LEA Voltage Inputs
on page 2.99.

The SEL-651R-2 sees 8 Vac on the VY-terminal or VZ-terminal (8 Vac LEA) voltage inputs as 300 Vac. To realize accurate primary voltage metering, the corresponding potential transformer ratio settings (PTRY or PTRZ) are set as follows:

$$\text{PTRY or PTRZ} = \text{V}_{\text{pri}}/\text{V}_{\text{sec.}} \cdot (8/300)$$

$$= 1476 \cdot \left(\frac{8}{300}\right)$$

$$= 39.36 \text{ for Eaton NOVA NX-T (15.5 kV models)}$$

Equation 9.15

$$= 2955 \cdot \left(\frac{8}{300}\right)$$

$$= 78.8 \text{ for Eaton NOVA NX-T} \\ (27 \text{ kV and } 38 \text{ kV models})$$

Equation 9.16

$$= 2510 \cdot \left(\frac{8}{300} \right)$$

= 66.92 Siemens SDR 15.5 kV, 27 kV (125 kV BIL)

Equation 9.17

$$= 3532 \cdot \left(\frac{8}{300} \right)$$

= 94.17 Siemens SDR 27 kV (150 kV BIL), 38 kV

Equation 9.18




Figure 9.24 Voltage Divider Connections and Relative Voltage Phase Angles for 8 Vac LEA Voltage Inputs

Derive PT Ratio Settings for Eaton NOVA LEA Voltage Inputs

NOTE: The Eaton NOVA NX-T recloser uses 8 V LEA inputs. See Derive PT Ratio Settings for 8 Vac LEA Voltage Inputs (on Eaton NOVA NX-T, Siemens SDR) for NOVA NX-T LEA PTR settings.

Refer to *Figure 9.25*.

Vsec. lags Vpri. because of the voltage divider resistance R_1 and cable capacitance C_C —phase angle correction is needed (see *Table 9.10–Table 9.12*).

Vpri./Vsec. = true ratio of voltage divider when connected to the VY-terminal (Eaton NOVA LEA) voltage inputs.

- Vpri./Vsec. = 607 for Eaton NOVA 15 recloser
- = 1213 for Eaton NOVA 15*, NOVA 27,
NOVA 27*, and NOVA 38 reclosers
- * with extended BIL

The SEL-651R-2 sees 37.09 Vac on the VY-terminal (Eaton NOVA LEA) voltage inputs as 300 Vac. To realize accurate primary voltage metering, the corresponding potential transformer ratio setting (PTRY) is set as follows:

$$\text{PTRY} = \text{Vpri./Vsec.} \cdot (37.09/300)$$

$$= \left(607 \cdot \left(\frac{37.09}{300} \right) \right)$$

= 75.04 (round to 75.00) for Eaton NOVA 15 recloser

Equation 9.19

$$= \left(1213 \cdot \left(\frac{37.09}{300} \right) \right)$$

= 149.96 (round to 150.00) for Eaton NOVA 15*,
NOVA 27, NOVA 27*, and NOVA 38 reclosers

*with extended BIL

Equation 9.20




Figure 9.25 Voltage Divider Connections and Relative Voltage Phase Angles for Eaton NOVA LEA Voltage Inputs (for Eaton NOVA Reclosers)

Derive PT Ratio Settings for Siemens LEA Voltage Inputs

Refer to *Figure 9.26*.

OLDER MODEL SIEMENS SDR 15.5 KV RECLOSER
Equation previously represented said recloser with PTRZ = 36.25 and an effective voltage divider ratio of Vpri./Vsec. = 1281. Contact Siemens for additional recloser-specific information.

Vsec. lags Vpri. because of voltage divider resistance R_1 and cable capacitance C_C —phase angle correction is needed (see *Table 9.14*).

Vpri./Vsec. = true ratio of voltage divider when connected to the VY-terminal or VZ-terminal (Siemens LEA) voltage inputs.

$$\text{Vpri./Vsec.} = 2231 \text{ for Siemens SDR (40-pin) 15.5 kV or 27 kV (125 kV BIL) recloser}$$

$$= 3139 \text{ for Siemens SDR (40-pin) 27 kV (150 kV BIL) or 38 kV recloser}$$

NOTE: Siemens LEA voltage inputs are available with the Control Cable Interface for Siemens SDR (40-pin) reclosers. Siemens SDR reclosers compatible with the Multi-Recloser Interface (42-pin) use 8 Vac Max LEA Inputs. See Recloser Interface Connection Details (Control Cable Interface) on page 2.62.

The SEL-651R-2 sees 8.49 Vac on the VY-terminal or VZ-terminal (Siemens LEA) voltage inputs as 300 Vac. Thus, to realize accurate primary voltage metering, the corresponding potential transformer ratio setting (PTRZ example for VZ-terminal voltage inputs) is set as follows:

$$PTRZ = V_{pri.} / V_{sec.} \cdot (8.49 / 300)$$

$$= \left(2231 \cdot \left(\frac{8.49}{300} \right) \right)$$

$$= 63.14 \text{ for Siemens SDR (40-pin) } 15.5 \text{ kV or} \\ 27 \text{ kV (125 kV BIL) recloser}$$

Equation 9.21

$$= \left(3139 \cdot \left(\frac{8.49}{300} \right) \right)$$

$$= 88.83 \text{ for Siemens SDR (40-pin) } 27 \text{ kV (150 kV BIL) or} \\ 38 \text{ kV recloser}$$


Equation 9.22

Figure 9.26 Voltage Divider Connections and Relative Voltage Phase Angles for Siemens LEA Voltage Inputs (for Siemens SDR [40-Pin] Reclosers)

Derive PT Ratio Settings for 120 Vac, 1M Lindsey SVMI LEA Voltage Inputs

Refer to *Figure 9.27*.

$V_{sec.}$ lags $V_{pri.}$ because of voltage divider resistances R_1 and R_2 ($R_1 \gg R_2$) and cable capacitance C_C —phase angle correction is needed (see Lindsey SVMI discussion following *Table 9.14*).

$V_{pri.}/V_{sec.}$ = true ratio of voltage divider when connected to the VY-terminal or VZ-terminal (120 Vac, 1M Lindsey SVMI LEA) voltage inputs.

The SEL-651R-2 sees the voltage applied on the VY-terminal or VZ-terminal (120 Vac, 1M Lindsey SVMI LEA) voltage inputs as exactly that voltage (e.g., 120 Vac applied appears as 120 Vac to the SEL-651R-2). The corresponding potential transformer ratio settings (PTRY or PTRZ) are set directly to the ratio of the Lindsey SVMI voltage sensor:

$$\text{PTRY or PTRZ} := V_{\text{pri.}}/V_{\text{sec.}}$$

Equation 9.23




Figure 9.27 Voltage Divider Connections and Relative Voltage Phase Angles for 120 Vac, 1M Lindsey SVMI LEA Voltage Inputs

Voltage-Related Settings and LEA Inputs (Group Settings)

Study *Figure 9.22* in preparation for the following example.

When the voltage inputs are 8 Vac LEA inputs, any voltage-related setting tied to the voltage inputs (e.g., VY-terminal voltage inputs; see *Table 9.17*) is adjusted by a factor of 300/8.

EXAMPLE 9.2 Voltage Setting Conversion to 300 V Base

This example uses much of the same information in *Figure 9.22*. A voltage divider (10000 ratio) is connected between a 12.47 kV system (7.2 kV line-to-neutral) and the LEA inputs.

$$\frac{7200 \text{ V}}{10000} = 0.72 \text{ V} \quad (\text{actual voltage divider output to the 8 Vac LEA inputs; } 8 \text{ V base})$$

$$0.72 \text{ V} \cdot \frac{300}{8} = 27 \text{ V} \quad (\text{the relay thinks it is looking at } 27 \text{ V on a } 300 \text{ V base, not } 0.72 \text{ V on an } 8 \text{ V base})$$

27 V is the nominal adjusted secondary voltage—adjusted by the 300/8 factor from an 8 V base to a 300 V base. For this same example, if a 0.8 V output of the 8 Vac LEA (8 V base) is deemed an overvoltage condition, then an overvoltage element pickup setting (e.g., 59YP1P) could be set at:

$$59YP1P := 0.8 \text{ V} \cdot \frac{300}{8} = 30 \text{ V} \quad (300 \text{ V base})$$

This 300/8 adjustment factor also applies to power elements (see *Table 4.36* and accompanying text), if power element pickup settings (3PWR1P–3PWR4P) are initially computed using the actual voltage values connected to the 8 Vac LEA inputs.

Table 9.17 Adjust Voltage-Related Settings When the Voltage Inputs Are 8 Vac LEA Inputs (VY-Terminal Example)

Setting	Multiply 8 Vac Base Voltage Value by 300/8 Factor:	Setting Sheet
VNOM (<i>nominal voltage</i>) 27YP1P, 27YP2P, 27YP3P, 27YP4P, 27YPP1P, 59YP1P, 59YP2P, 59YP3P, 59YP4P, 59YPP1P, 59YN1P, 59YN2P, 59YQ1P, 59YV1P (for voltage elements)	When VSELECT := VY Always	<i>Page SET.8</i> <i>Page SET.27</i>
27B81P (for blocking frequency elements)	When FSELECT := VY	<i>Page SET.28</i>
3PWR1P, 3PWR2P, 3PWR3P, 3PWR4P (for power elements)	When VSELECT := VY	<i>Page SET.35</i>
25VPLO, 25VPHI 25VSLO, 25VSHI (for supervising synchronization-check elements)	When FSELECT := VY When FSELECT := VZ	<i>Page SET.36</i>

Table 9.17 is an example of modifying VY-terminal voltage-related settings for 8 Vac LEA inputs. Similar modifications can be made for VZ-terminal voltage-related settings for 8 Vac LEA inputs. Similar modifications can also be made for other LEA input types by applying like factors to the particular LEA base voltage value:

- Eaton NOVA LEA:
Multiply 37.09 Vac base voltage value by 300/37.09 factor
(see *Figure 9.25*)
- Siemens LEA:
Multiply 8.49 Vac base voltage value by 300/8.49 factor
(see *Figure 9.26*)
- 120 Vac, 1M Lindsey SVMI LEA:
No adjustment needed (see *Figure 9.27*)

Voltage-Related Settings Possibly Limited by RCF Settings

NOTE: Siemens LEA voltage inputs are available with the Control Cable Interface for Siemens SDR (40-pin) reclosers. Siemens SDR reclosers compatible with the Multi-Recloser Interface (42-pin) use 8 Vac Max LEA Inputs. See Recloser Interface Connection Details (Control Cable Interface) on page 2.62.

Read the preceding subsection *Voltage Ratio Correction Factors for VY- and VZ-Terminal Voltage Inputs (Global Settings)* on page 9.34.

If most of the voltage range for VY-terminal voltage inputs (ordered as 8 Vac LEA voltage inputs) is used in a particular installation (i.e., the nominal applied secondary voltage is close to or equal to 8 V), then a ratio correction factor (RCF) set below unity ($RCF < 1.000$) can effectively limit the upper setting range of a voltage-related setting.

This subsection, together with *Example 9.2* and *Table 9.17*, discusses making voltage-related settings for LEA 8 V inputs by applying an adjustment factor of 300/8. This adjustment factor puts the setting on a 300 V base. Thus, an 8 V signal on an 8 Vac LEA voltage input translates to a 300 V signal on a base of 300 V, the upper setting range for the phase-to-neutral voltage-related settings.

For example, if the RCF for voltage input V2Y is set to

$$\text{Global setting V2YRCF} = 0.900 \quad (< 1.000; \text{set below unity})$$

and 8 V is applied to voltage input V2Y, then this applied voltage is normalized to

$$8 \text{ V} \cdot 0.900 = 7.2 \text{ V} \quad (\text{normalized voltage from voltage input V2Y})$$

The upper limit for voltage that can be applied to the VY-terminal voltage inputs is 8 V. Assuming the 0.900 RCF in the previous equations is the lowest RCF for the VY-terminal voltage inputs and that the normalized voltages for all the voltage inputs should be the same (7.2 V in this example), then the maximum applied voltages for the other two channels (RCF's > 0.900) must be less than 8 V:

$$\frac{7.2 \text{ V}}{\text{RCF}} < 8 \text{ V} \quad (\text{RCF} > 0.900)$$

The 7.2 V normalized voltage in this example translates to 270 V on a 300 V base:

$$7.2 \text{ V} \cdot \frac{300}{8} = 270 \text{ V} \quad (300 \text{ V base})$$

The effective upper setting range is 270 V for the phase-to-neutral voltage-related settings in this example. A phase-to-neutral voltage-related setting can be set higher (e.g., 290 V), but for voltage input V2Y such a setting would be indistinguishable from a 270 V setting, in this example. The VY-terminal voltage inputs (ordered as 8 Vac LEA voltage inputs) cannot distinguish voltages above 8 V.

$$8 \text{ V} \cdot 0.900 \cdot \frac{300}{8} = 270 \text{ V} \quad (300 \text{ V base})$$

Preceding *Example 9.2* is *not* an example of this possible effective limiting of the upper setting range of voltage-related settings. In *Example 9.2*, the nominal applied secondary voltage to the VY-terminal voltage inputs is 0.72 V, nowhere near the 8 V upper limit for VY-terminal voltage inputs (ordered as 8 Vac LEA voltage inputs).

Line Length (Group Setting)

Refer to *Line Parameter Settings on page SET.10*.

Line length setting LL is used in the fault locator function (see *Fault Location on page 12.8*). The line length is associated with the line impedance settings (described in next subsection).

Line length setting LL is unitless and corresponds to the line impedance settings. For example, if a particular line length is 15 miles, enter the line impedance values (Ω secondary) and then enter the corresponding line length:

$$\text{LL} = \mathbf{15.00} \text{ (miles)}$$

If this length of line is measured in kilometers rather than miles, then enter:

$$\text{LL} = \mathbf{24.14} \text{ (kilometers)}$$

Line Impedance Conversions (Group Settings)

Refer to *Line Parameter Settings on page SET.10*, *Load-Encroachment Elements on page SET.26* and *Directional Elements on page SET.26*.

The SEL-651R-2 has eight settings that are in units of ohms, secondary (impedance). The settings are Z1MAG and Z0MAG (used in the Fault Locator), ZLF and ZLR (used in the Load-Encroachment logic), and Z2F, Z2R, Z0F, and Z0R (used in Directional Control).

Impedance values are converted from primary ohms to secondary ohms using either *Equation 9.24* or *Equation 9.25*.

When VSELECT := VY

$$\Omega_{\text{primary}} \cdot \left(\frac{\text{CTR}}{\text{PTRY}} \right) = \Omega_{\text{secondary}} \quad \text{Equation 9.24}$$

where:

CTR = phase (IA, IB, IC) current transformer ratio setting

PTRY = phase (V1Y, V2Y, V3Y) potential transformer ratio setting (see note)

When VSELECT := VZ

$$\Omega_{\text{primary}} \cdot \left(\frac{\text{CTR}}{\text{PTRZ}} \right) = \Omega_{\text{secondary}} \quad \text{Equation 9.25}$$

where:

CTR = phase (IA, IB, IC) current transformer ratio setting

PTRZ = phase (V1Z, V2Z, V3Z) potential transformer ratio setting

When VSELECT := OFF, the fault locator and load-encroachment logic will not be available and the associated settings cannot be accessed.

Refer to *Math Variable Settings on page SET.43*.

The math variable settings in the SEL-651R-2 are controlled by enable setting EMV = 1–64. In the SEL-651R-2, these variables are numeric settings in the range –16000.00 to +16000.00. There are no units associated with the math variable settings. These settings create analog quantities (with the same name as the setting) that are available for use in analog comparisons in SELOGIC control equations (see *Table G.1*).

The math variable MV01 := 2.00 is the only one used in the SEL-651R-2 factory-default settings. This setting selects the number of phase and ground time-overcurrent element operations on the fast curve, by virtue of being included in the factory-default setting for 51PSW, 51G1SW, and 79SKP3P. This default logic is described in *Figure 6.12* and related example in *Section 6: Close and Reclose Logic*.

Refer to *Close Logic Settings on page SET.45* and *Recloser Interface Trip and Close Settings on page SET.46*. Review *Breaker Status Logic on page 6.3* and *Trip and Close Mapping and Output Logic on page 7.32*.

Math Variables (Group Settings)

NOTE: The context of a math variable is completely defined by its application. In the SEL-651R-2, math variables are not mathematical expressions. They are numeric constants. The SEL-651R-2 does not offer mathematical operations in SELOGIC control equation expressions.

Pole Status (52a), Trip, and Close Mapping Variations for Single-Phase Trip Capable Reclosers (Group Settings)

In *Figure 9.29* and *Figure 9.30*, notice that the control cables bring in current, pole status (52a), and trip/close signals together for each single phase. For example, in *Figure 9.30*, current I3, pole status 52a3, and Trip 3/Close 3 are all associated with B-phase:

IPCONN := CAB (current channel I3 connected to B-phase)

52A_B := IN203 (pole status 52a3 connected to IN203)

RCTR3 := TRIPB OR ... (drives output RCTR3X, connected to Coil 3)

RCCL3 := CLOSEB OR ... (drives output RCCL3X, connected to Coil 3)

Global setting IPConn associates the current channels with the power system. For example, in *Figure 9.30*, IPConn := CAB with current channels:

- I1 connected to C-phase
- I2 connected to A-phase
- I3 connected to B-phase

This same IPConn Global setting information can be used to make similar breaker monitor, pole status (52a), trip, and close mapping settings, as shown in *Table 9.15*, *Table 9.18*, *Table 9.19*, and *Table 9.20*, respectively.

Table 9.18 Pole Status (52a) Mapping Group Settings for Single-Phase Trip Capable Reclosers (Global Setting BKTYP := 1)

Reference Global Setting	Recommended Pole Status (52a) Mapping Group Settings		
IPCONN :=	52A_A :=	52A_B :=	52A_C :=
ABC	IN201	IN202	IN203
ACB	IN201	IN203	IN202
BAC	IN202	IN201	IN203
BCA	IN203	IN201	IN202
CAB	IN202	IN203	IN201
CBA	IN203	IN202	IN201

Table 9.19 Trip Mapping Settings for Single-Phase Trip Capable Reclosers (Global Setting BKTYP := 1)

Reference Global Setting	Recommended Trip Mapping Group Settings		
IPCONN :=	RCTR1 :=	RCTR2 :=	RCTR3 :=
ABC	TRIPA OR TRIP3P	TRIPB OR TRIP3P	TRIPC OR TRIP3P
ACB	TRIPA OR TRIP3P	TRIPC OR TRIP3P	TRIPB OR TRIP3P
BAC	TRIPB OR TRIP3P	TRIPA OR TRIP3P	TRIPC OR TRIP3P
BCA	TRIPB OR TRIP3P	TRIPC OR TRIP3P	TRIPA OR TRIP3P
CAB	TRIPC OR TRIP3P	TRIPA OR TRIP3P	TRIPB OR TRIP3P
CBA	TRIPC OR TRIP3P	TRIPB OR TRIP3P	TRIPA OR TRIP3P

NOTE: If a single-phase trip capable recloser is ordered (Global setting BKTYP := 1), and the application does not require single-phase tripping and closing, make Group setting ESPB := N. The remainder of this subsection could be skipped, although it is recommended that these settings be followed if possible at commissioning time. If a single-phase trip scheme is specified in the future (ESPB := Y), then the recloser control is properly configured.

NOTE: Some ABB OVR-3/VR-3S (24-pin, 15 and 27 kV models) and the Tavrida OSM A1_2 reclosers use 52b style contacts. The 52A_x equation should use the inverse of the inputs (NOT IN20x).

NOTE: The system phase rotation (and Global setting PHROT) has no impact on the recommended settings shown in *Table 9.18*, *Table 9.19* and *Table 9.20*.

MULTI-RECLOSER INTERFACE

The settings in *Table 2.4*, *Table 2.8*, *Table 9.15*, *Table 9.19*, and *Table 9.20* are automatically set (and hidden), according to Global settings RECL_CFG and IPConn, for the Multi-Recloser Interface (42-Pin) on page 2.96.

Table 9.20 Close Mapping Settings for Single-Phase Trip Capable Reclosers (Global Setting BKTYP := 1)

Reference Global Setting	Recommended Close Mapping Group Settings		
IPCONN :=	RCCL1 :=	RCCL2 :=	RCCL3 :=
ABC	CLOSEA OR CLOSE3P	CLOSEB OR CLOSE3P	CLOSEC OR CLOSE3P
ACB	CLOSEA OR CLOSE3P	CLOSEC OR CLOSE3P	CLOSEB OR CLOSE3P
BAC	CLOSEB OR CLOSE3P	CLOSEA OR CLOSE3P	CLOSEC OR CLOSE3P
BCA	CLOSEB OR CLOSE3P	CLOSEC OR CLOSE3P	CLOSEA OR CLOSE3P
CAB	CLOSEC OR CLOSE3P	CLOSEA OR CLOSE3P	CLOSEB OR CLOSE3P
CBA	CLOSEC OR CLOSE3P	CLOSEB OR CLOSE3P	CLOSEA OR CLOSE3P

It is important to test that pole status (52a) and trip/close signals for a particular phase correspond to the proper current channel, before placing the unit into service. If the mapping settings shown in *Table 9.18*, *Table 9.19*, and *Table 9.20* are set incorrectly, tripping and closing may misoperate. *Table 9.18*, *Table 9.19*, and *Table 9.20* presume that the wiring from the control cable to the SEL-651R-2 relay module is not changed (see the various trip/close and recloser pole status figures in *Section 2: Installation*).

The SEL-651R-2 issues the following warning message when the IPConn Global setting is changed (when Global setting BKTYP := 1):

WARNING! The IPConn setting was changed. Recloser trip (RCTR_), close (RCCL_), status (52A_), and breaker monitor initiate (BKMON_) SELogic Equation settings may also need to be changed.

Also, the SEL-651R-2 issues the following warning message when the BKTYP Global setting is changed:

WARNING! The global setting BKTYP was changed. Settings ESPB, SPOD, and 52A_ will be affected. Settings related to trip, close, and reclose logic, and the breaker status (52A_) and breaker monitor initiate (BKMON_) settings may need to be changed.

In *Figure 9.28*, the SEL-651R-2 “1-2-3” connections provide a transition between the:

“A-B-C” power system world, outside


and the

“A-B-C” algorithm world, inside the SEL-651R-2

MULTI-RECLOSER INTERFACE

This warning for an IPConn Global setting change is not displayed for the Multi-Recloser Interface (42-Pin) on page 2.96. Also, Global setting BKTYP is automatically set (and hidden) for the Multi-Recloser Interface (42-Pin) on page 2.96 and Table 2.4.

Transition Between A-B-C Worlds



NOTE: G&W Viper-ST, and G&W Viper-LT reclosers: If the VY-terminal voltages are ordered as 8 Vac LEAs, then the voltage signals brought to the VY terminals can come through the 32-pin control cable, as shown in Figure 2.48. This routing of voltage signals through the control cable is done if the capacitive screen voltage sensors in the recloser are used. In such a scenario, the voltage signals are grouped on a per phase basis with the corresponding current, trip/close signal, and pole status (52a). Global settings IPCONN and VYCONN would be set the same.

Figure 9.28 Overview of Transition Between A-B-C Worlds Inside and Outside the SEL-651R-2

Wiring to the power system (potential transformer connections and recloser primary bushing connections) can be rather random, but correct power system “A-B-C” designation is still needed within the SEL-651R-2 algorithms. Preceding Table 9.8–Table 9.15, Figure 9.21, and Table 9.18–Table 9.20 list the settings and all the possible settings combinations that realize the correct “A-B-C” designations within the SEL-651R-2 for the numerous possible power system connections.

Figure 9.29 and Figure 9.30 are a more in depth look at the transition idea given in Figure 9.28. The underlying assumption in Figure 9.29 and Figure 9.30 is that the wiring from the control cable is factory-standard in its connection to both the SEL-651R-2 Recloser Control and the recloser (i.e., there is no rearrangement of the factory-default cable wiring). Note that the currents, trip/close signals, and pole status (52a) come through the control cable, but the voltage connections are separate. Thus, for a given phase, the current, trip/close signal, and pole status (52a) remain grouped together.

Straight-Through Phase Connections

NOTE: What about traditional reclosers? Figure 9.29 and Figure 9.30 use a G&W Viper-ST or G&W Viper-LT recloser as an example. A discussion concerning the substitution of a Traditional Retrofit recloser in these figures is given at the end of this subsection.

From inspection of the SEL-651R-2 settings and connections in Figure 9.29, the correspondence between the power system world and the SEL-651R-2 connections is:

$$\begin{aligned} A &\longleftrightarrow 1 \\ B &\longleftrightarrow 2 \\ C &\longleftrightarrow 3 \end{aligned}$$




Figure 9.29 Single-Phase Trip Capable Recloser With Straight-Through Connections

Complex Phase Connections

Figure 9.30 is similar to *Figure 9.29*, but with the added complication of primary phase swapping. The correspondence between the power system world and the SEL-651R-2 connections is first, at the top of *Figure 9.30*:

$$\begin{array}{l} A \longleftrightarrow 1 \\ B \longleftrightarrow 2 \\ C \longleftrightarrow 3 \end{array}$$

with Global settings VYCONN := ABC
(voltage terminals: V1Y \approx A-phase, V2Y \approx B-phase, V3Y \approx C-phase)

Then after the first primary phase swap at the top of the recloser, the correspondence between the power system world and the SEL-651R-2 connections is (via the control cable in *Figure 9.30*):

$$\begin{array}{l} C \longleftrightarrow 1 \\ A \longleftrightarrow 2 \\ B \longleftrightarrow 3 \end{array}$$

with Global settings IPCONN := CAB (current terminals: I1 \approx C-phase, I2 \approx A-phase, I3 \approx B-phase) and:

$$\begin{array}{l} \text{Coil 1} \longleftrightarrow \text{C-phase} \\ \text{Coil 2} \longleftrightarrow \text{A-phase} \\ \text{Coil 3} \longleftrightarrow \text{B-phase} \end{array}$$

The following close circuit example traces “B \longleftrightarrow 3” correspondence in *Figure 9.30*:

$$\begin{array}{ccc} \text{CLOSEB} \rightarrow \text{RCCL3} \rightarrow \text{RCCL3X} & (\text{Close 3}) \rightarrow \text{Coil 3} \rightarrow \text{B-phase} & \\ \text{“A-B-C”} & & \text{“A-B-C”} \\ \text{algorithms} & \text{connections/transitions} & \text{power system} \end{array}$$

The following trip circuit example traces “C \longleftrightarrow 1” correspondence in *Figure 9.30*:

$$\begin{array}{ccc} \text{TRIPC} \rightarrow \text{RCTR1} \rightarrow \text{RCTR1X} & (\text{Trip 1}) \rightarrow \text{Coil 1} \rightarrow \text{C-phase} & \\ \text{“A-B-C”} & & \text{“A-B-C”} \\ \text{algorithms} & \text{connections/transitions} & \text{power system} \end{array}$$

The following pole status circuit example traces “A \longleftrightarrow 2” correspondence in *Figure 9.30*:

$$\begin{array}{ccc} \text{52A_A} \leftarrow \text{IN202} \leftarrow \text{52a2} \leftarrow \text{Coil 2} \leftarrow & \text{A-phase} & \\ \text{“A-B-C”} & & \text{“A-B-C”} \\ \text{algorithms} & \text{connections/transitions} & \text{power system} \end{array}$$

After the primary phase swap at the bottom of the recloser in *Figure 9.30*, the correspondence between the power system world and the SEL-651R-2 connections is lastly:

$$\begin{array}{l} B \rightarrow 1 \\ C \rightarrow 2 \\ A \rightarrow 3 \end{array}$$

with Global settings VZCONN := BCA
(voltage terminals: V1Z \approx B-phase, V2Z \approx C-phase, V3Z \approx A-phase)

More detailed connections for each recloser can be found in the corresponding installation section in *Section 2: Installation*.




Figure 9.30 Single-Phase Trip Capable Recloser With Complex Connections

Three-Phase vs. Single-Phase Operation

The trip and close settings (RCTR_n and RCCL_n , respectively) in *Figure 9.29* and *Figure 9.30* imply single-phase operation. But, three-phase operation can be realized, too, as shown in the settings possibilities in *Table 9.19* and *Table 9.20* (“... OR TRIP3P” and “... OR CLOSE3P”).

Three-Phase Recloser Considerations

If a three-phase recloser is substituted for a single-phase recloser in *Figure 9.29* and *Figure 9.30*, the voltage and current connections and associated settings are essentially the same (although there are some current polarity connection differences; compare *Figure 2.54* with *Figure 2.57*). The major differences are with the trip/close signals and pole status (52a) coming through the control cable; compare with *Figure 2.55* with *Figure 2.59*.

Traditional Retrofit, Control-Powered Eaton NOVA, and G&W Control Power Viper-S reclosers are three-phase reclosers only (Global setting $\text{BKTYP} := 3$ and Group setting $\text{ESPB} := \text{N}$), where all three phases trip and close together. These reclosers have only one trip and close circuit and 52a status (see *Figure 2.55* and *Figure 2.65*, respectively). Three-phase operation in these reclosers is typically realized with settings:

$\text{RCTR1} := \text{TRIP3P}$ (see *Figure 5.1*)
 $\text{RCCL1} := \text{CLOSE3P}$ (see *Figure 6.1*)
 $52A_3P := \text{SW1 AND NOT RCCL1X}$ (see *Figure 6.2*) Traditional Retrofit
or
 $52A_3P := \text{IN201}$ (see *Figure 6.2*) Control-Powered Eaton NOVA and G&W Control Power Viper-S

MULTI-RECLOSER INTERFACE

Group Settings RCTR_n , RCCL_n , and $52A3P$ are automatically set (and hidden), according to Global setting RECL_CFG , for the Multi-Recloser Interface. Also, Global setting BKTYP is automatically set (and hidden) for the Multi-Recloser Interface (42-Pin) on page 2.96 and Table 2.4.

Display Point Settings

Refer to *Settings Sheet page SET.63* and *SET.68*.

The factory-default front-panel settings for DP01 and DP02 cause the message `FACTORY DEFAULT SETTINGS` to appear on the SEL-651R-2 rotating display. This message is not automatically disabled when settings are changed. The message is intended to remind the technician that the SEL-651R-2 needs to have settings applied before placing the recloser control into service. One of the first tasks the technician should perform is to defeat the display of the `FACTORY DEFAULT SETTINGS` message.

The message can be defeated by making Front-Panel settings

$\text{DP01} := \text{NA}$
 $\text{DP02} := \text{NA}$

More details and instructions on display points are available in *Rotating Display on page 11.13*.

Enable Settings

Refer to the settings sheets that follow this section.

Several of the following Enable settings help limit the number of settings that must be entered when a feature is not required.

Global Enable Settings (SET G Command)

The Global settings class contains eight enable settings. These settings control other settings as follows:

- EGNDSW: Enable Ground Current Switch. Group settings E50N and NDEMP are available for setting only if EGNDSW := N. Controls Relay Word bit GNDSW (see *Table 4.38* and associated text).
- BKTYP: Breaker Type. Group settings ESPB, SPOD, 52A_A, 52A_B, and 52A_C are available for setting only if BKTYP := 1. Group setting 52A_3P is available for setting only if BKTYP := 3.
- VSELECT: Voltage Source Selection. Group settings VNOM, ELOAD, E32, E78VS, EFLOC, ELOP, EPWR, ESSI, and Line Parameters are available for setting only if VSELECT is not set to OFF.
- FSELECT: Frequency Source Selection. Group settings E81, E81W, E81R, E81RF, and E25 are available for setting only if FSELECT is not set to OFF.
- EICIS: Enable Independent Control Input Settings. Global settings IN101D–IN107D and IN201D–IN206D are available for setting only if EICIS := Y.
- EBMON: Breaker Monitor (Y, N). Hides ten settings when set to N.
- EPMU: Synchronized Phasor Measurement (Y, N). Hides as many as 16 settings when set to N. Also affects Port enable settings PROTO and EPMIP.
- DST_BEGM: Month to Begin DST (NA, 1–12). Hides seven settings when set to NA.




Figure 9.31 Operation of SPE, VSELY, and VSELZ Relay Word Bits From Enable Settings

Group Enable Settings (SET n Command)

- ESPB: Enable Single Phase Breaker Settings. Numerous single-phase Group settings for auto-reclosing, tripping, and other close conditions are available for setting only if $\text{ESPB} := \text{Y}$. Numerous three-phase Group settings for auto-reclosing, tripping, and other close conditions are available for setting only if $\text{ESPB} := \text{N}$.
- E50P, E50N, E50G, E50Q: Instantaneous/Definite-Time Overcurrent Elements
- E51P, E51ABC, E51N1, E51N2, E51G1, E51G2, E51Q, E51V: Time-Overcurrent Elements
- ELOAD: Load Encroachment
- E32: Directional Control
- EVOLT: Voltage Elements
- E81: Frequency Elements
- E81W: Frequency Window Elements
- E81R: Rate-of-Change-of-Frequency Elements
- E81RF: Fast Rate-of-Change-of-Frequency Element
- EFLOC: Fault Location (does not hide any settings)
- ELOP: Loss-of-Potential
- EPWR: Power Elements
- E25: Synchronism Check
- E79: Autoreclosing
- ESOTF: Switch-On-to-Fault
- EDDSOTF: SOTF Disturbance Detector Supervision
- EDEM: Demand Metering (does not hide any settings)
- ESSI: Voltage Sag/Swell/Interruption
- EHIF: High-Impedance Fault Detection
- EHBL2: Second-Harmonic Blocking
- EMV: Math Variable Settings

Logic Enable Settings (SET L n Command)

- ELAT: Enable SELOGIC Latches
- ESV: Enable SELOGIC Variables/Timers
- ESC: Enable SELOGIC Counters

Front-Panel Enable Settings (SET F Command)

- EDP: Enable Display Points
- ELB: Enable Local Bits

Port Enable Settings (SET P n Command)

Serial Port Settings (Port 1, 2, 3, or F; Port F and Port 4 Are the Same Front-Serial Port)

NOTE: The Access jumper overrides the EPORT = N setting for the front-panel ports. Installing the Access jumper also causes the front-panel EIA-232 port to revert to factory-default settings for PROTO, SPEED, BITS, PARITY, STOP, and RTSCTS when EPORT = N.

NOTE: The Access jumper overrides the MAXACC setting for any enabled ports and allows the highest access level (C = Calibration).

NOTE: When EPORT = N, this forces EPORTSEC = N. This clears any existing MACsec Connectivity Associations and all associated keys.

NOTE: When ETELNET = Y, the Access jumper overrides the MAXACC setting and allows the Telnet session(s) to attain the highest access level (C = Calibration).

- EPORT: Enable Port (Y, N). Disables the port and hides all port settings when set to N. The EPORT setting for Port F controls both the front-panel EIA-232 serial port F and the USB port.
- PROTO: Protocol. Controls availability of subsequent settings. When PROTO is set to SEL or DNP, another enable setting appears:

MAXACC: Maximum Access Level (0, 1, B, 2, C). Selects highest access level allowed on port by limiting the availability of commands **ACC**, **BAC**, **2AC**, or **CAL**. MAXACC for Port F can be set to 1, B, 2, or C and affects both serial port F and the USB port.

Ethernet Port Settings (Port 5)

- EPORT: Enable Port (Y, N). Hides all port settings when set to N.
- EPORTSEC: Enable Port Security (Y, N). Hides MSECCKEY setting when set to N. When EPORTSEC is set to Y, MSECCKEY setting appears:

MSECCKEY: Sets the MACsec Commissioning Key Mode (A = Auto, M = Manual, S = Static).

- ETELNET: Enable Telnet (Y, N). Hides six settings when set to N. When ETELNET is set to Y, another enable setting appears:

MAXACC: Maximum Access Level (0, 1, B, 2, C). Selects highest access level allowed on a Telnet session by limiting the availability of commands **ACC**, **BAC**, **2AC**, or **CAL**.

- EFTPSERV: Enable FTP (Y, N). Hides three settings when set to N.
- EHTTP: Enable HTTP Server (Y, N). Hides five settings when set to N. When EHTTP is set to Y, another enable setting appears:

HTTPACC: HTTP Maximum Access Level (1, 2). Selects highest access level allowed over the web server interface.

- E61850: Enable IEC 61850 Protocol (Y, N). Hides two settings when set to N (setting only present on relays ordered with IEC 61850).
- EDNP: Enable DNP Sessions (0–6). Controls availability of subsequent settings (as many as 33 settings per session).
- EPMIP: Enable PMU Processing (Y, N). Controls availability of as many as eight subsequent settings.
- EMODBUS: Enable Modbus (0–3). Controls availability of as many as seven subsequent settings.
- ESntp: Enable SNTP client (OFF, UNICAST, MANYCAST, BROADCAST). Controls availability of as many as five subsequent settings.

PC Software

These enable settings are also present in the SEL-651R-2 driver for QuickSet. The effect of changing an enable setting is easy to see, because the associated setting field turns gray when it is unavailable. See *Section 3: PC Software* for more information on QuickSet.

USB Port

No port settings are required for the USB port. However, the USB port is controlled by the previously described Port F (front-panel EIA-232 serial port) settings EPORT and MAXACC.

The PC operating system should prompt for a USB driver when a PC is connected to the relay. See *Establishing Communications Through Use of the USB Port on page 10.2* for further details on using the USB port.

Factory-Default Settings

Factory-default settings for a particular SEL-651R-2 are configured per the unit's part number. The factory-default settings in *Figure 9.32–Figure 9.41* are for an SEL-651R-2 configured with the following part number options (taken from the SEL-651R-2 Model Option Table):

- Control Cable Interface = Traditional Retrofit (14-pin)
- Secondary Input Voltage = (3) Eaton NOVA LEA inputs and (3) 120 Vac, 1M Lindsey SVMI LEA inputs
- Communications Port = 3 EIA-232, USB
- Communications Interface = (2) 100BASE-FX, EIA-485
- Power Supply = 120 Vac

Additional comments are included in *Figure 9.32–Figure 9.35*, touching primarily on setting variations because of:

- Interfacing with different recloser controls (corresponding to different Control Cable Interface options in the SEL-651R-2 Model Option Table)
- Connecting to different voltage sources (corresponding to different Secondary Input Voltage options in the SEL-651R-2 Model Option Table)

Factory-Default Settings

```
=>SHO G <Enter>

Global Settings:

General Settings:
NFREQ := 60          PHROT := ABC        DATE_F := MDY
PWRDN_AC:= 180       PWRDN_WU:= 20
TESTBATT:=NA
FAULT :=51P OR 51G1

Current and Voltage Connection Settings:
IPCONN := ABC        EGNDSW := Y        CTPOL := POS
BKTYP := 3           VYCONN := OFF
VYCONN := ABC        VZCONN := OFF
VSELECT := VY         FSELECT := VY      METHRES := N

Global Enable Settings:
EICIS := N           EBMON := N

Alarm Equations Settings:
SALARM :=BADPASS OR CHGPASS OR SETCHG OR GRPSW OR ACCESSP OR PASNVAL

Setting Group Selection Settings:
TGR := 0

Setting Group Selection SELogic Equations
SS1 :=PB04_PUL AND NOT SG1 AND LT05
SS2 :=PB04_PUL AND SG1 AND LT05
SS3 :=0
SS4 :=0
SS5 :=0
SS6 :=0
SS7 :=0
SS8 :=0

Voltage Ratio Correction Factors for Terminals V1Y, V2Y, V3Y:
V1YRCF := 1.000      V2YRCF := 1.000      V3YRCF := 1.000

Voltage Ratio Correction Factors for Terminals V1Z, V2Z, V3Z:
V1ZRCF := 1.000      V2ZRCF := 1.000      V3ZRCF := 1.000

Voltage Phase Angle Correction for Terminals V1Y, V2Y, V3Y:
V1YPAC := 0.0         V2YPAC := 0.0         V3YPAC := 0.0

Voltage Phase Angle Correction for Terminals V1Z, V2Z, V3Z:
V1ZPAC := 0.0         V2ZPAC := 0.0         V3ZPAC := 0.0

Data Reset Control:
RSTTRGT :=0
RST_DEM :=0
RST_PDM :=0
RST_BK :=0
RST_HIS :=0
RST_ENE :=0
RST_MML :=0
RST_HAL :=0
RSTDNPE :=0
RSTMSCNT:=0

Synchronized Phasor Measurement Settings:
EPMU := N

Distributed Network Protocol:
EVECLEAR := Y         EVELOCK := 0          DNPSRC := UTC

Time and Date Management:
IRIGC := NONE          UTC_OFF := 0.00      DST_BEGM:= NA

=>
```

CTPOL := POS
CTPOL := NEG (Multi-Recloser interface with Global setting
RECL_CFG := A3, A6, and A7)
BKTYP := 1 (single-phase models and Tavrida OSM AI_2)
BKTYP := 3 (Traditional Retrofit, Control-Powered Eaton
NOVA, G&W Control Power Viper-S, and Siemens
SDR Three-Phase)

Voltage Ratio Correction Factor and Voltage Phase Angle Correction settings are available only for SEL-651R-2 Recloser Control models ordered with LEA inputs on VY or VZ terminals, respectively.

Figure 9.32 Global Settings (SHO G) With Factory-Default Values

```
=>SHO <Enter>

Group 1
Group Settings
Identifier and Instrument Transformer Settings:
RID   :=FEEDER 1
TID   :=STATION A
CTR   := 1000.0    CTRN   := 1000.0    PTRY   := 120.00
PTRZ  := 120.00
VNOM  := 120.00

Enable Settings:
ESPB  := N        E50P   := N        E50N   := N
E50G  := N
E50Q  := N        E51P   := 2        E51ABC := N
E51N1 := N        E51N2   := N        E51G1   := N
E51G2 := N        E51Q   := N        E51V   := N
ELOAD := N        E32    := N
EVOLT := VY       E27I   := N        E59I   := N
E81   := N        E81W   := N        E81R   := N
E81RF := N        E78VS  := N        EFLLOC  := Y
ELOP  := N
EPWR  := N        E25    := N        E79    := 3
ESOTF := N
EDEM  := THM      ESSI   := N        EHIF   := N
EHBL2 := N        EMV    := 1

Line Parameter Settings:
Z1MAG := 32.10    Z1ANG  := 68.86   Z0MAG   := 95.70
ZOANG := 72.47
LL    := 4.84

Maximum-phase Time-Overcurrent Element J Settings:
51PJP  := 0.40    51PJJC := A        51PJTD := 1.00
51PJCT := 0.00    51PJMR := 0.00

Maximum-phase Time-Overcurrent Element K Settings:
51PKP  := 0.40    51PKC  := C        51PKTD := 1.00
51PKCT := 0.00    51PKMR := 0.00

Maximum-phase Time-Overcurrent SELogic Settings:
51PTC  :=1
51PSW  :=NOT (LT04) OR (MV01 <= 79SH3P) # DELAY CURVE SELECTED WHEN SHOT COUNT
MEETS OR EXCEEDS NUMBER OF FAST TRIPS (MV01)

Ground Time-Overcurrent Element #1-J Settings:
51G1JP := 0.100   51G1JC := 1        51G1JTD := 1.00
51G1JCT := 0.00   51G1JMR := 0.00

Ground Time-Overcurrent Element #1-K Settings:
51G1KP := 0.100   51G1KC := 13       51G1KTD := 1.00
51G1KCT := 0.00   51G1KMR := 0.00

Ground Time-Overcurrent #1 SELogic Settings:
51G1TC :=LT01
51G1SW :=NOT (LT04) OR (MV01 <= 79SH3P) # DELAY CURVE SELECTED WHEN SHOT COUNT
MEETS OR EXCEEDS NUMBER OF FAST TRIPS (MV01)

Voltage Element Pickup Settings, Y-terminals:
27YP1P := OFF     27YP2P := OFF     27YP3P := OFF
27YP4P := OFF     27YP1P := OFF     59YP1P := 83.20
59YP2P := OFF     59YP3P := OFF     59YP4P := OFF
59YP1P := OFF     59YN1P := OFF     59YN2P := OFF
59YQ1P := OFF     59YV1P := OFF

Reclosing Relay Settings:
790I1 := 300.00   790I2 := 600.00   790I3 := 600.00
79RS0 := 1800.00  79RS0D := 600.00
79CLSD := 900.00

Reclosing Relay SELogic Equations:
79RI3P :=TRIP3P
79RIS3P :=52A3P OR 79CY3P
79DTL3P :=(NOT LT02 OR NOT LT06) AND (TRIP3P OR NOT 52A3P) OR PB12_PUL OR OC3
79DTL3X :=0

79DLS3P :=79L03P
79SKP3P :=(51PT OR 51G1T) AND NOT LT04 AND (79SH3P < MV01) # SKIP TO DELAYED SHO
TS WHEN FAST CURVES DISABLED
79STL3P :=TRIP3P
79BRS3P :=0
79SEQ3P :=0
79CLS3P :=PWR_SRC1 AND TCCAP AND NOT (BTFAIL) # RECLOSE ONLY WHEN AC PRESENT, TR
IP/CLOSE CAPACITORS CHARGED, AND BATTERY HEALTHY

Pole-Open Settings:
3POD  := 0.50     50LP   := 0.05
```

PTRY := 120.00 (300 Vac inputs or Lindsey SVMI LEA inputs)
:= 266.67 (G&W Viper-ST, G&W Viper-LT, or
ABB Gridshield (32-pin and 42-pin) with
8 Vac LEA inputs)
:= 150.00 (Eaton NOVA LEA inputs)
:= 234.50 (Tavrida OSM AI_2 and Tavrida OSM AI_4
with 8 Vac LEA inputs)
:= 39.36 (Eaton NOVA NX-T 15.5 kV with 8 Vac LEA inputs)
:= 36.25 (Siemens SDR LEA inputs)
:= 66.92 (Siemens SDR with 8 V LEA inputs)
:= 86.38 (Romagnole iGrid 15/27 kV with 8 V LEA inputs)
:= 582.17 (Romagnole iGrid 38 kV with 8 V LEA inputs)

PTRZ := 120.00 (300 Vac inputs or Lindsey SVMI LEA inputs)
:= 266.67 (G&W Viper-ST, G&W Viper-LT, or
ABB Gridshield (32-pin and 42-pin) with
8 Vac LEA inputs)
:= 234.50 (Tavrida OSM AI_2 and Tavrida OSM AI_4
with 8 Vac LEA inputs)
:= 36.25 (Siemens SDR LEA inputs)
:= 39.36 (Eaton NOVA NX-T 15.5 kV with 8 Vac LEA inputs)
:= 66.92 (Siemens SDR with 8 V LEA inputs)
:= 144.86 (Romagnole iGrid 15/27 kV with 8 V LEA inputs)
:= 717.92 (Romagnole iGrid 38 kV with 8 V LEA inputs)

Only available if relay supports Arc Sense technology

59YPIP := 104 (300 Vac inputs)
:= 46.80 (G&W Viper-ST or G&W Viper-LT with 8 Vac
LEA inputs)
:= 83.20 (Eaton NOVA LEA inputs)

79DTL3X := 0 (Traditional Retrofit, Control-Powered Eaton
NOVA, G&W Control Power Viper-S)
79DTL3X := R_TRIG SV02T # QUALIFIED YELLOW HANDLE
OPERATION (ABB Elastimold MVR, ABB Gridshield
(32-pin), ABB Joslyn TriMod 600R, ABB OVR/VR3S
(24-pin), Eaton NOVA TS Triple-Single, G&W
Viper-ST, G&W Viper-LT, Siemens SDR Three-Phase,
Siemens SDR Triple-Single, and Tavrida OSM AI_2,
Multi-Recloser Interface)

79CLS3P := PWR_SRC1 AND TCCAP AND NOT (BTFAIL) # RECLOSE
ONLY WHEN AC PRESENT, TRIP/CLOSE CAPACITORS
CHARGED, AND BATTERY HEALTHY (Traditional
Retrofit with AC power supply option)
79CLS3P := TCCAP AND NOT (BTFAIL) # RECLOSE ONLY WHEN
TRIP/CLOSE CAPACITORS CHARGED, AND BATTERY
HEALTHY (all other reclosers, except Traditional
Retrofit, with AC power supply option)
79CLS3P := PWR_SRC1 AND TCCAP # RECLOSE ONLY WHEN DC
PRESENT AND TRIP/CLOSE CAPACITORS CHARGED
(Traditional Retrofit with DC power supply option)
79CLS3P := TCCAP # RECLOSE ONLY WHEN TRIP/CLOSE
CAPACITORS CHARGED (all other reclosers, except
Traditional Retrofit, with DC power supply option)

Figure 9.33 Group Settings (SHO) With Factory-Default Values

Factory-Default Settings

```

Demand Metering Settings:
DMTC   := 5      PDEMP   := OFF
GDEMP  := OFF    QDEMP   := OFF

50G High-Impedance (HIZ) Fault Detection Settings:
50GHIZP := OFF

Math Variable Settings:
MV01   := 2.00

Trip Logic Settings:
TDURD  := 40.00

Trip Logic SELogic Equations:
TR3P   := S1PT OR 51G1T OR PB12_PUL OR OC3
TR3X   := 0
TRQL3P := 0
ULTR3P := 1

Close Logic Settings:
CFD    := 60.00

Close Logic SELogic Equations:
52A_3P := SW1 AND NOT(RCCL1X)
52A_3P := IN201 (Control-Powered Eaton NOVA, G&W Control Power Viper-S, and Siemens SDR Three-Phase)
52A_3P replaced by 52A_A :=IN201, 52A_B :=IN202, and 52A_C :=IN203 (G&W Viper-ST, G&W Viper-LT, ABB Elastimold MVR, ABB GridShield (32-pin), ABB Joslyn TriMod 600R, Eaton NOVA-TS or NOVA-STS Triple-Single, and Siemens SDR Triple-Single)
52A_3P replaced by 52A_A :=NOT IN201, 52A_B :=NOT IN202, 52A_C :=NOT IN203 (ABB OVR/VR3S (24-pin), and Tavrida OSM AI_2)

52A_3P := SW1 AND NOT(RCCL1X)
52A_3P := IN201 (Control-Powered Eaton NOVA, G&W Control Power Viper-S, and Siemens SDR Three-Phase)
52A_3P replaced by 52A_A :=IN201, 52A_B :=IN202, and 52A_C :=IN203 (G&W Viper-ST, G&W Viper-LT, ABB Elastimold MVR, ABB GridShield (32-pin), ABB Joslyn TriMod 600R, Eaton NOVA-TS or NOVA-STS Triple-Single, and Siemens SDR Triple-Single)
52A_3P replaced by 52A_A :=NOT IN201, 52A_B :=NOT IN202, 52A_C :=NOT IN203 (ABB OVR/VR3S (24-pin), and Tavrida OSM AI_2)

Recloser Interface Trip and Close Settings:
RCTR1  :=TRIP3P OR TRIPA OR TRIPB OR TRIPC
RCCL1  :=CLOSE3P
ULCL3P :=>

ULCL3P := TRIP3P OR (NOT IN201 AND SW1) OR NOT (LT06 AND TCCAP OR CLOSE3P) OR NOT (LT05 OR CLOSE3P OR CC3 OR 79CY3P) # SW1 ONLY ACTIVE FOR 14-PIN RECLOSERS
(Traditional Retrofit)
ULCL3P := TRIP3P OR NOT (LT06 AND TCCAP OR CLOSE3P) OR NOT (LT05 OR CLOSE3P OR CC3 OR 79CY3P) # SW1 ONLY ACTIVE FOR 14-PIN RECLOSERS
(all other reclosers, except Traditional Retrofit)
=>

```

Figure 9.33 Group Settings (SHO) With Factory-Default Values (Continued)

```

=>SHO L <Enter>
SELogic group 1
Logic Settings
SELogic Enable Settings:
ELAT   := 9      ESV   := 1      ESC   := 1
Latch Bits Set/Reset SELogic Equations:
SET01 :=PB01_PUL AND NOT (LT01) AND LT05 # GROUND ENABLED
RST01 :=PB01_PUL AND LT01 AND LT05
SET02 :=PB02_PUL AND NOT (LT02) AND LT05 AND LT06 # RECLOSE ENABLED
RST02 :=PB02_PUL AND LT02 AND LT05 OR NOT (LT06) OR (79SH3P = -1.00) # LAST TE
RM IS "RECLOSEING RELAY DEFEATED"
SET03 :=PB03_PUL AND NOT (LT03) AND LT05 # REMOTE ENABLED
RST03 :=PB03_PUL AND LT03 AND LT05
SET04 :=PB05_PUL AND NOT (LT04) AND LT05 # FAST CURVE ENABLED
RST04 :=PB05_PUL AND LT04 AND LT05
SET05 :=R_TRIG SCO1QU AND NOT (LT05) # LOCK PUSH BUTTONS, MUST PRESS FOR THREE
SECONDS (LOCKED WHEN LT05 DEASSERTED)
RST05 :=R_TRIG SCO1QU AND LT05
SET06 :=PB07_PUL AND NOT (LT06) AND LT05 # HOT LINE TAG (WHEN LT06 DEASSERTED)
RST06 :=PB07_PUL AND LT06 AND LT05
SET07 :=PB08_PUL AND NOT (LT07) AND LT05 # AUX 1
RST07 :=PB08_PUL AND LT07 AND LT05
SET08 :=PB09_PUL AND NOT (LT08) AND LT05 # AUX 2
RST08 :=PB09_PUL AND LT08 AND LT05
SET09 :=PB10_PUL AND NOT (LT09) AND LT05 # AUX 3
RST09 :=PB10_PUL AND LT09 AND LT05

SELogic Variable and Timer Settings:
SV01PU := 29.75  SV01DO := 29.75
SV01   :=NOT (SV01T) AND PB06 # 1 HZ BLINK GENERATOR FOR LOCK PUSH BUTTON
SV02PU := 0.00 and SV02DO := 0.00 (Traditional Retrofit,
Control-Powered Eaton NOVA, and G&W Control Power Viper-S)
SV02PU := 50.00 and SV02DO := 60.00 (ABB
OVR/VR3S (24-pin), ABB Elastimold MVR, ABB GridShield
(32-pin), ABB Joslyn TriMod 600R, Eaton NOVA-TS or NOVA-
STS Triple-Single, G&W Viper-ST, G&W Viper-LT, Siemens SDR
Triple-Single, and Siemens SDR Three-Phase)
SV02PU := 150.00 and SV02DO := 150.00 (Tavrida OSM AI_2)

SV02 := NA (Traditional Retrofit, Control-Powered Eaton NOVA,
and G&W Control Power Viper-S)
SV02 := IN204 # QUALIFY YELLOW HANDLE OPERATION (ABB
Elastimold MVR, ABB GridShield (32-pin), ABB OVR/VR3S
(24-pin), G&W Viper-T, G&W Viper-LT, Siemens SDR Triple-
Single, and Siemens SDR Three-Phase)
SV02 := NOT IN204 # QUALIFY YELLOW HANDLE OPERATION
(ABB Joslyn TriMod 600R)
SV02 := IN204 OR IN205 OR IN206 # QUALIFY YELLOW HANDLE
OPERATION (Eaton NOVA-TS or NOVA-STS Triple-Single)
SV02 := IN105 # QUALIFY YELLOW HANDLE OPERATION
(Tavrida OSM AI_2)
SV02 := 69_YH # QUALIFY YELLOW HANDLE OPERATION (Multi-
Recloser Interface)

SV03PU := 150.00 and SV03DO := 150.00 (Tavrida OSM AI_2,
Multi-Recloser Interface)

SV03 := NOT(IN105) AND 52A3P # QUALIFY DISCONNECTED
CABLE (Tavrida OSM AI_2)
SV03 := (NOT IN105 AND NOT IN201) AND (NOT A2_CFG) OR
52A3P AND (A2_CFG AND 69_YH) # QUALIFY DISCONNECTED
CABLE (Multi-Recloser Interface)

```

Figure 9.34 Logic Settings (SHO L) With Factory-Default Values

```

Output Contact Equations:
OUT101 :=0
OUT102 :=0
OUT103 :=0
OUT104 :=0
OUT105 :=0
OUT106 :=0
OUT107 :=0
OUT108 :=0
OUT201 :=NOT (SALARM OR HALARM)
OUT202 :=0

Mirrored Bits Transmit Equations:
TMB1A :=NA
TMB2A :=NA
TMB3A :=NA
TMB4A :=NA
TMB5A :=NA
TMB6A :=NA
TMB7A :=NA
TMB8A :=NA
TMB1B :=NA
TMB2B :=NA
TMB3B :=NA
TMB4B :=NA
TMB5B :=NA
TMB6B :=NA
TMB7B :=NA
TMB8B :=NA

PMU Trigger Equations
PMTRIG :=0
TREA1 :=0
TREA2 :=0
TREA3 :=0
TREA4 :=0

=>

```

Figure 9.34 Logic Settings (SHO L) With Factory-Default Values (Continued)

```

=>SHO F <Enter>

Front Panel Settings

General Settings:
EDP := 2          ELB     := N        FP_TO   := 15
SCROLDD := 2      FP_CONT := 8
FPNGD    := IG      FPVYD   := ON      FPVZD   := OFF
LEDENAC  := G       LEDTRAC := R       RSTLED  := Y
                                         EDP := 4 (Tavrida OSM AI_2,
                                         Multi-Recloser Interface)

Operator Control LED Settings:
PB01LEDC:= AO
PB01_LED:=LT01 # GROUND ENABLED
PB02LEDC:= AO
PB02_LED:=LT02 # RECLOSE ENABLED
PB03LEDC:= AO
PB03_LED:=0 # REMOTE ENABLED
PB04LEDC:= AO
PB04_LED:=NOT (SG1) # ALT SETTINGS
PB05LEDC:= AO
PB05_LED:=LT04 # FAST CURVE ENABLED
PB06LEDC:= AO
PB06_LED:=NOT (LT05 AND NOT (SV01T AND PB06 AND NOT (SC01QU)) OR NOT (LT05) AND
SV01T AND PB06 AND NOT (SC01QU)) # LOCK PUSH BUTTONS
PB07LEDC:= AO
PB07_LED:=NOT (LT06) # HOT LINE TAG
PB08LEDC:= AO
PB08_LED:=0 # AUX 1
PB09LEDC:= AO
PB09_LED:=0 # AUX 2
PB10LEDC:= AO
PB10_LED:=0 # AUX 3
PB11LEDC:= RO
PB11_LED:=52A3P # RECLOSER CLOSED
PB12LEDC:= GO
PB12_LED:=NOT (52A3P) # RECLOSER OPEN
Target LED Settings:
T01LEDL := N      T01LEDC := G
T01_LED :=PWR_SRC1 # SUPPLY
T02LEDL := N      T02LEDC := R
T02_LED :=BTFAIL # BATTERY PROBLEM

```

Figure 9.35 Front-Panel Settings (SHO F) With Factory-Default Values (Without Tricolor LED Option)

9.68 | Settings
Factory-Default Settings

```

T03LEDL := Y          T03LEDC := R
T03_LED :=PHASE_A # A FAULT
T04LEDL := Y          T04LEDC := R
T04_LED :=PHASE_B # B FAULT
T05LEDL := Y          T05LEDC := R
T05_LED :=PHASE_C # C FAULT
T06LEDL := Y          T06LEDC := R
T06_LED :=51G1 # GROUND
T07LEDL := Y          T07LEDC := R
T07_LED :=0 # SEF
T08LEDL := Y          T08LEDC := R
T08_LED :=NOT (51G1S) AND 51G1T OR NOT (51PS) AND 51PT # FAST CURVE
T09LEDL := Y          T09LEDC := R
T09_LED :=51G1S AND 51G1T OR 51PS AND 51PT # DELAY CURVE
T10LEDL := Y          T10LEDC := R
T10_LED :=0 # HIGH CURRENT
T11LEDL := Y          T11LEDC := R
T11_LED :=0 # FREQUENCY
T12LEDL := Y          T12LEDC := R
T12_LED :=0 # VOLTAGE
T13LEDL := N          T13LEDC := G
T13_LED :=79RS3P # 79 RESET
T14LEDL := N          T14LEDC := R
T14_LED :=79CY3P # 79 CYCLE
T15LEDL := N          T15LEDC := R
T15_LED :=79L03P # 79 LOCKOUT
T16LEDL := N          T16LEDC := R
T16_LED :=51P OR 51G1 # ABOVE MIN TRIP
T17LEDL := N          T17LEDC := R
T17_LED :=0 # COLD LOAD SCHEME ON
T18LEDL := N          T18LEDC := R
T18_LED :=0 # REVERSE POWER
T19LEDL := N          T19LEDC := R
T19_LED :=59YA1 # VAY ON
T20LEDL := N          T20LEDC := R
T20_LED :=59YB1 # VBY ON
T21LEDL := N          T21LEDC := R
T21_LED :=59YC1 # VCY ON
T22LEDL := N          T22LEDC := R
T22_LED :=0 # VAZ ON
T23LEDL := N          T23LEDC := R
T23_LED :=0 # VBZ ON
T24LEDL := N          T24LEDC := R
T24_LED :=0 # VCZ ON

Display Point Settings:
DP01 :=1, "FACTORY DEFAULT"
DP02 :=1, " SETTINGS"
=> DP03:=SVO2T,"YELLOW HANDLE",RESET,LOCK-OPEN
                               (Tavrida OSM AI_2)
DP03:=SVO2T,"YELLOW HANDLE","LOCK-OPEN","RESET"
                               (Multi-Recloser Interface)
DP04:=SVO3T,"CABLE DISCONNECTED" (Tavrida OSM AI_2, Multi-
Recloser Interface)

```

Figure 9.35 Front-Panel Settings (SHO F) With Factory-Default Values (Without Tricolor LED Option) (Continued)

```

=>SHO R <Enter>

Report Settings

Sequential Events Recorder Trigger Lists:
SER1 := TRIP3P,51P,51PT,51G1,51G1T,PB12_PUL,OC3
SER2 := CLOSE3P,52A3P,CF3P,79RS3P,79CY3P,79L03P,RCSF3P,SH03P,SH13P,SH23P
SH33P,SH43P,PB11_PUL,CC3
SER3 := PWR_SRC1,TOSLP,BTFAIL,DTFAIL
SER4 := 0

Event Report Settings:
LER := 15      PRE := 4
ER :=R_TRIG 51P OR R_TRIG 51G1

Load Profile Settings:
LDLIST := 0
LDAR := 15

HIF Event Report Settings: _____ Only available if relay supports Arc Sense technology
HIFLER := 10
HIFER := NA
=>

```

Figure 9.36 Report Settings (SHO R) With Factory-Default Values

```
=>SHO P 1 <Enter>
Port 1

EPORT   := Y
PROTO    := SEL      MAXACC  := 2
SPEED    := 9600     BITS    := 8      PARITY   := N
STOP     := 1        T_OUT    := 15
AUTO     := N        FASTOP  := N
=>
```

Figure 9.37 Port 1 Settings (SHO P 1) With Factory-Default Values

```
=>SHO P 2 <Enter>
Port 2

EPORT   := Y
PROTO    := SEL      MAXACC  := 2
SPEED    := 9600     BITS    := 8      PARITY   := N
STOP     := 1        RTSCTS  := N      T_OUT    := 15
AUTO     := N        FASTOP  := N
=>
```

Figure 9.38 Port 2 Settings (SHO P 2) With Factory-Default Values

```
=>SHO P 3 <Enter>
Port 3

EPORT   := Y
PROTO    := SEL      MAXACC  := 2
SPEED    := 9600     BITS    := 8      PARITY   := N
STOP     := 1        RTSCTS  := N      T_OUT    := 15
AUTO     := N        FASTOP  := N
=>
```

Figure 9.39 Port 3 Settings (SHO P 3) With Factory-Default Values

```
=>SHO P F <Enter>
Port F

EPORT   := Y
PROTO    := SEL      MAXACC  := C
SPEED    := 9600     BITS    := 8      PARITY   := N
STOP     := 1        RTSCTS  := N      T_OUT    := 15
AUTO     := N        FASTOP  := N
=>
NOTE: Command SHO P 4 also gives Port F settings.

=>SHO P 4 <Enter>
Port F

EPORT   := Y
PROTO    := SEL      MAXACC  := C
SPEED    := 9600     BITS    := 8      PARITY   := N
STOP     := 1        RTSCTS  := N      T_OUT    := 15
AUTO     := N        FASTOP  := N
=>
```

Figure 9.40 Port F Settings (SHO P F) With Factory-Default Values

```
=>SHO P 5 <Enter>
Port 5

EPORT    := Y          EPORTSEC := N
IPADDR   :=192.168.1.2
SUBNETM  :=255.255.255.0
DEFRTR   :=192.168.1.1
ETCPKA   := Y          KAIDLE   := 10      KAINTV   := 10
KACNT    := 5
NETMODE  := FAILOVER  FTIME    := 1.00      NETPORT  := A

ETELNET  := N
EFTPSERV:= N
EHTTP    := N
E61850   := N
EDNP     := 0
EMODBUS  := 0
ESNTP    := OFF
=>
```

Figure 9.41 Port 5 Settings (SHO P 5) With Factory-Default Values

Settings Sheets

NOTE: If the QuickSet settings editor is being used in conjunction with these settings sheets, some differences in setting order will be seen between the two formats, especially in the location of the enable settings. The Print option in QuickSet will list the settings in a similar order as these settings sheets.

The settings sheets that follow include the definition and input range for each setting in the SEL-651R-2. Many of the settings categories in the settings sheets include a reference to a page, table, or figure (in parentheses) that further explains the settings.

SEL-651R-2 Settings Sheets

Global Settings

(Serial Port Command SET G and Front-Panel SET/SHOW Global Menu*)

* SELOGIC control equations can be viewed, but not changed, via the front-panel Set/Show > Global Menu. For most applications, make Global settings (page SET.1–SET.7) before making the Group 1–8 settings.

General Settings

See General (Global Settings) on page 9.27.

Nominal Frequency (50, 60 Hz)

NFREQ := _____

Phase Rotation (ABC, ACB)

PHROT := _____

Date Format (MDY, YMD, DMY)

DATE_F := _____

See Battery System Monitor on page 8.42.

Power-Off Delay After AC Loss (OFF, 1–1440 min)

PWRDN_AC := _____

Power-Off Delay After Wake Up (OFF, 1–1440 min)

PWRDN_WU := _____

Request Battery Test SELOGIC Equation

TESTBATT := _____

See SELOGIC Control Equation Setting FAULT on page 5.18.

Fault Condition SELOGIC Equation

FAULT := _____

Current and Voltage Connection Settings

See Multi-Recloser Interface (42-Pin) on page 2.96.

Recloser Configuration (A1, A2, A3, A4, A5, A6, A7, A1X, A2X, A3X, A4X, A5X, A6X, A7X)

RECL_CFG := _____

See Current and Voltage Connections (Global Settings) on page 9.28.

I1, I2, I3 Current Terminal Connections
(ABC, ACB, BAC, BCA, CAB, CBA)

IPCONN := _____

Enable Ground Current Switch (Y, N)

EGNDSW := _____

Current Transformer Polarity (POS, NEG)

CTPOL := _____

Breaker Type (Single-Phase = 1, Three-Phase = 3)

BKTYP := _____

VY Voltage Terminal Connections
(OFF, Combination of A, B, C)
Valid combinations: ABC, ACB, BAC, BCA, CAB, CBA, A, B, C, AB, BC, CA

VYCONN := _____

VZ Voltage Terminal Connections
(OFF, Combination of A, B, C)
*Valid combinations: ABC, ACB, BAC,
BCA, CAB, CBA, A, B, C, AB, BC, CA*

VZCONN := _____

Enable Phantom Voltage Source (OFF, VY, VZ)
*Setting EPHANT is only available when one or both of VYCONN or
VZCONN is set to single-phase voltages A, B, C, AB, BC, or CA*

EPHANT := _____

Voltage Source Selection (OFF, VY, VZ)
*Setting VSELECT is only available when one or both of VYCONN or
VZCONN is set to three-phase combinations ABC, ACB, BAC, BCA,
CAB, or CBA*

VSELECT := _____

Frequency Source Selection (OFF, VY, VZ)
*Setting FSELECT is only available when one or both of VYCONN or
VZCONN is not set to OFF*

FSELECT := _____

Meter Cutoff Threshold (Y, N, E)
(see *Small-Signal Cutoff for Metering on page 8.19*)

METHRES := _____

Global Enable Settings

Independent Control Input Settings (Y, N)

EICIS := _____

Breaker Monitor (Y, Y1, N)

EBMON := _____

Alarm SELOGIC Equation

SALARM := _____

Optoisolated Input Timers

See Figure 7.19.

Make the following settings when the SEL-651R-2 is ordered with extra input/outputs, and if preceding enable setting EICIS := Y.

Input IN101–IN102 Debounce Time Settings
(AC, 0.00–2.00 cycles in 0.01-cycle steps; when ordered with
48 Vdc, 125 Vdc, or 220 Vdc inputs)
(0.00–2.00 cycles in 0.01-cycle steps when ordered with
12 Vdc inputs)

IN101D := _____

IN102D := _____

Input IN103–IN107 Debounce Time Settings
(0.00–2.00 cycles in 0.01-cycle steps)

IN103D := _____

IN104D := _____

IN105D := _____

IN106D := _____

IN107D := _____

Status Input Timers

See Figure 7.18.

Make the following settings when the preceding enable setting EICIS := Y.

Input IN201–IN206 Debounce Time
(0.00–2.00 cycles in 0.01-cycle steps)

IN201D := _____

IN202D := _____

IN203D := _____

IN204D := _____

IN205D := _____
IN206D := _____

Settings Group Change Delay

See Multiple Settings Groups on page 7.24.

Group Change Delay
(0.00–16000.00 cycles in 0.25-cycle steps)

TGR := _____

Settings Group Selection SELogic Equations

See Table 7.7.

Select Settings Group 1

SS1 := _____

Select Settings Group 2

SS2 := _____

Select Settings Group 3

SS3 := _____

Select Settings Group 4

SS4 := _____

Select Settings Group 5

SS5 := _____

Select Settings Group 6

SS6 := _____

Select Settings Group 7

SS7 := _____

Select Settings Group 8

SS8 := _____

Voltage Ratio Correction Factors for VY-Terminal Voltage Inputs

See Voltage Ratio Correction Factors for VY- and VZ-Terminal Voltage Inputs (Global Settings) on page 9.34.

Make the following settings when the SEL-651R-2 is ordered with LEA ac inputs on the VY terminals.

Ratio Correction Factor (0.500–1.500)

V1YRCF := _____

Ratio Correction Factor (0.500–1.500)

V2YRCF := _____

Ratio Correction Factor (0.500–1.500)

V3YRCF := _____

Voltage Ratio Correction Factors for VZ-Terminal Voltage Inputs

See Voltage Ratio Correction Factors for VY- and VZ-Terminal Voltage Inputs (Global Settings) on page 9.34.

Make the following settings when the SEL-651R-2 is ordered with LEA ac inputs on the VZ terminals.

Ratio Correction Factor (0.500–1.500)

V1ZRCF := _____

Ratio Correction Factor (0.500–1.500)

V2ZRCF := _____

Ratio Correction Factor (0.500–1.500)

V3ZRCF := _____

Voltage Phase Angle Correction for VY Terminals

See Voltage Phase Angle Correction Settings for VY- and VZ-Terminal Voltage Inputs (Global Settings) on page 9.36.

Make the following settings when the SEL-651R-2 is ordered with LEA ac inputs on the VY terminals.

Phase Angle Correction (-20.0 to 0 degrees) **V1YPAC** := _____Phase Angle Correction (-20.0 to 0 degrees) **V2YPAC** := _____Phase Angle Correction (-20.0 to 0 degrees) **V3YPAC** := _____

Voltage Phase Angle Correction for VZ Terminals

See Voltage Phase Angle Correction Settings for VY- and VZ-Terminal Voltage Inputs (Global Settings) on page 9.36.

Make the following settings when the SEL-651R-2 is ordered with LEA ac inputs on the VZ terminals.

Phase Angle Correction (-20.0 to 0 degrees) **V1ZPAC** := _____Phase Angle Correction (-20.0 to 0 degrees) **V2ZPAC** := _____Phase Angle Correction (-20.0 to 0 degrees) **V3ZPAC** := _____

Breaker Monitor Settings

See Breaker Monitor Setting Example on page 8.26.

Make the following settings if preceding enable setting EBMON := Y or Y1.

Close/Open Set Point 1—Max. (0–65000 operations) **COSP1** := _____Close/Open Set Point 2—Mid. (0–65000 operations) **COSP2** := _____Close/Open Set Point 3—Min. (0–65000 operations) **COSP3** := _____kA Interrupted Set Point 1—Min.
(0.00–999.00 kA primary in 0.01 kA steps) **KASP1** := _____kA Interrupted Set Point 2—Mid.
(0.00–999.00 kA primary in 0.01 kA steps) **KASP2** := _____kA Interrupted Set Point 3—Max.
(0.00–999.00 kA primary in 0.01 kA steps) **KASP3** := _____

NOTES:

- COSP1 must be set greater than COSP2.
- COSP2 must be set greater than or equal to COSP3.
- KASP1 must be set less than KASP2.
- If COSP2 is set the same as COSP3, then KASP2 must be set the same as KASP3.
- KASP3 must be set at least 5 times (but no more than 100 times) the KASP1 setting value.
- KASP2 must be set less than or equal to KASP3.

Breaker Monitor Initiate SELogic Equations

See Breaker/Recloser Contact Wear Monitor on page 8.23.

Make setting BKMON3P when setting BKTyp := 3.

BKMON3P := _____

Make settings BKMONA, BKMONB, and BKMONC when setting BKTyp := 1.

BKMONA := _____

BKMONB := _____

BKMONC := _____

Involved Phase and Ground Counters SELogic Equations

See Figure 8.14.

Make the following settings if preceding enable setting EBMON := Y1.

Increment A-Phase Counter

INC_APH := _____

Increment B-Phase Counter

INC_BPH := _____

Increment C-Phase Counter

INC_CPH := _____

Increment Ground Counter

INC_GND := _____

Increment SEF Counter

INC_SEF := _____

Reset A-Phase Counter

RST_APH := _____

Reset B-Phase Counter

RST_BPH := _____

Reset C-Phase Counter

RST_CPH := _____

Reset Ground Counter

RST_GND := _____

Reset SEF Counter

RST_SEF := _____

Fault Alarm Timer

See Figure 8.14.

Make the following setting if preceding enable setting EBMON := Y1.

Fault Alarm Dropout time (OFF, 1–600 seconds)

FLTALMDO := _____

Data Reset Control SELogic Equations

Target Reset SELogic Equation

(see *Programmable Front-Panel Target LEDs* on page 5.15)

RSTTRGT := _____

Reset Demand Metering

(see *Demand Metering* on page 8.6)

RST_DEM := _____

Reset Peak Demand Metering

(see *Demand Metering* on page 8.6)

RST_PDM := _____

Reset Breaker/Recloser Contact Wear Monitor
(see *Breaker/Recloser Contact Wear Monitor on page 8.23*)

RST_BK := _____

Reset Event History
(see *Clearing Standard Event Report Buffer on page 12.12*)

RST_HIS := _____

Reset Energy Metering (see *Energy Metering on page 8.15*)

RST_ENE := _____

Reset Maximum/Minimum Metering
(see *Maximum/Minimum Metering on page 8.17*)

RST_MML := _____

Reset Hardware Alarm Bit
(see *Status Warning and Status Failure on page 13.7*)

RST_HAL := _____

Reset DNP Event Registers/Buffers
(See *Reading Relay Events on page E.40*)

RSTDNPE := _____

Reset MACsec Counters
(See *MACsec in the SEL-651R-2 on page M.11*)

RSTMSCNT := _____

Synchronized Phasor Measurement Settings

See Appendix J.

Synchronized Phasor Measurement (Y, N) **EPMU** := _____

Message Rate (messages per second) **MRATE** := _____

(1, 2, 4, 5, 10, 12, 15, 20, 30, 60 when NFREQ = 60)
(1, 2, 5, 10, 25, 50 when NFREQ = 50)

Phasor Measurement Unit (PMU) Application (F, N) **PMAPP** := _____

NOTE: F = Fast Response, N = Narrow Bandwidth

Frequency Based Phasor Compensation (Y, N) **PHCOMP** := _____

Station Name (16 characters, mixed case) **PMSTN** := _____

NOTE: Cannot contain the following characters: ? / \ < > * | : ; [] \$ % { }.

Phasor Measurement Unit (PMU) Hardware ID (1–65534) **PMID** := _____

Include Voltage Terminal
(Y = VY, Z = VZ, ALL = VY and VZ) **PHVOLT** := _____

Phasor Data Set, Voltages (V1, PH, ALL, NA) **PHDATAV** := _____

VY Terminal Voltage Angle Compensation Factor
(-179.99 to +180 degrees in 0.01 degree steps) **VYCOMP** := _____

VZ Terminal Voltage Angle Compensation Factor
(-179.99 to +180 degrees in 0.01 degree steps) **VZCOMP** := _____

Phasor Data Set, Currents (I1, PH, ALL, NA) **PHDATAI** := _____

Phase Current Angle Compensation Factor (-179.99 to +180 degrees in 0.01 degree steps)	IPCOMP := _____
Neutral (IN) Current Angle Compensation Factor (-179.99 to +180 degrees in 0.01 degree steps)	INCOMP := _____
Make settings PHNR and PHFMT when PHDATAV ≠ NA or PHDATAI ≠ NA.	
Phasor Numeric Representation (I = Integer, F = Floating Point)	PHNR := _____
Phasor Format (R = Rectangular coordinates, P = Polar coordinates)	PHFMT := _____
Frequency Numeric Representation (I = Integer, F = Floating Point)	FNR := _____
Number of 16-bit Digital Status Words (0, 1, 2, 3, 4)	NUMDSW := _____

DNP

See Reading Relay Events on page E.40 for EVECLEAR setting information.

Clear Event Registers With TRGTR or RSTTRGT (Y, N)	EVECLEAR := _____
Event Summary Lock Period (0 to 1000 seconds)	EVELOCK := _____
DNP Session Time Base (LOCAL, UTC)	DNPSRC := _____

Time and Date Management

See Section 10 and Appendix J.

IRIG-B Control Bits Definition (NONE, C37.118)	IRIGC := _____
Offset from UTC (-24.00 to 24.00 hours in 0.01 hour steps)	UTC_OFF := _____
NOTE: This setting does not apply when IRIG-B active (TSOK or TIRIG asserted).	

Daylight-Saving Time Settings

See Automatic Daylight-Saving Time Settings (Global Settings) on page 9.39.

NOTE: DST settings do not apply when IRIG-B active (TSOK or TIRIG asserted).

Month to Begin DST (NA, 1–12)	DST_BEGM := _____
Make the following settings when DST_BEGM ≠ NA.	
Week of the Month to Begin DST (1–3, L = Last)	DST_BEGW := _____
Day of the Week to Begin DST (SUN–SAT)	DST_BEGD := _____
Local Hour to Begin DST (0–23)	DST_BEGH := _____
Month to End DST (NA, 1–12)	DST_ENDM := _____
Week of the Month to End DST (1–3, L = Last)	DST_ENDW := _____
Day of the Week to End DST (SUN–SAT)	DST_ENDD := _____
Local Hour to End DST (0–23)	DST_ENDH := _____

Group Settings

(Serial Port Command SET n^a and Front-Panel Set/Show Group menu^b)

^a Where $n = 1\text{--}8$; defaults to active group.

^b SELOGIC control equations can be viewed, but not changed, via the front-panel SET/SHOW Group Menu.

Identifier Labels

See Identifier Labels (Group Settings) on page 9.40.

Relay Identifier (30 characters) (0–9, A–Z, -, /, ., space)

RID := _____

Terminal Identifier (30 characters) (0–9, A–Z, -, /, ., space)

TID := _____

Current and Potential Transformer Ratios

See Current Transformer (CT) Ratios (Group Settings) on page 9.41.

Phase (IA, IB, IC) Current Transformer Ratio (1.0–6000.0)

CTR := _____

Neutral (IN) Current Transformer Ratio (1.0–6000.0)

CTRN := _____

VY-Side (V1Y, V2Y, V3Y)

PTRY := _____

Potential Transformer Ratio (1.00–10000.00)

For LEA inputs, see Potential Transformer (PT) Ratios (Group Settings) on page 9.42 for PTRY and/or PTRZ setting calculation.

VZ-Side (V1Z, V2Z, V3Z)

PTRZ := _____

Potential Transformer Ratio (1.00–10000.00)

Nominal Voltage (line-to-neutral) on VSELECT-designated side (25.00–300.00 V secondary)

VNOM := _____

(When VSELECT := OFF, VNOM is hidden)

See Table 9.17 for proper VNOM setting adjustment when LEA inputs are used.

Enable Settings

Set Global setting BKTYP := 1 for single-phase reclosers—see Breaker/Recloser Type Setting (BKTYP) and Enable Single-Phase Breaker Setting (ESPB) on page 9.30.

Make ESPB setting when Global setting BKTYP := 1.

Single Phase Breaker Settings (Y, N)

ESPB := _____

When BKTYP := 3, ESPB := N

Instantaneous/Definite-Time Overcurrent Enable Settings

Phase Element Levels (N, 1–6)

E50P := _____

(see Figure 4.1–Figure 4.7)

Make E50N setting when Global setting EGNDISW is set to N.

Neutral Element Levels—Channel IN (N, 1–6)

E50N := _____

(When EGNDISW := Y, E50 := N; see Figure 4.10 and

Figure 4.11)

Ground Element Levels (N, 1–6)
(see *Figure 4.12* and *Figure 4.13*)

E50G := _____

Negative-Sequence Element Levels (N, 1–6)
(see *Figure 4.14* and *Figure 4.15*)

E50Q := _____

Time-Overcurrent Enable Settings

See Table 4.1.

Maximum-Phase Elements (N, 1, 2)

E51P := _____

Single-Phase Elements (N, 1, 2)

E51ABC := _____

Neutral #1 Elements (N, 1, 2)

E51N1 := _____

(When *EGNDSW* = Y, *E51N1* := N)

Neutral #2 Elements (N, 1, 2)

E51N2 := _____

(When *EGNDSW* = Y, *E51N2* := N)

Ground #1 Elements (N, 1, 2)

E51G1 := _____

Ground #2 Elements (N, 1, 2)

E51G2 := _____

Negative-Sequence Elements (N, 1, 2)

E51Q := _____

Voltage-Restrained/Controlled Maximum Phase Inverse-Time Overcurrent Elements (N, R, C)

E51V := _____

Other Enable Settings

Load Encroachment (Y, N)

ELOAD := _____

(When *VSELECT* := OFF, *ELOAD* := N; see *Figure 4.73*)

Directional Elements (Y, AUTO, AUTO2, N)

E32 := _____

(When *VSELECT* := OFF, *E32* := N;
see *Figure 4.76*–*Figure 4.86*)

Voltage Elements (N, VY, VZ, BOTH)
(see *Figure 4.30*–*Figure 4.35*)

EVOLT := _____

Inverse-Time Undervoltage Elements (N, 1–4)
(see *Table 4.17*)

E27I := _____

Inverse-Time Overvoltage Elements (N, 1–4)
(see *Table 4.20*)

E59I := _____

Frequency Elements (N, 1–6, E1–E6)
(When *FSELECT* := OFF, *E81* := N; see *Figure 4.56*)

E81 := _____

Frequency Window Elements (N, VY, VZ, BOTH)
(When *FSELECT* := OFF, *E81W* := N; see *Figure 4.59* and
Figure 4.60)

E81W := _____

Rate-of-Change-of-Frequency (N, 1–4)
(When *FSELECT* := OFF, *E81R* := N; see *Figure 4.61*)

E81R := _____

Fast Rate-of-Change-of-Frequency (Y, N)
(When *FSELECT* := OFF, *E81RF* := N; see *Figure 4.63*)

E81RF := _____

Vector Shift Element (Y, N)
(When *VSELECT* := OFF, *E78VS* := N;
see *Vector Shift Element* on page 4.98)

E78VS := _____

Fault Location (Y, N) (When VSELECT = OFF, EFLOC := N; see <i>Fault Location</i> on page 12.8)	EFLOC := _____
Loss-of-Potential (Y, Y1, N) (When VSELECT = OFF, ELOP := N; see <i>Figure 4.75</i>)	ELOP := _____
Power Element Levels (N, 3P1–3P4) (When VSELECT = OFF, EPWR := N; see <i>Power Elements</i> on page 4.105)	EPWR := _____
Synchronism Check (Y, N) (When FSELECT = OFF, E25 := N; see <i>Figure 4.40</i> and <i>Figure 4.41</i>)	E25 := _____
Generator Source Selection (N, VY, VZ) (When E25 := N, EGSELECT := N and is hidden; see <i>Table 4.22</i> and <i>Table 4.23</i>)	EGSELECT := _____
Autosynchronization (N, DIG) (When EGSLECT := N, E25A := N and is hidden; see <i>Autosynchronization Element</i> on page 4.71)	E25A := _____
Reclosures (N, 1–4) (see <i>Reclosing Relay</i> on page 6.17)	E79 := _____
Switch-On-Fault (Y, N) (see <i>Figure 5.7</i>)	ESOTF := _____
Make EDDSOTF setting when setting ESOTF := Y.	
Switch-On-Fault Disturbance Detector Supervision (Y, N) (when ESOTF := N, EDDSOTF := N; see <i>Figure 5.1</i>)	EDDSOTF := _____
Demand Metering (THM = Thermal, ROL = Rolling) (see <i>Figure 8.4</i>)	EDEM := _____
Voltage Sag/Swell/Interruption (Y, N) (when VSELECT := OFF, ESSI := N; see <i>Figure 4.65</i> , <i>Figure 4.66</i> , and <i>Figure 4.67</i>)	ESSI := _____
High-Impedance Fault Detection (Y, N, T) (Ordering Option) (see <i>High-Impedance Fault Detection (Arc Sense Technology)</i> on page 4.152)	EHIF := _____
Second-Harmonic Blocking (Y, N) (see <i>Figure 4.29</i>)	EHBL2 := _____
Math Variable Settings (N, 1–64) (see <i>Analog Comparators and Checks</i> on page 7.6)	EMV := _____

Line Parameter Settings

See Line Impedance Conversions (Group Settings) on page 9.52 and Line Length (Group Setting) on page 9.51.

Make line parameter settings when Global setting VSELECT ≠ OFF.

Positive-Sequence Line Impedance Magnitude (0.50–2550.00 Ω secondary)	Z1MAG := _____
Positive-Sequence Line Impedance Angle (5.00–90.00 degrees)	Z1ANG := _____
Zero-Sequence Line Impedance Magnitude (0.50–2550.00 Ω secondary)	Z0MAG := _____

Zero-Sequence Line Impedance Angle (5.00–90.00 degrees) **Z0ANG** := _____
 Line Length (0.10–999.00, unitless) **LL** := _____

Phase Instantaneous/Definite-Time Overcurrent Elements

See Figure 4.1 and Figure 4.2.

Number of phase element pickup settings dependent on preceding enable setting E50P := 1-6.

Pickup (OFF, 0.05–20.00 A)	50P1P := _____
	50P2P := _____
	50P3P := _____
	50P4P := _____
	50P5P := _____
	50P6P := _____

Phase Definite-Time Overcurrent Elements

See Figure 4.3-Figure 4.6.

Number of phase element time delay settings dependent on preceding enable setting E50P = 1-6; all four time delay settings are enabled if E50P ≥ 4.

Time Delay (0.00–16000.00 cycles in 0.25-cycle steps)	50P1D := _____
	50P2D := _____
	50P3D := _____
	50P4D := _____

Phase Definite-Time Overcurrent Element Torque-Control SELogic Equations

See Figure 4.3-Figure 4.6.

Number of levels of phase element torque-control settings dependent on preceding enable setting E50P := 1-6; all four levels of torque-control settings are enabled if E50P > 4.

Torque-control equations cannot be set directly to logical 0 or NA.

Level 1—Maximum Phase

50P1TC := _____

Level 1—A-Phase

50A1TC := _____

Level 1—B-Phase

50B1TC := _____

Level 1—C-Phase

50C1TC := _____

Level 2—Maximum Phase

50P2TC := _____

Level 2—A-Phase

50A2TC := _____

Level 2—B-Phase

50B2TC := _____

Level 2—C-Phase

50C2TC := _____

Level 3—Maximum Phase

50P3TC := _____

Level 3—A-Phase

50A3TC := _____

Level 3—B-Phase

50B3TC := _____

Level 3—C-Phase

50C3TC := _____

Level 4—Maximum Phase

50P4TC := _____

Level 4—A-Phase

50A4TC := _____

Level 4—B-Phase

50B4TC := _____

Level 4—C-Phase

50C4TC := _____

Neutral Instantaneous/Definite-Time Overcurrent Elements—Channel IN

See Figure 4.10 and Figure 4.11.

Number of neutral element pickup settings dependent on preceding enable setting E50N := 1-6.

Pickup (OFF, 0.005–2.500 A)

50N1P := _____**50N2P** := _____**50N3P** := _____**50N4P** := _____**50N5P** := _____**50N6P** := _____

Neutral Definite-Time Overcurrent Elements

See Figure 4.10.

Number of neutral element time delay settings dependent on preceding enable setting E50N := 1-6; all four time delay settings are enabled if E50N ≥ 4.

Time Delay (0.00–16000.00 cycles in 0.25-cycle steps)

50N1D := _____**50N2D** := _____**50N3D** := _____**50N4D** := _____

Neutral Definite-Time Overcurrent Element Torque-Control SELogic Equations

See Figure 4.10.

Number of neutral element torque-control settings dependent on preceding enable setting E50N := 1-6; all four torque-control settings are enabled if E50N > 4.

Torque-control equations cannot be set directly to logical 0 or NA.

Level 1

50N1TC := _____

Level 2

50N2TC := _____

Level 3

50N3TC := _____

Level 4

50N4TC := _____

Ground Instantaneous/Definite-Time Overcurrent Elements

See Figure 4.12 and Figure 4.13.

Number of ground element pickup settings dependent on preceding enable setting E50G := 1-6.

Pickup	50G1P	:= _____
OFF, 0.005–20.000 A	50G2P	:= _____
on channel IN base (see Note), when Global setting EGNDSW := Y and relay setting CTR = CTRN	50G3P	:= _____
0.005 – [20 • (CTR/CTRN)] A	50G4P	:= _____
on channel IN base, when Global setting EGNDSW := Y and relay setting CTR ≠ CTRN	50G5P	:= _____
0.010–20.000 A	50G6P	:= _____
on IA, IB, IC base, when Global setting EGNDSW := N		

NOTE: In the case where EGNDSW := Y and CTR = CTRN, there is no difference between the IN current base and the IA, IB, IC current base. This is the standard configuration for the SEL-651R-2, because the factory-default wiring includes a wired residual connection to the IN channel.

Ground Definite-Time Overcurrent Elements

See Figure 4.12.

Number of ground element time delay settings dependent on preceding enable setting E50G := 1-6; all four time delay settings are enabled if E50G ≥ 4.

Time Delay (0.00–16000.00 cycles in 0.25-cycle steps)	50G1D	:= _____
	50G2D	:= _____
	50G3D	:= _____
	50G4D	:= _____

Ground Definite-Time Overcurrent Element Torque-Control SELogic Equations

See Figure 4.12.

Number of ground element torque-control settings dependent on preceding enable setting E50G := 1-6; all four torque-control settings are enabled if E50G > 4.

Torque-control equations cannot be set directly to logical 0 or NA.

Level 1

50G1TC := _____

Level 2

50G2TC := _____

Level 3

50G3TC := _____

Level 4

50G4TC := _____

Negative-Sequence Instantaneous/Definite-Time Overcurrent Elements

See Figure 4.14 and Figure 4.15.*

Number of negative-sequence element time delay settings dependent on preceding enable setting E50Q := 1-6.

* **IMPORTANT:** See Setting Negative-Sequence Time-Overcurrent Elements on page 4.146 for information.

Pickup (OFF, 0.05–20.00 A)

50Q1P := _____
50Q2P := _____
50Q3P := _____
50Q4P := _____
50Q5P := _____
50Q6P := _____

Negative-Sequence Definite-Time Overcurrent Elements

See Figure 4.14.*

Number of negative-sequence element time delay settings dependent on preceding enable setting E50Q := 1-6; all four time delay settings are enabled if E50Q ≥ 4.

* **IMPORTANT:** See Setting Negative-Sequence Time-Overcurrent Elements on page 4.146 for information.

Time Delay (0.00–16000.00 cycles in 0.25-cycle steps)

50Q1D := _____
50Q2D := _____
50Q3D := _____
50Q4D := _____

Negative-Sequence Definite-Time Overcurrent Element Torque-Control SELOGIC Equations

See Figure 4.14.

Number of negative-sequence element torque-control settings dependent on preceding enable setting E50Q := 1–6; all four torque-control settings are enabled if E50Q > 4.

Torque-control equations cannot be set directly to logical 0 or NA.

Level 1

50Q1TC := _____

Level 2

50Q2TC := _____

Level 3

50Q3TC := _____

Level 4

50Q4TC := _____

Maximum-Phase Time-Overcurrent Element J

See Figure 4.16.

Make the following settings if preceding enable setting E51P := 1 or 2.

Pickup (OFF, 0.05–3.20 A)

51PJP := _____

Curve (U1–U5, C1–C5, recloser curves)

51PJC := _____

See Figure 9.1–Figure 9.20

Time-Dial

51PJTD := _____

0.50–15.00 for curves U1–U5

0.05–1.00 for curves C1–C5

0.10–30.00 for recloser curves

Electromechanical Reset (Y, N)

51PJRS := _____

Applicable only to curves U1–U5, C1–C5

Constant Time Adder (0.00–60.00 cycles)

51PJCT := _____

Minimum Response (0.00–60.00 cycles)

51PJMR := _____

Maximum-Phase Time-Overcurrent Element K

See Figure 4.16.

Make the following settings if preceding enable setting E51P := 2.

Pickup (OFF, 0.05–3.20 A)

51PKP := _____

Curve (U1–U5, C1–C5, recloser curves)

51PKC := _____

See Figure 9.1–Figure 9.20

Time-Dial

51PKTD := _____

0.50–15.00 for curves U1–U5

0.05–1.00 for curves C1–C5

0.10–30.0 for recloser curves

Electromechanical Reset (Y, N) <i>Applicable only to curves U1–U5, C1–C5</i>	51PKRS := _____
Constant time adder (0.00–60.00 cycles)	51PKCT := _____
Minimum Response (0.00–60.00 cycles)	51PKMR := _____

Maximum-Phase Time-Overcurrent Element SELogic Settings

See Figure 4.16.

Make 51PTC setting when preceding enable setting E51P := 1 or 2.

51P Torque Control (SELOGIC Equation)

Cannot be set directly to logical 0 or NA

51PTC := _____

Make 51PSW setting when preceding enable setting E51P := 2.

51P J/K Selection (SELOGIC Equation)

Cannot be set to NA

51PSW := _____

A-Phase Time-Overcurrent Element J

See Figure 4.17.

Make the following settings if preceding enable setting E51ABC := 1 or 2.

Pickup (OFF, 0.05–3.20 A) **51AJP** := _____

Curve (U1–U5, C1–C5, recloser curves) **51AJC** := _____
See Figure 9.1–Figure 9.20

Time-Dial
0.50–15.00 for curves U1–U5
0.05–1.00 for curves C1–C5
0.10–30.00 for recloser curves

Electromechanical Reset (Y, N) **51AJRS** := _____
Applicable only to curves U1–U5, C1–C5

Constant Time Adder (0.00–60.00 cycles) **51AJCT** := _____

Minimum Response (0.00–60.00 cycles) **51AJMR** := _____

A-Phase Time-Overcurrent Element K

See Figure 4.17.

Make the following settings if preceding enable setting E51ABC := 2.

Pickup (OFF, 0.05–3.20 A) **51AKP** := _____

Curve (U1–U5, C1–C5, recloser curves) **51AKC** := _____
See Figure 9.1–Figure 9.20

Time-Dial
0.50–15.00 for curves U1–U5
0.05–1.00 for curves C1–C5
0.10–30.00 for recloser curves

Electromechanical Reset (Y, N) <i>Applicable only to curves U1–U5, C1–C5</i>	51AKRS := _____
Constant time adder (0.00–60.00 cycles)	51AKCT := _____
Minimum Response (0.00–60.00 cycles)	51AKMR := _____

A-Phase Time-Overcurrent Element SELogic Settings

See Figure 4.17.

Make 51ATC setting when preceding enable setting E51ABC := 1 or 2.

51A Torque Control (SELOGIC Equation)

Cannot be set directly to logical 0 or NA

51ATC := _____

Make 51ASW setting when preceding enable setting E51ABC := 2.

51A J/K Selection (SELOGIC Equation)

Cannot be set to NA

51ASW := _____

B-Phase Time-Overcurrent Element J

See Figure 4.18.

Make the following settings if preceding enable setting E51ABC := 1 or 2.

Pickup (OFF, 0.05–3.20 A)

51BJP := _____

Curve (U1–U5, C1–C5, recloser curves)

51BJC := _____

See Figure 9.1–Figure 9.20

Time-Dial

51BJTD := _____

0.50–15.00 for curves U1–U5

0.05–1.00 for curves C1–C5

0.10–30.00 for recloser curves

Electromechanical Reset (Y, N)

51BJRS := _____

Applicable only to curves U1–U5, C1–C5

Constant Time Adder (0.00–60.00 cycles)

51BJCT := _____

Minimum Response (0.00–60.00 cycles)

51BJMR := _____

B-Phase Time-Overcurrent Element K

See Figure 4.18.

Make the following settings if preceding enable setting E51ABC := 2.

Pickup (OFF, 0.05–3.20 A)

51BKP := _____

Curve (U1–U5, C1–C5, recloser curves)

51BKC := _____

See Figure 9.1–Figure 9.20

Time-Dial

51BKTD := _____

0.50–15.00 for curves U1–U5

0.05–1.00 for curves C1–C5

0.10–30.00 for recloser curves

Electromechanical Reset (Y, N) <i>Applicable only to curves U1–U5, C1–C5</i>	51BKRS := _____
Constant Time Adder (0.00–60.00 cycles)	51BKCT := _____
Minimum Response (0.00–60.00 cycles)	51BKMR := _____

B-Phase Time-Overcurrent Element SELogic Settings

See Figure 4.18.

Make 51BTC setting when preceding enable setting E51ABC := 1 or 2.

51B Torque Control (SELOGIC Equation)

Cannot be set directly to logical 0 or NA

51BTC := _____

Make 51BSW setting when preceding enable setting E51ABC := 2.

51B J/K Selection (SELOGIC Equation)

Cannot be set to NA

51BSW := _____

C-Phase Time-Overcurrent Element J

See Figure 4.19.

Make the following settings if preceding enable setting E51ABC := 1 or 2.

Pickup (OFF, 0.05–3.20 A) **51CJP** := _____

Curve (U1–U5, C1–C5, recloser curves) **51CJC** := _____
See Figure 9.1–Figure 9.20

Time-Dial
0.50–15.00 for curves U1–U5
0.05–1.00 for curves C1–C5
0.10–30.00 for recloser curves

Electromechanical Reset (Y, N) **51CJRS** := _____
Applicable only to curves U1–U5, C1–C5

Constant time adder (0.00–60.00 cycles) **51CJCT** := _____

Minimum Response (0.00–60.00 cycles) **51CJMR** := _____

C-Phase Time-Overcurrent Element K

See Figure 4.19.

Make the following settings if preceding enable setting E51ABC := 2.

Pickup (OFF, 0.05–3.20 A) **51CKP** := _____

Curve (U1–U5, C1–C5, recloser curves) **51CKC** := _____
See Figure 9.1–Figure 9.20

Time-Dial
0.50–15.00 for curves U1–U5
0.05–1.00 for curves C1–C5
0.10–30.00 for recloser curves

Electromechanical Reset (Y, N) <i>Applicable only to curves U1–U5, C1–C5</i>	51CKRS := _____
Constant Time Adder (0.00–60.00 cycles)	51CKCT := _____
Minimum Response (0.00–60.00 cycles)	51CKMR := _____

C-Phase Time-Overcurrent Element SELogic Settings

See Figure 4.19.

Make 51CPTC setting when preceding enable setting E51ABC := 1 or 2.

51C Torque Control (SELOGIC Equation)

Cannot be set directly to logical 0 or NA

51CTC := _____

Make 51CSW setting when preceding enable setting E51ABC := 2.

51C J/K Selection (SELOGIC Equation)

Cannot be set to NA

51CSW := _____

Neutral Time-Overcurrent Element #1–J

See Figure 4.20.

Make the following settings if preceding enable setting E51N1 := 1 or 2.

Pickup (OFF, 0.005–0.64 A)

51N1JP := _____

Curve (U1–U5, C1–C5, recloser curves)

51N1JC := _____

See Figure 9.1–Figure 9.20

Time-Dial

51N1JTD := _____

0.50–15.00 for curves U1–U5

0.05–1.00 for curves C1–C5

0.10–30.00 for recloser curves

Electromechanical Reset (Y, N)

51N1JRS := _____

Applicable only to curves U1–U5, C1–C5

Constant Time Adder (0.00–60.00 cycles)

51N1JCT := _____

Minimum Response (0.00–60.00 cycles)

51N1JMR := _____

Neutral Time-Overcurrent Element #1–K

See Figure 4.20.

Make the following settings if preceding enable setting E51N1 := 2.

Pickup (OFF, 0.005–0.64 A)

51N1KP := _____

Curve (U1–U5, C1–C5, recloser curves)

51N1KC := _____

See Figure 9.1–Figure 9.20

Time-Dial

51N1KTD := _____

0.50–15.00 for curves U1–U5

0.05–1.00 for curves C1–C5

0.10–30.00 for recloser curves

Electromechanical Reset (Y, N)

51N1KRS := _____

Applicable only to curves U1–U5, C1–C5

Constant Time Adder (0.00–60.00 cycles)	51N1KCT := _____
Minimum Response (0.00–60.00 cycles)	51N1KMR := _____

Neutral Time-Overcurrent Element #1 SELOGIC Settings

See Figure 4.20.

Make 51N1TC setting when preceding enable setting E51N1 := 1 or 2.

51N1 Torque Control (SELOGIC Equation)

Cannot be set directly to logical 0 or NA

51N1TC := _____

Make 51N1SW setting when preceding enable setting E51N1 := 2.

51N1 J/K Selection (SELOGIC Equation)

Cannot be set to NA

51N1SW := _____

Neutral Time-Overcurrent Element #2-J

See Figure 4.21.

Make the following settings if preceding enable setting E51N2 := 1 or 2.

Pickup (OFF, 0.005–0.64 A)

51N2JP := _____

Curve (U1–U5, C1–C5, recloser curves)

51N2JC := _____

See Figure 9.1–Figure 9.20

Time-Dial

51N2JTD := _____

0.50–15.00 for curves U1–U5

0.05–1.00 for curves C1–C5

0.10–30.00 for recloser curves

Electromechanical Reset (Y, N)

51N2JRS := _____

Applicable only to curves U1–U5, C1–C5

Constant Time Adder (0.00–60.00 cycles)

51N2JCT := _____

Minimum Response (0.00–60.00 cycles)

51N2JMR := _____

Neutral Time-Overcurrent Element #2-K

See Figure 4.21.

Make the following settings if preceding enable setting E51N2 := 2.

Pickup (OFF, 0.005–0.64 A)

51N2KP := _____

Curve (U1–U5, C1–C5, recloser curves)

51N2KC := _____

See Figure 9.1–Figure 9.20

Time-Dial

51N2KTD := _____

0.50–15.00 for curves U1–U5

0.05–1.00 for curves C1–C5

0.10–30.00 for recloser curves

Electromechanical Reset (Y, N)

51N2KRS := _____

Applicable only to curves U1–U5, C1–C5

Constant Time Adder (0.00–60.00 cycles)	51N2KCT := _____
Minimum Response (0.00–60.00 cycles)	51N2KMR := _____

Neutral Time-Overcurrent Element #2 SELogic Settings

See Figure 4.21.

Make 51N2TC setting when preceding enable setting E51N2 := 1 or 2.

51N2 Torque Control (SELogic Equation)

Cannot be set directly to logical 0 or NA

51N2TC := _____

Make 51N2SW setting when preceding enable setting E51N2 := 2.

51N2 J/K Selection (SELogic Equation)

Cannot be set to NA

51N2SW := _____

Ground Time-Overcurrent Element #1–J

See Figure 4.22.

Make the following settings if preceding enable setting E51G1 := 1 or 2.

Pickup **51G1JP** := _____

OFF, 0.005–3.200 A

on channel IN base (see Note), when Global setting EGNDSW := Y and relay setting CTR = CTRN

OFF, 0.005–[3.2 • (CTR/CTRN)] A

on channel IN base, when Global setting EGNDSW := Y and relay setting CTR ≠ CTRN

OFF, 0.020–3.200 A

on IA, IB, IC base, when Global setting EGNDSW := N

NOTE: In the case where EGNDSW := Y and CTR = CTRN, there is no difference between the IN current base and the IA, IB, IC current base. This is the standard configuration for the SEL-651R-2, because the factory-default wiring includes a wired residual connection to the IN channel.

Curve (U1–U5, C1–C5, recloser curves) **51G1JC** := _____

See Figure 9.1–Figure 9.20

Time-Dial **51G1JTD** := _____

0.50–15.00 for curves U1–U5

0.05–1.00 for curves C1–C5

0.10–30.00 for recloser curves

Electromechanical Reset (Y, N) **51G1JRS** := _____

Applicable only to curves U1–U5, C1–C5

Constant Time Adder (0.00–60.00 cycles) **51G1JCT** := _____

Minimum Response (0.00–60.00 cycles) **51G1JMR** := _____

Ground Time-Overcurrent Element #1-K

See Figure 4.22.

Make the following settings if preceding enable setting E51G1 := 2.

Pickup **51G1KP** := _____

OFF, 0.005–3.200 A

on channel IN base (see Note), when Global setting EGND SW := Y and relay setting CTR = CTRN

OFF, 0.005–[3.2 • (CTR/CTRN)] A

on channel IN base, when Global setting EGND SW := Y and relay setting CTR ≠ CTRN

OFF, 0.020–3.200 A

on IA, IB, IC base, when Global setting EGND SW := N

NOTE: In the case where EGND SW := Y and CTR = CTRN, there is no difference between the IN current base and the IA, IB, IC current base. This is the standard configuration for the SEL-651R-2, because the factory-default wiring includes a wired residual connection to the IN channel.

Curve (U1–U5, C1–C5, recloser curves) **51G1KC** := _____

See Figure 9.1–Figure 9.20

Time-Dial **51G1KTD** := _____

0.50–15.00 for curves U1–U5

0.05–1.00 for curves C1–C5

0.10–30.00 for recloser curves

Electromechanical Reset (Y, N) **51G1KRS** := _____

Applicable only to curves U1–U5, C1–C5

Constant Time Adder (0.00–60.00 cycles) **51G1KCT** := _____

Minimum Response (0.00–60.00 cycles) **51G1KMR** := _____

Ground Time-Overcurrent Element #1 SELOGIC Settings

See Figure 4.22.

Make 51G1TC setting when preceding enable setting E51G1 := 1 or 2.

51G1 Torque Control (SELOGIC Equation)

Cannot be set directly to logical 0 or NA

51G1TC := _____

Make 51G1SW setting when preceding enable setting E51G1 := 2.

51G1 J/K Selection (SELOGIC Equation)

Cannot be set to NA

51G1SW := _____

Ground Time-Overcurrent Element #2-J

See Figure 4.23.

Make the following settings if preceding enable setting E51G2 := 1 or 2.

Pickup **51G2JP** := _____

OFF, 0.005–3.200 A

on channel IN base (see Note), when Global setting EGNDSW := Y and relay setting CTR = CTRN

OFF, 0.005 – [3.2 • (CTR/CTRN)] A

on channel IN base, when Global setting EGNDSW := Y and relay setting CTR ≠ CTRN

OFF, 0.020–3.200 A

on IA, IB, IC base, when Global setting EGNDSW := N

NOTE: In the case where EGNDSW := Y and CTR = CTRN, there is no difference between the IN current base and the IA, IB, IC current base. This is the standard configuration for the SEL-651R-2, because the factory-default wiring includes a wired residual connection to the IN channel.

Curve (U1–U5, C1–C5, recloser curves) **51G2JC** := _____
See Figure 9.1–Figure 9.20

Time-Dial **51G2JTD** := _____
0.50–15.00 for curves U1–U5
0.05–1.00 for curves C1–C5
0.10–30.00 for recloser curves

Electromechanical Reset (Y, N) **51G2JRS** := _____
Applicable only to curves U1–U5, C1–C5

Constant Time Adder (0.00–60.00 cycles) **51G2JCT** := _____

Minimum Response (0.00–60.00 cycles) **51G2JMR** := _____

Ground Time-Overcurrent Element #2-K

See Figure 4.23.

Make the following settings if preceding enable setting E51G2 := 2.

Pickup **51G2KP** := _____

OFF, 0.005–3.200 A

on channel IN base (see Note), when Global setting EGNDSW := Y and relay setting CTR = CTRN

OFF, 0.005–[3.2 • (CTR/CTRN)] A

on channel IN base, when Global setting EGNDSW := Y and relay setting CTR ≠ CTRN

OFF, 0.020–3.200 A

on IA, IB, IC base, when Global setting EGNDSW := N

NOTE: In the case where EGNDSW := Y and CTR = CTRN, there is no difference between the IN current base and the IA, IB, IC current base. This is the standard configuration for the SEL-651R-2, because the factory-default wiring includes a wired residual connection to the IN channel.

Curve (U1–U5, C1–C5, recloser curves) **51G2KC** := _____
See Figure 9.1–Figure 9.20

Time-Dial **51G2KTD** := _____
0.50–15.00 for curves U1–U5
0.05–1.00 for curves C1–C5
0.10–30.00 for recloser curves

Electromechanical Reset (Y, N) <i>Applicable only to curves U1–U5, C1–C5</i>	51G2KRS := _____
Constant Time Adder (0.00–60.00 cycles)	51G2KCT := _____
Minimum Response (0.00–60.00 cycles)	51G2KMR := _____

Ground Time-Overcurrent Element #2 SELogic Settings

See Figure 4.23.

Make 51G2TC setting when preceding enable setting E51G2 := 1 or 2.

51G2 Torque Control (SELogic Equation)

Cannot be set directly to logical 0 or NA

51G2TC := _____

Make 51G2SW setting when preceding enable setting E51G2 := 2.

51G2 J/K Selection (SELogic Equation)

Cannot be set to NA

51G2SW := _____

Negative-Sequence Time-Overcurrent Element J

See Figure 4.24.¹

Make the following settings if preceding enable setting E51Q := 1 or 2.

Pickup (OFF, 0.05–3.20 A) **51QJP** := _____

Curve (U1–U5, C1–C5, recloser curves) **51QJC** := _____
See Figure 9.1–Figure 9.20

Time-Dial
0.50–15.00 for curves U1–U5
0.05–1.00 for curves C1–C5
0.10–30.00 for recloser curves

Electromechanical Reset (Y, N) **51QJRS** := _____
Applicable only to curves U1–U5, C1–C5

Constant Time Adder (0.00–60.00 cycles) **51QJCT** := _____

Minimum Response (0.00–60.00 cycles) **51QJMR** := _____

Negative-Sequence Time-Overcurrent Element K

See Figure 4.24.¹

Make the following settings if preceding enable setting E51Q := 2.

Pickup (OFF, 0.05–3.20 A) **51QKP** := _____

Curve (U1–U5, C1–C5, recloser curves) **51QKC** := _____
See Figure 9.1–Figure 9.20

Time-Dial
0.50–15.00 for curves U1–U5
0.05–1.00 for curves C1–C5
0.10–30.00 for recloser curves

¹ **IMPORTANT:** See Setting Negative-Sequence Time-Overcurrent Elements on page 4.146 for information on setting negative-sequence overcurrent elements.

Electromechanical Reset (Y, N) <i>Applicable only to curves U1–U5, C1–C5</i>	51QKRS := _____
Constant Time Adder (0.00–60.00 cycles)	51QKCT := _____
Minimum Response (0.00–60.00 cycles)	51QKMR := _____

Negative-Sequence Time-Overcurrent SELogic Settings

See Figure 4.24.

Make 51QTC setting when preceding enable setting E51Q := 1 or 2.

51Q Torque Control (SELOGIC Equation)
Cannot be set directly to logical 0 or NA

51QTC := _____

Make 51QSW setting when preceding enable setting E51Q := 2.

51Q J/K Selection (SELOGIC Equation)
Cannot be set to NA

51QSW := _____

Voltage-Restrained Maximum Phase Inverse-Time Overcurrent Elements

See Figure 4.27.

Make the following settings if preceding enable setting E51V := R.

Pickup (OFF, 0.05–3.20 A)	51VRP := _____
Curve (U1–U5, C1–C5) (see Figure 9.1–Figure 9.20)	51VRC := _____
Time-Dial 0.50–15.00 for curves U1–U5 0.05–1.00 for curves C1–C5	51VRTD := _____
Electromechanical Reset (Y, N)	51VRRS := _____
Constant time adder (0.00–60.00 cycles)	51VCCT := _____
Minimum Response (0.00–60.00 cycles)	51VRMR := _____

Voltage-Controlled Maximum Phase Inverse-Time Overcurrent Elements

See Figure 4.25.

Make the following settings if preceding enable setting E51V := C.

Pickup (OFF, 0.05–3.20 A)	51VCP := _____
Curve (U1–U5, C1–C5) (see Figure 9.1–Figure 9.20)	51VCC := _____
Time-Dial 0.50–15.00 for curves U1–U5 0.05–1.00 for curves C1–C5	51VCTD := _____
Electromechanical Reset (Y, N)	51VCRS := _____
Constant time adder (0.00–60.00 cycles)	51VCCT := _____

Minimum Response (0.00–60.00 cycles)	51VCMR := _____
Undervoltage Pickup (1.00–300 V)	51V27P := _____

Voltage-Restrained/Controlled Maximum Phase Inverse-Time Overcurrent Elements SELOGIC Settings

Make 51VRTC setting when preceding enable setting E51V := R.

51VR Torque Control (SELOGIC Equation)

Cannot be set directly to logical 0 or NA

51VRTC := _____

Make 51VCTC setting when preceding enable setting E51V := C.

51VC Torque Control (SELOGIC Equation)

Cannot be set directly to logical 0 or NA

51VCTC := _____

Load-Encroachment Elements

See Figure 4.73.

Make the following settings if preceding enable setting ELOAD := Y.

Forward Load Impedance (0.50–640.00 Ω secondary)
(see *Line Impedance Conversions (Group Settings) on page 9.52*)

ZLF := _____

Reverse Load Impedance (0.50–640.00 Ω secondary)
(see *Line Impedance Conversions (Group Settings) on page 9.52*)

ZLR := _____

Positive Forward Load Angle (-90.00° to +90.00°)

PLAF := _____

Negative Forward Load Angle (-90.00° to +90.00°)

NLAF := _____

Positive Reverse Load Angle (+90.00° to +270.00°)

PLAR := _____

Negative Reverse Load Angle (+90.00° to +270.00°)

NLAR := _____

Directional Elements

See Figure 4.76–Figure 4.86.

Make the following settings if preceding enable setting E32 := Y, AUTO, or AUTO2.

Ground directional element priority
(combination of Q and V, or OFF)

ORDER := _____

Three-phase threshold for phase directional element
(0.10–2.00 A secondary)

50P32P := _____

(When ELOAD := Y, 50P32P is hidden; see Figure 4.85)

If E32 := AUTO or AUTO2, following settings Z2F, Z2R, 50QFP, 50QRP, a2 and k2 are made automatically—see Directional Control Settings on page 4.130.

Forward directional Z2 threshold
(-640.00 to +640.00 Ω secondary)

Z2F := _____

Reverse directional Z2 threshold
(-640.00 to +640.00 Ω secondary)

Z2R := _____

Forward directional negative-sequence current pickup (0.05–1.00 A secondary)	50QFP	:= _____
Reverse directional negative-sequence current pickup (0.05–1.00 A secondary)	50QRP	:= _____
Positive-sequence current restraint factor, I_2/I_1 (0.02–0.50, unitless)	a2	:= _____
Zero-sequence current restraint factor, I_2/I_0 (0.10–1.20, unitless)	k2	:= _____
If setting ORDER does not contain V, then following settings 50GFP, 50GRP, a0G, Z0F, Z0R, ZOMTA, and E32IV are hidden. If E32 := AUTO or AUTO2, then following settings 50GFP, 50GRP, a0G, Z0F, Z0R, and ZOMTA are made automatically—see Directional Control Settings on page 4.130.		
Forward directional ground current pickup	50GFP	:= _____
Reverse directional ground current pickup	50GRP	:= _____
0.005–1.00 A secondary on channel IN base, when Global setting EGND SW := Y and group setting CTR = CTRN		
0.005– [1.00 • (CTR/CTRN)] A secondary on channel IN base, when Global setting EGND SW := Y and group setting CTR ≠ CTRN		
0.010–1.00 A secondary on IA, IB, IC base, when Global setting EGND SW := N		
Positive-sequence current restraint factor, I_0/I_1 (0.001–0.500, unitless)	a0G	:= _____
Forward directional Z0 threshold (–640.00 to +640.00 Ω secondary)	Z0F	:= _____
Reverse directional Z0 threshold (–640.00 to +640.00 Ω secondary)	Z0R	:= _____
Make setting ZOMTA if E32 := Y and ORDER contains V.		
Zero-Sequence Maximum Torque Angle (–90.00 to –5.00 degrees and 5.00 to 90.00 degrees)	Z0MTA	:= _____
Enable for zero-sequence voltage-polarized directional elements (SELOGIC Equation)	E32IV	:= _____

VY-Terminal Voltage Elements

See Figure 4.30, Figure 4.31, and Figure 4.32.

Make the following settings if preceding enable setting EVOLT := VY or BOTH.

See Table 9.17 and accompanying text for proper VY-terminal voltage elements settings adjustments when LEA inputs are used.

Phase Undervoltage Pickup (OFF, 1.00–300.00 V secondary)	27YP1P	:= _____
Phase Undervoltage Pickup (OFF, 1.00–300.00 V secondary)	27YP2P	:= _____
Phase Undervoltage Pickup (OFF, 1.00–300.00 V secondary)	27YP3P	:= _____
Phase Undervoltage Pickup (OFF, 1.00–300.00 V secondary)	27YP4P	:= _____
Phase-to-Phase Undervoltage Pickup (OFF, 1.76–520.00 V secondary)	27YPP1P	:= _____

Phase Overvoltage Pickup (OFF, 1.00–300.00 V secondary)	59YP1P	:= _____
Phase Overvoltage Pickup (OFF, 1.00–300.00 V secondary)	59YP2P	:= _____
Phase Overvoltage Pickup (OFF, 1.00–300.00 V secondary)	59YP3P	:= _____
Phase Overvoltage Pickup (OFF, 1.00–300.00 V secondary)	59YP4P	:= _____
Phase-to-Phase Overvoltage Pickup (OFF, 1.76–520.00 V secondary)	59YPP1P	:= _____
Zero-Sequence (3V0) Overvoltage Pickup (OFF, 2.00–300.00 V secondary)	59YN1P	:= _____
Zero-Sequence (3V0) Overvoltage Pickup (OFF, 2.00–300.00 V secondary)	59YN2P	:= _____
Negative-Sequence (V2) Overvoltage Pickup (OFF, 2.00–300.00 V secondary)	59YQ1P	:= _____
Positive-Sequence (V1) Overvoltage Pickup (OFF, 2.00–300.00 V secondary)	59YV1P	:= _____

VZ-Terminal Voltage Elements

See Figure 4.33, Figure 4.34, and Figure 4.35.

Make the following settings if preceding enable setting EVOLT := VZ or BOTH.

See Table 9.17 and accompanying text for proper VZ-terminal voltage elements settings adjustments when LEA inputs are used.

Phase Undervoltage Pickup (OFF, 1.00–300.00 V secondary)	27ZP1P	:= _____
Phase Undervoltage Pickup (OFF, 1.00–300.00 V secondary)	27ZP2P	:= _____
Phase Undervoltage Pickup (OFF, 1.00–300.00 V secondary)	27ZP3P	:= _____
Phase Undervoltage Pickup (OFF, 1.00–300.00 V secondary)	27ZP4P	:= _____
Phase-to-Phase Undervoltage Pickup (OFF, 1.76–520.00 V secondary)	27ZPP1P	:= _____
Phase Overvoltage Pickup (OFF, 1.00–300.00 V secondary)	59ZP1P	:= _____
Phase Overvoltage Pickup (OFF, 1.00–300.00 V secondary)	59ZP2P	:= _____
Phase Overvoltage Pickup (OFF, 1.00–300.00 V secondary)	59ZP3P	:= _____
Phase Overvoltage Pickup (OFF, 1.00–300.00 V secondary)	59ZP4P	:= _____
Phase-to-Phase Overvoltage Pickup (OFF, 1.76–520.00 V secondary)	59ZPP1P	:= _____
Zero-Sequence (3V0) Overvoltage Pickup (OFF, 2.00–300.00 V secondary)	59ZN1P	:= _____
Zero-Sequence (3V0) Overvoltage Pickup (OFF, 2.00–300.00 V secondary)	59ZN2P	:= _____
Negative-Sequence (V2) Overvoltage Pickup (OFF, 2.00–300.00 V secondary)	59ZQ1P	:= _____
Positive-Sequence (V1) Overvoltage Pickup (OFF, 2.00–300.00 V secondary)	59ZV1P	:= _____

Inverse-Time Undervoltage Element Operating Quantities

See Figure 4.36.

Number of inverse-time undervoltage element operating quantities settings dependent on preceding enable setting E27I := 1-4; all four operating quantities settings are enabled if E27I = 4.

Operating Quantity (MAXLL, MAXLN, VA, VB, VC, VAB, VBC, VCA, 3V1, 3V2, 3V0)	27I1OQ := _____
	27I2OQ := _____
	27I3OQ := _____
	27I4OQ := _____

Inverse-Time Undervoltage Element Pickup

See Figure 4.36.

Number of inverse-time undervoltage element pickup settings dependent on preceding enable setting E27I := 1-4; all four pickup settings are enabled if E27I = 4.

Pickup OFF, 1.00–300.00 V for operating quantity MAXLN, VA, VB, VC, 3V1, 3V2, 3V0	27I1P := _____
	27I2P := _____
	27I3P := _____
	27I4P := _____

Inverse-Time Undervoltage Element Curve Selection

See Figure 4.36.

Number of inverse-time undervoltage element curve selection settings dependent on preceding enable setting E27I := 1-4; all four curve selection settings are enabled if E27I = 4.

Curve Selection (COEFF, CURVEA, CURVEB)	27I1CRV := _____
	27I2CRV := _____
	27I3CRV := _____
	27I4CRV := _____
Curve Coefficient A (0.00–3.00) (When 27InCRV := CURVEA, 27InCFA := 1.00) (When 27InCRV := CURVEB, 27InCFA := 0.98) $n = 1, 2, 3, or 4$	27I1CFA := _____
	27I2CFA := _____
	27I3CFA := _____
	27I4CFA := _____
Curve Coefficient B (0.00–3.00) (When 27InCRV := CURVEA, 27InCFA := 0.00) (When 27InCRV := CURVEB, 27InCFA := 1.28) $n = 1, 2, 3, or 4$	27I1CFB := _____
	27I2CFB := _____
	27I3CFB := _____
	27I4CFB := _____

Curve Coefficient C (0.010–3.000) (When 27InCRV := CURVEA, 27InCFA := 1.000) (When 27InCRV := CURVEB, 27InCFA := 2.171) $n = 1, 2, 3, \text{ or } 4$	27I1CFC := _____
	27I2CFC := _____
	27I3CFC := _____
	27I4CFC := _____

Inverse-Time Undervoltage Element Time-Dial

See Figure 4.36.

Number of inverse-time undervoltage element time-dial settings dependent on preceding enable setting E27I := 1-4; all four time-dial settings are enabled if E27I = 4.

Time-Dial (0.00–16.00)	27I1TD := _____
	27I2TD := _____
	27I3TD := _____
	27I4TD := _____

Inverse-Time Undervoltage Element Time to Reset

See Figure 4.36.

Number of inverse-time undervoltage element time to reset settings dependent on preceding enable setting E27I := 1-4; all four time to reset settings are enabled if E27I = 4.

Time to Reset (0.00–1.00 seconds)	27I1TTR := _____
	27I2TTR := _____
	27I3TTR := _____
	27I4TTR := _____

Inverse-Time Undervoltage Element Torque-Control SELogic Equations

See Figure 4.36.

Number of inverse-time undervoltage element torque-control settings dependent on preceding enable setting E27I := 1-4; all four torque-control settings are enabled if E27I = 4.

Torque-control equations cannot be set directly to logical 0 or NA.

Level 1	27I1TC := _____
Level 2	27I2TC := _____
Level 3	27I3TC := _____
Level 4	27I4TC := _____

Inverse-Time Overvoltage Element Operating Quantities

See Figure 4.36.

Number of inverse-time overvoltage element operating quantities settings dependent on preceding enable setting E59I := 1-4; all four operating quantities settings are enabled if E59I = 4.

Operating Quantity (MAXLL, MAXLN, VA, VB, VC, VAB, VBC, VCA, 3V1, 3V2, 3V0)	59I1OQ := _____
	59I2OQ := _____
	59I3OQ := _____
	59I4OQ := _____

Inverse-Time Overvoltage Element Pickup

See Figure 4.36.

Number of inverse-time overvoltage element pickup settings dependent on preceding enable setting E59I := 1-4; all four pickup settings are enabled if E59I = 4.

Pickup OFF, 1.00–300.00 V for operating quantity MAXLN, VA, VB, VC, 3V1, 3V2, 3V0	59I1P := _____
OFF, 1.76–520.00 V for operating quantity MAXLL, VAB, VBC, VCA	59I2P := _____
	59I3P := _____
	59I4P := _____

Inverse-Time Overvoltage Element Curve Selection

See Figure 4.36.

Number of inverse-time overvoltage element curve selection settings dependent on preceding enable setting E59I := 1-4; all four curve selection settings are enabled if E59I = 4.

Curve Selection (COEFF, CURVEA, CURVEB, CURVEC)	59I1CRV := _____
	59I2CRV := _____
	59I3CRV := _____
	59I4CRV := _____
Curve Coefficient A (0.00–6.00) (When 59InCRV := CURVEA, 59InCFA := 3.88) (When 59InCRV := CURVEB, 59InCFA := 5.64) (When 59InCRV := CURVEC, 59InCFA := 0.14) $n = 1, 2, 3, or 4$	59I1CFA := _____ 59I2CFA := _____ 59I3CFA := _____ 59I4CFA := _____
Curve Coefficient B (0.00–3.00) (When 59InCRV := CURVEA, 59InCFA := 0.96) (When 59InCRV := CURVEB, 59InCFA := 0.24) (When 59InCRV := CURVEC, 59InCFA := 0.00) $n = 1, 2, 3, or 4$	59I1CFB := _____ 59I2CFB := _____ 59I3CFB := _____ 59I4CFB := _____

Curve Coefficient C (0.00–3.00) (When 59InCRV := CURVEA, 59InCFA := 2.00) (When 59InCRV := CURVEB, 59InCFA := 2.00) (When 59InCRV := CURVEC, 59InCFA := 0.02) $n = 1, 2, 3, \text{ or } 4$	59I1CFC := _____
	59I2CFC := _____
	59I3CFC := _____
	59I4CFC := _____

Inverse-Time Overvoltage Element Time-Dial

See Figure 4.36.

Number of inverse-time overvoltage element time-dial settings dependent on preceding enable setting E59I := 1-4; all four time-dial settings are enabled if E59I = 4.

Time-Dial (0.00–16.00)	59I1TD := _____
	59I2TD := _____
	59I3TD := _____
	59I4TD := _____

Inverse-Time Overvoltage Element Time to Reset

See Figure 4.36.

Number of inverse-time overvoltage element time to reset settings dependent on preceding enable setting E59I := 1-4; all four time to reset settings are enabled if E59I = 4.

Time to Reset (0.00–1.00 seconds)	59I1TTR := _____
	59I2TTR := _____
	59I3TTR := _____
	59I4TTR := _____

Inverse-Time Overvoltage Element Torque-Control SELogic Equations

See Figure 4.36.

Number of inverse-time overvoltage element torque-control settings dependent on preceding enable setting E59I := 1-4; all four torque-control settings are enabled if E59I = 4.

Torque-control equations cannot be set directly to logical 0 or NA.

Level 1

59I1TC := _____

Level 2

59I2TC := _____

Level 3

59I3TC := _____

Level 4

59I4TC := _____

Frequency Elements

See Figure 4.52–Figure 4.56.

Make the following setting if preceding enable setting E81 := 1-6 or E1-E6, E81W := VY, VZ, or BOTH, E81R := 1-4, or E81RF := Y.

Phase Undervoltage Block (12.50–300.00 V secondary)

27B81P := _____

See Table 9.17 and accompanying text for possible 27B81P setting adjustment when LEA inputs are used.

Make settings 81D1D, 81D2D, 81D3D, 81D4D, 81D5D, 81D6D if E81 := 1-6.

Make settings 81D1E, 81D2E, 81D3E, 81D4E, 81D5E, 81D6E if E81 := E1-E6.

Number of frequency element settings dependent on preceding enable setting E81 := 1-6 or E1-E6.

Level 1 Pickup (OFF, 40.00–66.00 Hz)

81D1P := _____

Level 1 Time Delay (2.00–16000.00 cycles in 0.25-cycle steps)

81D1D := _____

Level 1 Time Delay (0.10–1000.00 seconds in 0.01-second steps)

81D1E := _____

Level 2 Pickup (OFF, 40.00–66.00 Hz)

81D2P := _____

Level 2 Time Delay (2.00–16000.00 cycles in 0.25-cycle steps)

81D2D := _____

Level 2 Time Delay (0.10–1000.00 seconds in 0.01-second steps)

81D2E := _____

Level 3 Pickup (OFF, 40.00–66.00 Hz)

81D3P := _____

Level 3 Time Delay (2.00–16000.00 cycles in 0.25-cycle steps)

81D3D := _____

Level 3 Time Delay (0.10–1000.00 seconds in 0.01-second steps)

81D3E := _____

Level 4 Pickup (OFF, 40.00–66.00 Hz)

81D4P := _____

Level 4 Time Delay (2.00–16000.00 cycles in 0.25-cycle steps)

81D4D := _____

Level 4 Time Delay (0.10–1000.00 seconds in 0.01-second steps)

81D4E := _____

Level 5 Pickup (OFF, 40.00–66.00 Hz)

81D5P := _____

Level 5 Time Delay (2.00–16000.00 cycles in 0.25-cycle steps)

81D5D := _____

Level 5 Time Delay (0.10–1000.00 seconds in 0.01-second steps)

81D5E := _____

Level 6 Pickup (OFF, 40.00–66.00 Hz)

81D6P := _____

Level 6 Time Delay (2.00–16000.00 cycles in 0.25-cycle steps)

81D6D := _____

Level 6 Time Delay (0.10–1000.00 seconds in 0.01-second steps)

81D6E := _____

Frequency Window Elements Settings

See Figure 4.59 and Figure .

Number of frequency window element settings dependent on preceding enable setting E81W := VY, VZ, or BOTH.

Low Frequency Threshold (44.00–65.90 Hz in 0.01 Hz steps)

81WYLO := _____

High Frequency Threshold (44.10–66 Hz in 0.01 Hz steps)

81WYHI := _____

Time Delay (0.00–1000 seconds in 0.01-second steps)

81WYD := _____

Frequency Window Torque Control Equation (SELOGIC control equation)

81WYTC := _____

Low Frequency Threshold (44.00–65.90 Hz in 0.01 Hz steps)	81WZLO := _____
High Frequency Threshold (44.10–66 Hz in 0.01 Hz steps)	81WZHI := _____
Time Delay (0.00–1000 seconds in 0.01-second steps)	81WZD := _____
Frequency Window Torque Control Equation (SELOGIC control equation)	81WZTC := _____

Rate-of-Change-of-Frequency Element Settings

See Figure 4.61.

Number of rate-of-change-of-frequency element settings dependent on preceding enable setting E81R := 1–4.

Level 1 Pickup (OFF, 0.10–15 Hz/second in 0.01 Hz/second steps)	81R1P := _____
Level 1 Trend (INC, DEC, ABS)	81R1TRND := _____
Level 1 Timer Pickup (0.10–60 seconds in 0.01-second steps)	81R1PU := _____
Level 1 Timer Dropout (0.00–60 seconds in 0.01-second steps)	81R1DO := _____
Level 2 Pickup (OFF, 0.10–15 Hz/second in 0.01 Hz/second steps)	81R2P := _____
Level 2 Trend (INC, DEC, ABS)	81R2TRND := _____
Level 2 Timer Pickup (0.10–60 seconds in 0.01-second steps)	81R2PU := _____
Level 2 Timer Dropout (0.00–60 seconds in 0.01-second steps)	81R2DO := _____
Level 3 Pickup (OFF, 0.10–15 Hz/second in 0.01 Hz/second steps)	81R3P := _____
Level 3 Trend (INC, DEC, ABS)	81R3TRND := _____
Level 3 Timer Pickup (0.10–60 seconds in 0.01-second steps)	81R3PU := _____
Level 3 Timer Dropout (0.00–60 seconds in 0.01-second steps)	81R3DO := _____
Level 4 Pickup (OFF, 0.10–15 Hz/second in 0.01 Hz/second steps)	81R4P := _____
Level 4 Trend (INC, DEC, ABS)	81R4TRND := _____
Level 4 Timer Pickup (0.10–60 seconds in 0.01-second steps)	81R4PU := _____
Level 4 Timer Dropout (0.00–60 seconds in 0.01-second steps)	81R4DO := _____
Rate-of-Change-of-Frequency Torque Control (SELOGIC control equation)	81RTC := _____

Fast Rate-of-Change-of-Frequency Element Settings

See Figure 4.63.

Frequency Difference Setpoint (0.1–10 Hz)	81RFDFP := _____
DFDT Setpoint (0.2–15 Hz/second)	81RFDP := _____
Element Timer Pickup (0.10–1 seconds)	81RFPU := _____

Element Timer Dropout (0.00–1 seconds)	81RFDO := _____
Fast Rate-of-Change-of-Frequency Torque Control Equation (SELOGIC control equation)	81RFTC := _____
Torque control Pickup Timer (0.02–5 seconds)	81RFTCPU := _____

NOTE: Setting 81RFDO must be less than the value of setting 81RFPU.

Vector Shift

See Figure 4.64.

Make the following settings if preceding enable setting E78VS := Y.

Vector Shift Angle Pickup (2.0–30.0 deg)	78VSAPU := _____
Vector Shift Torque Control Equation	78VSTC := _____

Power Elements

See Figure 4.69.

Number of power element settings dependent on preceding enable setting EPWR := 3P10-3P4.

See Table 9.17 and accompanying text for possible 3PWR1P, 3PWR2P, 3PWR3P, and 3PWR4P settings adjustments when LEA inputs are used.

Make settings 3PWR1P, PWR1T, and PWR1D if EPWR := 3P1-3P4.

Three-Phase Power Element Pickup (OFF, 1.20–7800.00 VA secondary three-phase)	3PWR1P := _____
Power Element Type (+WATTS, -WATTS, +VARS, -VARS)	PWR1T := _____
Power Element Time Delay (0.00–16000.00 cycles)	PWR1D := _____

Make settings 3PWR2P, PWR2T, and PWR2D if EPWR := 3P2-3P4.

Three-Phase Power Element Pickup (OFF, 1.20–7800.00 VA secondary three-phase)	3PWR2P := _____
Power Element Type (+WATTS, -WATTS, +VARS, -VARS)	PWR2T := _____
Power Element Time Delay (0.00–16000.00 cycles)	PWR2D := _____

Make settings 3PWR3P, PWR3T, and PWR3D if EPWR := 3P3-3P4.

Three-Phase Power Element Pickup (OFF, 1.20–7800.00 VA secondary three-phase)	3PWR3P := _____
Power Element Type (+WATTS, -WATTS, +VARS, -VARS)	PWR3T := _____
Power Element Time Delay (0.00–16000.00 cycles)	PWR3D := _____

Make settings 3PWR4P, PWR4T, and PWR4D if EPWR := 3P4.

Three-Phase Power Element Pickup (OFF, 1.20–7800.00 VA secondary three-phase)	3PWR4P := _____
Power Element Type (+WATTS, -WATTS, +VARS, -VARS)	PWR4T := _____
Power Element Time Delay (0.00–16000.00 cycles)	PWR4D := _____

Synchronism-Check Elements

See Figure 4.40 and Figure 4.41.

Make the following settings if preceding enable setting E25 := Y.

If enable setting EGSELECT:= N, settings GENV+, 25SLO, 25SHI, and CANGLE are hidden.

Generator Voltage High Required (Y, N)
(for generator application only) **GENV+** := _____

VP Window—Low Threshold (12.50–300.00 V, secondary) **25VPLO** := _____

VP Window—High Threshold (12.50–300.00 V, secondary) **25VPHI** := _____

VS Window—Low Threshold (12.50–300.00 V, secondary) **25VSLO** := _____

VS Window—High Threshold (12.50–300.00 V, secondary) **25VSHI** := _____

See Table 9.17 and accompanying text for possible 25VPLO, 25VPHI, 25SLO, and 25VSHI settings adjustments when LEA inputs are used.

If Global settings VYCONN and VZCONN are not both set to three-phase values, setting 25VDIF is hidden.

Maximum Voltage Difference (OFF, 1.0–15.0%) **25VDIF** := _____

If enable setting EGSELECT := VY or VZ (generator application), setting 25SF is hidden.

Maximum Slip Frequency Magnitude (0.005–0.500 Hz) **25SF** := _____

Minimum Slip Frequency (−1.000–0.999 Hz)
(for generator application only) **25SLO** := _____

Maximum Slip Frequency (−0.999–1.000 Hz)
(for generator application only) **25SHI** := _____

Maximum Angle 1 (0.00°–80.00°) **25ANG1** := _____

Maximum Angle 2 (0.00°–80.00°) **25ANG2** := _____

Target Close Angle (−15.00°–15.00°)
(for generator application only, see Figure 4.45) **CANGLE** := _____

Synchronizing Phase VS (0°–330° lagging VP, in 30° steps) **SYNCP** := _____

Breaker close time for angle compensation
0.00–60.00 cycles in 0.25-cycle steps when NFREQ = 60;
0.00–50.00 cycles in 0.25-cycle steps when NFREQ = 50 **TCLOSD** := _____

Block Synchronism-Check SELOGIC Equation

BSYNCH := _____

Autosynchronization Element

See Figure 4.46.

Make the following settings if preceding enable setting E25A := DIG.

Frequency Synchronizing (Matching) Timer (5–3600 seconds) **FSYNCT** := _____

Frequency Adjustment Rate (0.01–10.00 Hz/second) **FADJRATE** := _____

Frequency Pulse Interval (1–120 seconds) **FPULSEI** := _____

Frequency Pulse Minimum Duration (0.02–60.00 seconds) **FPLSMIND** := _____

Frequency Pulse Maximum Duration (0.10–60.00 seconds) **FPLSMAXD** := _____

Frequency Matching Start SELOGIC Equation	FSYNCST := _____
Kick Pulse Interval (1–120 seconds)	K PULSEI := _____
Kick Pulse Minimum Duration (0.02–2.00 seconds)	KPLSMIND := _____
Kick Pulse Maximum Duration (0.02–2.00 seconds)	KPLSMAXD := _____
Voltage Synchronizing (Matching) Timer (5–3600 seconds)	VSYNCT := _____
Voltage Adjustment Rate (0.01–30.00 V/second)	VADJRATE := _____
Voltage Pulse Interval (1–120 seconds)	VPULSEI := _____
Voltage Pulse Minimum Duration (0.02–60.00 seconds)	VPLSMIND := _____
Voltage Pulse Maximum Duration (0.10–60.00 seconds)	VPLSMAXD := _____
Voltage Matching Start SELOGIC Equation	VSYNCST := _____

Reclosing Relay

See Table 6.6 and Table 6.7.

Number of recloser open interval timer settings dependent on preceding enable setting E79 := 1-4.

Open Interval 1 Time (OFF, 12.00–999999.00 cycles in 0.25-cycle steps)	79OI1 := _____
Open Interval 2 Time (OFF, 90.00–999999.00 cycles in 0.25-cycle steps)	79OI2 := _____
Open Interval 3 Time (OFF, 120.00–999999.00 cycles in 0.25-cycle steps)	79OI3 := _____
Open Interval 4 Time (OFF, 120.00–999999.00 cycles in 0.25-cycle steps)	79OI4 := _____
Reset Time From Reclose Cycle (180.00–999999.00 cycles in 0.25-cycle steps)	79RSD := _____
Reset Time From Lockout (0.00–999999.00 cycles in 0.25-cycle steps)	79RSLD := _____
Reclose Supervision Time Limit (OFF, 0.00–999999.00 cycles in 0.25-cycle steps)	79CLSD := _____

Reclosing Relay SELOGIC Equations

See Reclosing Relay on page 6.17.

Make the following two settings if E79 := 1-4 and ESPB := N.

Reclose Initiate

79RI3P := _____

Reclose Initiate Supervision

79RIS3P := _____

Make the following two settings if E79 := 1-4.

Drive-to-Lockout

79DTL3P := _____

Drive-to-Lockout—Extra Equation

79DTL3X := _____

Make the following six settings if E79 := 1-4 and ESPB := N.

Drive-to-Last Shot

79DLS3P := _____

Skip Shot

79SKP3P := _____

Stall Open Interval Timing

79STL3P := _____

Block Reset Timing

79BR3P := _____

Sequence Coordination

79SEQ3P := _____

Reclose Supervision

79CLS3P := _____

Make the following settings if E79 := 1-4 and ESPB := Y.

Reclose Initiate

79RIA := _____

Reclose Initiate Supervision

79RISA := _____

Drive-to-Lockout

79DTLA := _____

Drive-to-Last Shot

79DLA := _____

Skip Shot

79SKPA := _____

Stall Open Interval Timing

79STLA := _____

Block Reset Timing

79BRSA := _____

Sequence Coordination

79SEQA := _____

Reclose Supervision

79CLSA := _____

Reclose Initiate

79RIB := _____

Reclose Initiate Supervision

79RISB := _____

Drive-to-Lockout

79DTLB := _____

Drive-to-Last Shot

79DLSB := _____

Skip Shot

79SKPB := _____

Stall Open Interval Timing

79STLB := _____

Block Reset Timing

79BRSB := _____

Sequence Coordination

79SEQB := _____

Reclose Supervision

79CLSB := _____

Reclose Initiate

79RIC := _____

Reclose Initiate Supervision

79RISC := _____

Drive-to-Lockout

79DTLC := _____

Drive-to-Last Shot

79DLSC := _____

Skip Shot

79SKPC := _____

Stall Open Interval Timing

79STLC := _____

Block Reset Timing

79BRSC := _____

Sequence Coordination

79SEQC := _____

Reclose Supervision

79CLSC := _____

Switch-On-to-Fault

See Figure 5.7.

Make the following settings if preceding enable setting ESOTF := Y.

Close Enable Time Delay (OFF, 0.00–16000.00 cycles in 0.25-cycle steps)	CLOEND := _____
52A Enable Time Delay (OFF, 0.00–16000.00 cycles in 0.25-cycle steps)	52AEND := _____
SOTF Duration (0.50–16000.00 cycles in 0.25-cycle steps)	SOTFD := _____
Close Signal Monitor SELOGIC Equation CLMON := _____	

Pole-Open Settings

See Pole Open Logic on page 5.9.

Make SPOD setting when setting ESPB := Y.

Single-Pole Open Time Delay (0.00–60.00 cycles)	SPOD := _____
Three-Pole Open Time Delay (0.00–60.00 cycles in 0.25-cycle steps)	3POD := _____
Load Detection Phase Pickup (OFF, 0.02–1.00 A)	50LP := _____

Demand Metering Settings

See Figure 8.4.

Make the following settings, whether preceding enable setting EDEM := THM or ROL.

Time Constant (5, 10, 15, 30, 60 minutes)	DMTC := _____
Phase Pickup (OFF, 0.10–3.20 A)	PDEMP := _____
Make setting NDEMP when Global setting EGNDWS := N.	
Neutral Pickup—Channel IN (OFF, 0.005–0.640 A)	NDEMP := _____
Ground Pickup	GDEMP := _____
OFF, 0.005–3.200 A on channel IN base (see Note), when Global setting EGNDWS := Y and relay setting CTR = CTRN	
OFF, 0.005–[3.2 • (CTR/CTRN)] A on channel IN base, when Global setting EGNDWS := Y and relay setting CTR ≠ CTRN	
OFF, 0.020–3.200 A on IA, IB, IC base, when Global setting EGNDSW := N	

NOTE: In the case where EGNDWS := Y and CTR = CTRN, there is no difference between the IN current base and the IA, IB, IC current base. This is the standard configuration for the SEL-651R-2, because the factory-default wiring includes a wired residual connection to the IN channel.

Negative-Sequence Pickup (OFF, 0.10–3.20 A)	QDEMP := _____
---	-----------------------

Voltage Sag/Swell/Interrupt

See Figure 4.65–Figure 4.67.

Make the following settings if preceding enable setting ESSI := Y.

Percent Phase Interruption Pickup (OFF, 5.00–95.00)
(*Cannot be set higher than VSAG*)

VINT := _____

Percent Phase Voltage Sag Pickup (OFF, 10.00–95.00)

VSAG := _____

Percent Phase Voltage Swell Pickup (OFF, 105.00–180.00)

VSWELL := _____

SSI Trigger SELOGIC Equation

SSI_TRIG := _____

High-Impedance Fault Detection (Arc Sense Technology) Settings

Ordering Option.

See High-Impedance Fault Detection (Arc Sense Technology) on page 4.152.

Make the following settings if preceding enable setting EHIF := Y or T.

Loss of Load Detection Threshold (0.02–0.05 A)

HIFLLTH := _____

Loss of Load Reset Timer (OFF, 4–24 hours)

HIFLLRT := _____

HIF Detection High Sensitivity Level (2–5)

HIFHSL := _____

HIF Detection Normal Sensitivity Level (1 – [HIFNSL – 1])

HIFNSL := _____

HIF Detection Sensitivity SELOGIC Equation

HIFMODE := _____

Initial Tuning Duration (8–72 hours)

HIFITND := _____

Multi-Phase Event Detection Window (OFF, 10–600 sec)

MPHDUR := _____

Freeze HIF Detection Algorithm SELOGIC Equation

HIFFRZ := _____

Begin Initial HIF Detection Tuning Process SELOGIC Equation

HIFITUNE := _____

50G High-Impedance (HIZ) Fault Detection Settings

(Ordering Option)

See 50G High-Impedance (HIZ) Fault Detection on page 4.158.

Pickup

50GHIZP := _____

OFF, 0.005–20.000 A

on channel IN base (see Note), when Global setting

EGNDSW := Y and relay setting CTR = CTRN

0.005 – [20 • (CTR/CTRN)] A

on channel IN base, when Global setting EGNDSW := Y and
relay setting CTR ≠ CTRN

0.010–20.000 A

on IA, IB, IC base, when Global setting EGNDSW := N

NOTE: In the case where EGNDSW := Y and CTR = CTRN, there is no difference between the IN current base and the IA, IB, IC current base. This is the standard configuration for the SEL-651R-2, because the factory-default wiring includes a wired residual connection to the IN channel.

50G HIZ Element Pickup/Dropout Counts (1–1000)

NPUDO := _____

NPUDO Time Window (0.01–20 seconds)

TPUDO := _____

HIZ Counts [1 HIZ Count = NPUDO counts] (1–1000)

NHIZ := _____

NHIZ Time Window (1–200 seconds)

THIZ := _____

HIZ Counts Reporting Threshold (1–1000)

NHIZR := _____

HIZ Alarm Reset SELOGIC Equation

HIZRST := _____

Second-Harmonic Blocking

See Second-Harmonic Blocking Logic on page 4.33.

Make the following settings if EHBL2 := Y:

Second-Harmonic Pickup (5–100% in 1% steps)

HBL2P := _____

Second-Harmonic Pickup Delay

HBL2PU := _____

(0.00–16000 cycles in 0.25 cycle steps)

Second-Harmonic Dropout Delay

HBL2DO := _____

(0.00–16000 cycles in 0.25 cycle steps)

Second-Harmonic Blocking Torque Control SELOGIC Equation

HBL2TC := _____

Math Variable Settings

See Analog Comparators and Checks on page 7.6.

Number of math variable settings dependent on preceding enable setting EMV := 1-64.

Math Variable (-16000.00 to +16000.00)

MV01	:= _____
MV02	:= _____
MV03	:= _____
MV04	:= _____
MV05	:= _____
MV06	:= _____
MV07	:= _____
MV08	:= _____
MV09	:= _____
MV10	:= _____
MV11	:= _____
MV12	:= _____
MV13	:= _____
MV14	:= _____
MV15	:= _____
MV16	:= _____
MV17	:= _____
MV18	:= _____
MV19	:= _____
MV20	:= _____
MV21	:= _____
MV22	:= _____
MV23	:= _____
MV24	:= _____
MV25	:= _____
MV26	:= _____
MV27	:= _____
MV28	:= _____
MV29	:= _____
MV30	:= _____
MV31	:= _____
MV32	:= _____
MV33	:= _____
MV34	:= _____
MV35	:= _____
MV36	:= _____
MV37	:= _____
MV38	:= _____
MV39	:= _____
MV40	:= _____
MV41	:= _____
MV42	:= _____
MV43	:= _____
MV44	:= _____
MV45	:= _____

MV46	:= _____
MV47	:= _____
MV48	:= _____
MV49	:= _____
MV50	:= _____
MV51	:= _____
MV52	:= _____
MV53	:= _____
MV54	:= _____
MV55	:= _____
MV56	:= _____
MV57	:= _____
MV58	:= _____
MV59	:= _____
MV60	:= _____
MV61	:= _____
MV62	:= _____
MV63	:= _____
MV64	:= _____

Trip Logic Settings

See Figure 5.1 and Figure 5.4.

Minimum trip duration time
(4.00–16000.00 cycles in 0.25-cycle steps)

TDURD **:=** _____

Trip Logic SELogic Settings

See Figure 5.1.

Three-Phase Trip Conditions

TR3P **:=** _____

Three-Phase Trip Conditions—Extra Equation

TR3X **:=** _____

Three-Phase Trip Conditions—qualified by disturbance detector logic (see *Figure 5.3*)

TRQL3P **:=** _____

Make settings TRA, TRQLA, TRB, TRQLB, TRC, and TRQLC when setting ESPB := Y.

A-Phase Trip Conditions

TRA **:=** _____

A-Phase Trip Conditions—qualified by disturbance detector logic (see *Figure 5.3*)

TRQLA **:=** _____

B-Phase Trip Conditions

TRB **:=** _____

B-Phase Trip Conditions—qualified by disturbance detector logic (see *Figure 5.3*)

TRQLB := _____

C-phase trip conditions

TRC := _____

C-Phase Trip Conditions—qualified by disturbance detector logic (see *Figure 5.3*)

TRQLC := _____

Make setting TRSOTF when setting ESOTF := Y.

Switch-On-Fault Trip Conditions

TRSOTF := _____

Make setting ULTR3P when setting ESPB := N.

Unlatch Trip Conditions

ULTR3P := _____

Close Logic Settings

See Figure 6.1 and Figure 6.3.

Close Failure Time Delay (OFF, 0.00–16000.00 cycles) **CFD** := _____

Close Logic SELogic Settings

See Figure 6.1, Figure 6.2, and Figure 6.3.

Make setting 52A_3P when Global setting BKTYP := 3.

Three-Phase Circuit Breaker Status (*Cannot be set to NA*)

52A_3P := _____

Make settings 52A_A, 52A_B, 52A_C when Global setting BKTYP := 1.

A-Phase Circuit Breaker Status (*Cannot be set to NA*)

52A_A := _____

B-Phase Circuit Breaker Status (*Cannot be set to NA*)

52A_B := _____

C-Phase Circuit Breaker Status (*Cannot be set to NA*)

52A_C := _____

Make setting CL3P when setting ESPB := N.

Three-Phase Close Conditions

CL3P := _____

Make settings CLA, CLB, CLC when setting ESPB := Y.

A-Phase Close Conditions

CLA := _____

B-Phase Close Conditions

CLB := _____

C-Phase Close Conditions

CLC := _____

Make setting ULCL3P when setting ESPB := N.

Three-Phase Unlatch Close Conditions

ULCL3P := _____

Make settings ULCLA, ULCLB, ULCLC when setting ESPB := Y.

A-Phase Unlatch Close Conditions

ULCLA := _____

B-Phase Unlatch Close Conditions

ULCLB := _____

C-Phase Unlatch Close Conditions

ULCLC := _____

Recloser Interface Trip and Close Settings

See Trip and Close Mapping and Output Logic on page 7.32.

Pole 1 Trip Mapping SELOGIC Equation

RCTR1 := _____

Make RCTR2 and RCTR3 settings when a single-phase recloser interface is ordered.

Pole 2 Trip Mapping SELOGIC Equation

RCTR2 := _____

Pole 3 Trip Mapping SELOGIC Equation

RCTR3 := _____

Pole 1 Close Mapping SELOGIC Equation

RCCL1 := _____

Make RCCL2 and RCCL3 settings when a single-phase recloser interface is ordered.

Pole 2 Close Mapping SELOGIC Equation

RCCL2 := _____

Pole 3 Close Mapping SELOGIC Equation

RCCL3 := _____

Logic Settings

(Serial Port Command SET L n, [where n = group 1–8; defaults to active group])

SELOGIC Enable Settings

See Enable Settings on page 9.59.

SELOGIC Latches (N, 1–32)

ELAT := _____

SELOGIC Variables/Timers (N, 1–64)

ESV := _____

SELOGIC Counters (N, 1–16)

ESC := _____

Latch Bits Set/Reset SELogic Equations

See Figure 7.7.

Number of latch bit set/reset settings dependent on preceding enable setting ELAT := 1–32.

Set Latch Bit LT01

SET01 := _____

Reset Latch Bit LT01

RST01 := _____

Set Latch Bit LT02

SET02 := _____

Reset Latch Bit LT02

RST02 := _____

Set Latch Bit LT03

SET03 := _____

Reset Latch Bit LT03

RST03 := _____

Set Latch Bit LT04

SET04 := _____

Reset Latch Bit LT04

RST04 := _____

Set Latch Bit LT05

SET05 := _____

Reset Latch Bit LT05

RST05 := _____

Set Latch Bit LT06

SET06 := _____

Reset Latch Bit LT06

RST06 := _____

Set Latch Bit LT07

SET07 := _____

Reset Latch Bit LT07

RST07 := _____

Set Latch Bit LT08

SET08 := _____

Reset Latch Bit LT08

RST08 := _____

Set Latch Bit LT09

SET09 := _____

Reset Latch Bit LT09

RST09 := _____

Set Latch Bit LT10

SET10 := _____

Reset Latch Bit LT10

RST10 := _____

Set Latch Bit LT11

SET11 := _____

Reset Latch Bit LT11

RST11 := _____

Set Latch Bit LT12

SET12 := _____

Reset Latch Bit LT12

RST12 := _____

Set Latch Bit LT13

SET13 := _____

Reset Latch Bit LT13

RST13 := _____

Set Latch Bit LT14

SET14 := _____

Reset Latch Bit LT14

RST14 := _____

Set Latch Bit LT15

SET15 := _____

Reset Latch Bit LT15

RST15 := _____

Set Latch Bit LT16

SET16 := _____

Reset Latch Bit LT16

RST16 := _____

Set Latch Bit LT17

SET17 := _____

Reset Latch Bit LT17

RST17 := _____

Set Latch Bit LT18

SET18 := _____

Reset Latch Bit LT18

RST18 := _____

Set Latch Bit LT19

SET19 := _____

Reset Latch Bit LT19

RST19 := _____

Set Latch Bit LT20

SET20 := _____

Reset Latch Bit LT20

RST20 := _____

Set Latch Bit LT21

SET21 := _____

Reset Latch Bit LT21

RST21 := _____

Set Latch Bit LT22

SET22 := _____

Reset Latch Bit LT22

RST22 := _____

Set Latch Bit LT23

SET23 := _____

Reset Latch Bit LT23

RST23 := _____

Set Latch Bit LT24

SET24 := _____

Reset Latch Bit LT24

RST24 := _____

Set Latch Bit LT25

SET25 := _____

Reset Latch Bit LT25

RST25 := _____

Set Latch Bit LT26

SET26 := _____

Reset Latch Bit LT26

RST26 := _____

Set Latch Bit LT27

SET27 := _____

Reset Latch Bit LT27

RST27 := _____

Set Latch Bit LT28

SET28 := _____

Reset Latch Bit LT28

RST28 := _____

Set Latch Bit LT29

SET29 := _____

Reset Latch Bit LT29

RST29 := _____

Set Latch Bit LT30

SET30 := _____

Reset Latch Bit LT30

RST30 := _____

Set Latch Bit LT31

SET31 := _____

Reset Latch Bit LT31

RST31 := _____

Set Latch Bit LT32

SET32 := _____

Reset Latch Bit LT32

RST32 := _____

SELOGIC Variable/Timer Settings

See Figure 7.4.

Number of SELOGIC variables/timers settings dependent on preceding enable setting ESV := 1-64.

SV01 Timer Pickup (0.00–999999.00 cycles) **SV01PU** := _____

SV01 Timer Dropout (0.00–999999.00 cycles) **SV01DO** := _____

SV01 Input SELOGIC Equation

SV01 := _____

Pickup and dropout timers SV02-SV64 have the same setting range as SV01.

SV02PU := _____

SV02DO := _____

SV02 := _____

SV03PU := _____

SV03DO := _____

SV03 := _____

	SV04PU := _____
	SV04DO := _____
SV04 := _____	
	SV05PU := _____
	SV05DO := _____
SV05 := _____	
	SV06PU := _____
	SV06DO := _____
SV06 := _____	
	SV07PU := _____
	SV07DO := _____
SV07 := _____	
	SV08PU := _____
	SV08DO := _____
SV08 := _____	
	SV09PU := _____
	SV09DO := _____
SV09 := _____	
	SV10PU := _____
	SV10DO := _____
SV10 := _____	
	SV11PU := _____
	SV11DO := _____
SV11 := _____	
	SV12PU := _____
	SV12DO := _____
SV12 := _____	
	SV13PU := _____
	SV13DO := _____
SV13 := _____	
	SV14PU := _____
	SV14DO := _____
SV14 := _____	
	SV15PU := _____
	SV15DO := _____
SV15 := _____	

	SV16PU := _____
	SV16DO := _____
SV16 := _____	
	SV17PU := _____
	SV17DO := _____
SV17 := _____	
	SV18PU := _____
	SV18DO := _____
SV18 := _____	
	SV19PU := _____
	SV19DO := _____
SV19 := _____	
	SV20PU := _____
	SV20DO := _____
SV20 := _____	
	SV21PU := _____
	SV21DO := _____
SV21 := _____	
	SV22PU := _____
	SV22DO := _____
SV22 := _____	
	SV23PU := _____
	SV23DO := _____
SV23 := _____	
	SV24PU := _____
	SV24DO := _____
SV24 := _____	
	SV25PU := _____
	SV25DO := _____
SV25 := _____	
	SV26PU := _____
	SV26DO := _____
SV26 := _____	
	SV27PU := _____
	SV27DO := _____
SV27 := _____	
	SV28PU := _____
	SV28DO := _____
SV28 := _____	

	SV29PU := _____
	SV29DO := _____
SV29 := _____	
	SV30PU := _____
	SV30DO := _____
SV30 := _____	
	SV31PU := _____
	SV31DO := _____
SV31 := _____	
	SV32PU := _____
	SV32DO := _____
SV32 := _____	
	SV33PU := _____
	SV33DO := _____
SV33 := _____	
	SV34PU := _____
	SV34DO := _____
SV34 := _____	
	SV35PU := _____
	SV35DO := _____
SV35 := _____	
	SV36PU := _____
	SV36DO := _____
SV36 := _____	
	SV37PU := _____
	SV37DO := _____
SV37 := _____	
	SV38PU := _____
	SV38DO := _____
SV38 := _____	
	SV39PU := _____
	SV39DO := _____
SV39 := _____	
	SV40PU := _____
	SV40DO := _____
SV40 := _____	
	SV41PU := _____
	SV41DO := _____
SV41 := _____	

SV42 := _____
SV42PU := _____
SV42DO := _____

SV43 := _____
SV43PU := _____
SV43DO := _____

SV44 := _____
SV44PU := _____
SV44DO := _____

SV45 := _____
SV45PU := _____
SV45DO := _____

SV46 := _____
SV46PU := _____
SV46DO := _____

SV47 := _____
SV47PU := _____
SV47DO := _____

SV48 := _____
SV48PU := _____
SV48DO := _____

SV49 := _____
SV49PU := _____
SV49DO := _____

SV50 := _____
SV50PU := _____
SV50DO := _____

SV51 := _____
SV51PU := _____
SV51DO := _____

SV52 := _____
SV52PU := _____
SV52DO := _____

SV53 := _____
SV53PU := _____
SV53DO := _____

SV54 := _____
SV54PU := _____
SV54DO := _____

	SV55PU	:= _____
	SV55DO	:= _____
SV55	:=	_____
	SV56PU	:= _____
	SV56DO	:= _____
SV56	:=	_____
	SV57PU	:= _____
	SV57DO	:= _____
SV57	:=	_____
	SV58PU	:= _____
	SV58DO	:= _____
SV58	:=	_____
	SV59PU	:= _____
	SV59DO	:= _____
SV59	:=	_____
	SV60PU	:= _____
	SV60DO	:= _____
SV60	:=	_____
	SV61PU	:= _____
	SV61DO	:= _____
SV61	:=	_____
	SV62PU	:= _____
	SV62DO	:= _____
SV62	:=	_____
	SV63PU	:= _____
	SV63DO	:= _____
SV63	:=	_____
	SV64PU	:= _____
	SV64DO	:= _____
SV64	:=	_____

SELogic Counter Settings

See Counters on page 7.15.

Number of SELogic counter settings dependent on preceding enable setting ESC := 1-16)

NOTE: For any counter, if the last setting (e.g., SC12CD) is set to NA, the entire counter (SC12, in this example) is disabled and the counter value (if SC12 = 10, when setting SC12CD to NA, SC12 will be frozen at 10) will be frozen. If the count-down function is not needed for a particular counter application, set the count-down setting to logical 0 (e.g., SC12CD := 0) to allow the rest of the counter to function.

SC01 Preset Value, unitless (1–65000) **SC01PV** := _____

SC01 Reset Input SELOGIC Equation

SC01R := _____

SC01 Load Input SELOGIC Equation

SC01LD := _____

SC01 Count-Up Input SELOGIC Equation

SC01CU := _____

SC01 Count-Down Input SELOGIC Equation

SC01CD := _____

SC02 Preset Value, unitless (1–65000) **SC02PV** := _____

SC02 Reset Input SELOGIC Equation

SC02R := _____

SC02 Load Input SELOGIC Equation

SC02LD := _____

SC02 Count-Up Input SELOGIC Equation

SC02CU := _____

SC02 Count-Down Input SELOGIC Equation

SC02CD := _____

SC03 Preset Value, unitless (1–65000) **SC03PV** := _____

SC03 Reset Input SELOGIC Equation

SC03R := _____

SC03 Load Input SELOGIC Equation

SC03LD := _____

SC03 Count-Up Input SELOGIC Equation

SC03CU := _____

SC03 Count-Down Input SELOGIC Equation

SC03CD := _____

SC04 Preset Value, unitless (1–65000) **SC04PV** := _____

SC04 Reset Input SELOGIC Equation

SC04R := _____

SC04 Load Input SELOGIC Equation

SC04LD := _____

SC04 Count-Up Input SELOGIC Equation

SC04CU := _____

SC04 Count-Down Input SELOGIC Equation

SC04CD := _____

SC05 Preset Value, unitless (1–65000)

SC05PV := _____

SC05 Reset Input SELOGIC Equation

SC05R := _____

SC05 Load Input SELOGIC Equation

SC05LD := _____

SC05 Count-Up Input SELOGIC Equation

SC05CU := _____

SC05 Count-Down Input SELOGIC Equation

SC05CD := _____

SC06 Preset Value, unitless (1–65000)

SC06PV := _____

SC06 Reset Input SELOGIC Equation

SC06R := _____

SC06 Load Input SELOGIC Equation

SC06LD := _____

SC06 Count-Up Input SELOGIC Equation

SC06CU := _____

SC06 Count-Down Input SELOGIC Equation

SC06CD := _____

SC07 Preset Value, unitless (1–65000)

SC07PV := _____

SC07 Reset Input SELOGIC Equation

SC07R := _____

SC07 Load Input SELOGIC Equation

SC07LD := _____

SC07 Count-Up Input SELOGIC Equation

SC07CU := _____

SC07 Count-Down Input SELOGIC Equation

SC07CD := _____

SC08 Preset Value, unitless (1–65000)

SC08PV := _____

SC08 Reset Input SELOGIC Equation

SC08R := _____

SC08 Load Input SELOGIC Equation

SC08LD := _____

SC08 Count-Up Input SELOGIC Equation

SC08CU := _____

SC08 Count-Down Input SELOGIC Equation

SC08CD := _____

SC09 Preset Value, unitless (1–65000)

SC09PV := _____

SC09 Reset Input SELOGIC Equation

SC09R := _____

SC09 Load Input SELOGIC Equation

SC09LD := _____

SC09 Count-Up Input SELOGIC Equation

SC09CU := _____

SC09 Count-Down Input SELOGIC Equation

SC09CD := _____

SC10 Preset Value, unitless (1–65000)

SC10PV := _____

SC10 Reset Input SELOGIC Equation

SC10R := _____

SC10 Load Input SELOGIC Equation

SC10LD := _____

SC10 Count-Up Input SELOGIC Equation

SC10CU := _____

SC10 Count-Down Input SELOGIC Equation

SC10CD := _____

SC11 Preset Value, unitless (1–65000)

SC11PV := _____

SC11 Reset Input SELOGIC Equation

SC11R := _____

SC11 Load Input SELOGIC Equation

SC11LD := _____

SC11 Count-Up Input SELOGIC Equation

SC11CU := _____

SC11 Count-Down Input SELOGIC Equation

SC11CD := _____

SC12 Preset Value, unitless (1–65000)

SC12PV := _____

SC12 Reset Input SELOGIC Equation

SC12R := _____

SC12 Load Input SELOGIC Equation

SC12LD := _____

SC12 Count-Up Input SELOGIC Equation

SC12CU := _____

SC12 Count-Down Input SELOGIC Equation

SC12CD := _____

SC13 Preset Value, unitless (1–65000)

SC13PV := _____

SC13 Reset Input SELOGIC Equation

SC13R := _____

SC13 Load Input SELOGIC Equation

SC13LD := _____

SC13 Count-Up Input SELOGIC Equation

SC13CU := _____

SC13 Count-Down Input SELOGIC Equation

SC13CD := _____

SC14 Preset Value, unitless (1–65000)

SC14PV := _____

SC14 Reset Input SELOGIC Equation

SC14R := _____

SC14 Load Input SELOGIC Equation

SC14LD := _____

SC14 Count-Up Input SELOGIC Equation

SC14CU := _____

SC14 Count-Down Input SELOGIC Equation

SC14CD := _____

SC15 Preset Value, unitless (1–65000)

SC15PV := _____

SC15 Reset Input SELOGIC Equation

SC15R := _____

SC15 Load Input SELOGIC Equation

SC15LD := _____

SC15 Count-Up Input SELOGIC Equation

SC15CU := _____

SC15 Count-Down Input SELOGIC Equation

SC15CD := _____

SC16 Preset Value, unitless (1–65000)

SC16PV := _____

SC16 Reset Input SELOGIC Equation

SC16R := _____

SC16 Load Input SELOGIC Equation

SC16LD := _____

SC16 Count-Up Input SELOGIC Equation

SC16CU := _____

SC16 Count-Down Input SELOGIC Equation

SC16CD := _____

Output Contact SELogic Equations

See Output Contacts on page 7.36.

Make setting OUT101-OUT108 if extra I/O is ordered.

NOTE: Output Contact Equations cannot be set to NA.

Output Contact OUT101

OUT101 := _____

Output Contact OUT102

OUT102 := _____

Output Contact OUT103

OUT103 := _____

Output Contact OUT104

OUT104 := _____

Output Contact OUT105

OUT105 := _____

Output Contact OUT106

OUT106 := _____

Output Contact OUT107

OUT107 := _____

Output Contact OUT108

OUT108 := _____

Output Contact OUT201

OUT201 := _____

Output Contact OUT202

OUT202 := _____

MIRRORED BITS Transmit SELogic Equations

See Appendix D: MIRRORED BITS Communications.

Channel A, Transmit Bit 1

TMB1A := _____

Channel A, Transmit Bit 2

TMB2A := _____

Channel A, Transmit Bit 3

TMB3A := _____

Channel A, Transmit Bit 4

TMB4A := _____

Channel A, Transmit Bit 5

TMB5A := _____

Channel A, Transmit Bit 6

TMB6A := _____

Channel A, Transmit Bit 7

TMB7A := _____

Channel A, Transmit Bit 8

TMB8A := _____

Channel B, Transmit Bit 1

TMB1B := _____

Channel B, Transmit Bit 2

TMB2B := _____

Channel B, Transmit Bit 3

TMB3B := _____

Channel B, Transmit Bit 4

TMB4B := _____

Channel B, Transmit Bit 5

TMB5B := _____

Channel B, Transmit Bit 6

TMB6B := _____

Channel B, Transmit Bit 7

TMB7B := _____

Channel B, Transmit Bit 8

TMB8B := _____

Phasor Measurement Unit (PMU) Trigger Equations

See Appendix J.

PMU Trigger

PMTRIG := _____

Trigger Reason Bit 1

TREA1 := _____

Trigger Reason Bit 2

TREA2 := _____

Trigger Reason Bit 3

TREA3 := _____

Trigger Reason Bit 4

TREA4 := _____

Front-Panel Settings

(Serial Port Command SET F Set/Show Front-Panel Menu*)

* SELOGIC control equations can be viewed, but not changed, via the front-panel set/show front-panel menu.

General Settings

See Enable Settings on page 9.59.

Enable Display Points (N, 1–32)

EDP := _____

Enable Local Bits (N, 1–16)

ELB := _____

See Human-Machine Interface on page 11.2.

Front-Panel Time-Out (OFF, 1–30 minutes)

FP_TO := _____

Display Update Rate (1–60 seconds)

SCROLDD := _____

Front-Panel Contrast (1–16)

FP_CONT := _____

See Rotating Display on page 11.13.

Front-Panel Neutral/Ground Display (OFF, IN, IG)

FPNGD := _____

Front-Panel VY-Terminal Voltage Display (OFF, ON)

FPVYD := _____

Front-Panel VZ-Terminal Voltage Display (OFF, ON)

FPVZD := _____

See Status and Trip Target LEDs on page 11.20.

ENABLED LED Asserted Color (R, G, A)¹

LEDENAC := _____

Make setting LEDTRAC if Tricolor LED option is ordered.

TRIP LED Asserted Color (R, G, A)¹

LEDTRAC := _____

See Figure 5.10.

Reset Trip-Latched LEDs On Close (Y, N)

RSTLED := _____

NOTE 1: Asserted color choices: R=Red, G=Green, A=Amber

Operator Control LED Settings

See Figure 11.15.

PB01 LED Asserted/Deasserted Colors (R,G,A,O) ^{2,3}

PB01LEDC := _____

PB01 LED SELOGIC Equation

PB01_LED := _____

PB02 LED Asserted/Deasserted Colors (R,G,A,O) ^{2,3}

PB02LEDC := _____

PB02 LED SELOGIC Equation

PB02_LED := _____

PB03 LED Asserted/Deasserted Colors (R,G,A,O) ^{2,3}

PB03LEDC := _____

PB03 LED SELOGIC Equation

PB03_LED := _____

PB04 LED Asserted/Deasserted Colors (R,G,A,O) ^{2, 3} **PB04LEDC** := _____

PB04 LED SELOGIC Equation

PB04_LED := _____

PB05 LED Asserted/Deasserted Colors (R,G,A,O) ^{2, 3} **PB05LEDC** := _____

PB05 LED SELOGIC Equation

PB05_LED := _____

PB06 LED Asserted/Deasserted Colors (R,G,A,O) ^{2, 3} **PB06LEDC** := _____

PB06 LED SELOGIC Equation

PB06_LED := _____

PB07 LED Asserted/Deasserted Colors (R,G,A,O) ^{2, 3} **PB07LEDC** := _____

PB07 LED SELOGIC Equation

PB07_LED := _____

PB08 LED Asserted/Deasserted Colors (R,G,A,O) ^{2, 3} **PB08LEDC** := _____

PB08 LED SELOGIC Equation

PB08_LED := _____

PB09 LED Asserted/Deasserted Colors (R,G,A,O) ^{2, 3} **PB09LEDC** := _____

PB09 LED SELOGIC Equation

PB09_LED := _____

PB10 LED Asserted/Deasserted Colors (R,G,A,O) ^{2, 3} **PB10LEDC** := _____

PB10 LED SELOGIC Equation

PB10_LED := _____

PB11 LED Asserted/Deasserted Colors (R,G,A,O) ³ **PB11LEDC** := _____

PB11 LED SELOGIC Equation

PB11_LED := _____

PB12 LED Asserted/Deasserted Colors (R,G,A,O) ³ **PB12LEDC** := _____

PB12 LED SELOGIC Equation

PB12_LED := _____

NOTE 2: Make PB01LEDC-PB1OLEDC settings only when Tricolor LEDs are ordered.

NOTE 3: Setting is a two-letter combination of the letters R, G, A, O, where:

Asserted/deasserted color choices: R=Red, G=Green, A=Amber, O=Off

Asserted and deasserted colors must be different

Example:

Setting	Condition	LED Beside Pushbutton 11
PB11LEDC := RA	PB11_LED = logical 1	Illuminates Red
PB11LEDC := RA	PB11_LED = logical 0	Illuminates Amber

Target LED Settings

See Table 5.3, and Figure 11.13.

Target LED01:

Trip Latch (Y, N)	T01LEDL := _____
LED Asserted Color (R, G, A) ^{4, 5}	T01LEDC := _____
SELOGIC Equation	
T01_LED := _____	

Target LED02:

Trip Latch (Y, N)	T02LEDL := _____
LED Asserted Color (R, G, A) ^{4, 5}	T02LEDC := _____
SELOGIC Equation	
T02_LED := _____	

Target LED03:

Trip Latch (Y, N)	T03LEDL := _____
LED Asserted Color (R, G, A) ^{4, 5}	T03LEDC := _____
SELOGIC Equation	
T03_LED := _____	

Target LED04:

Trip Latch (Y, N)	T04LEDL := _____
LED Asserted Color (R, G, A) ^{4, 5}	T04LEDC := _____
SELOGIC Equation	
T04_LED := _____	

Target LED05:

Trip Latch (Y, N)	T05LEDL := _____
LED Asserted Color (R, G, A) ^{4, 5}	T05LEDC := _____
SELOGIC Equation	
T05_LED := _____	

Target LED06:

Trip Latch (Y, N)	T06LEDL := _____
LED Asserted Color (R, G, A) ^{4, 5}	T06LEDC := _____
SELOGIC Equation	
T06_LED := _____	

Target LED07:

Trip Latch (Y, N)	T07LEDL := _____
LED Asserted Color (R, G, A) ^{4, 5}	T07LEDC := _____
SELOGIC Equation	
T07_LED := _____	

Target LED08:

Trip Latch (Y, N) **T08LEDL** := _____
LED Asserted Color (R, G, A) ^{4, 5} **T08LEDC** := _____
SELOGIC Equation
T08_LED := _____

Target LED09:

Trip Latch (Y, N) **T09LEDL** := _____
LED Asserted Color (R, G, A) ^{4, 5} **T09LEDC** := _____
SELOGIC Equation
T09_LED := _____

Target LED10:

Trip Latch (Y, N) **T10LEDL** := _____
LED Asserted Color (R, G, A) ^{4, 5} **T10LEDC** := _____
SELOGIC Equation
T10_LED := _____

Target LED11:

Trip Latch (Y, N) **T11LEDL** := _____
LED Asserted Color (R, G, A) ^{4, 5} **T11LEDC** := _____
SELOGIC Equation
T11_LED := _____

Target LED12:

Trip Latch (Y, N) **T12LEDL** := _____
LED Asserted Color (R, G, A) ^{4, 5} **T12LEDC** := _____
SELOGIC Equation
T12_LED := _____

Target LED13:

Trip Latch (Y, N) **T13LEDL** := _____
LED Asserted Color (R, G, A) ^{4, 5} **T13LEDC** := _____
SELOGIC Equation
T13_LED := _____

Target LED14:

Trip Latch (Y, N) **T14LEDL** := _____
LED Asserted Color (R, G, A) ^{4, 5} **T14LEDC** := _____
SELOGIC Equation
T14_LED := _____

Target LED15:

Trip Latch (Y, N) **T15LEDL** := _____
 LED Asserted Color (R, G, A)^{4, 5} **T15LEDC** := _____
 SELOGIC Equation
T15_LED := _____

Target LED16:

Trip Latch (Y, N) **T16LEDL** := _____
 LED Asserted Color (R, G, A)^{4, 5} **T16LEDC** := _____
 SELOGIC Equation
T16_LED := _____

Target LED17:

Trip Latch (Y, N) **T17LEDL** := _____
 LED Asserted Color (R, G, A)^{4, 5} **T17LEDC** := _____
 SELOGIC Equation
T17_LED := _____

Target LED18:

Trip Latch (Y, N) **T18LEDL** := _____
 LED Asserted Color (R, G, A)^{4, 5} **T18LEDC** := _____
 SELOGIC Equation
T18_LED := _____

Target LED19:

Trip Latch (Y, N) **T19LEDL** := _____
 LED Asserted Color (R, G, A)^{4, 5} **T19LEDC** := _____
 SELOGIC Equation
T19_LED := _____

Target LED20:

Trip Latch (Y, N) **T20LEDL** := _____
 LED Asserted Color (R, G, A)^{4, 5} **T20LEDC** := _____
 SELOGIC Equation
T20_LED := _____

Target LED21:

Trip Latch (Y, N) **T21LEDL** := _____
 LED Asserted Color (R, G, A)^{4, 5} **T21LEDC** := _____
 SELOGIC Equation
T21_LED := _____

Target LED22:

Trip Latch (Y, N) **T22LEDL** := _____
 LED Asserted Color (R,G,A) ^{4, 5} **T22LEDC** := _____
 SELOGIC Equation
T22_LED := _____

Target LED23:

Trip Latch (Y, N) **T23LEDL** := _____
 LED Asserted Color (R, G, A) ^{4, 5} **T23LEDC** := _____
 SELOGIC Equation
T23_LED := _____

Target LED24:

Trip Latch (Y, N) **T24LEDL** := _____
 LED Asserted Color (R, G, A) ^{4, 5} **T24LEDC** := _____
 SELOGIC Equation
T24_LED := _____

NOTE 4: Make T01LEDC-T24LEDC settings only when Tricolor LEDs are ordered.

NOTE 5: Asserted color choices: R=Red, G=Green, A=Amber

Display Point Settings

See Rotating Display on page 11.13.

Number of display point settings dependent on preceding enable setting EDP := 1-32.

For all display point settings:

- Maximum 60 characters: 0–9, A–Z, -, /, ., {, }, space, comma
- Enter NA to clear a label.
- Use one of two types of settings:
 - **Boolean:** Relay Word Bit Name, “Alias”, “Set String”, “Clear String”
 - **Analog:** Analog Quantity Name, “User Text and Formatting”

Example Setting	Condition	Display
DP04 := IN101,“EXTERNAL ON”,“EXTERNAL OFF”	IN101 = Asserted	EXTERNAL ON
DP04 := IN101,“EXTERNAL ON”,“EXTERNAL OFF”	IN101 = Deasserted	EXTERNAL OFF
➤ Analog: Analog Quantity Name, “User Text and Formatting”		
Example Setting	Condition	Display
DP05 := ICDEM,“C DEMAND={4.2,0.001} KA”	Always Displayed	C DEMAND=0.28 KA

DP01 := _____
DP02 := _____
DP03 := _____
DP04 := _____
DP05 := _____
DP06 := _____
DP07 := _____

DP08 := _____

DP09 := _____

DP10 := _____

DP11 := _____

DP12 := _____

DP13 := _____

DP14 := _____

DP15 := _____

DP16 := _____

DP17 := _____

DP18 := _____

DP19 := _____

DP20 := _____

DP21 := _____

DP22 := _____

DP23 := _____

DP24 := _____

DP25 := _____

DP26 := _____

DP27 := _____

DP28 := _____

DP29 := _____

DP30 := _____

DP31 := _____

DP32 := _____

Local Bit Settings

See Control Menu on page 11.8.

Number of local bit settings dependent on preceding enable setting ELB := 1–16.

For all local bit settings:

- Allowable characters: 0–9, A–Z, -, /, ., space
- Enter NA to clear a label.

For each Local Bit nn = 01–16, make settings:

- NLBnn is the local bit Name (label) (14 characters, maximum)
- CLBnn is the local bit Clear Label (7 characters, maximum)
- SLBnn is the local bit Set Label (7 characters, maximum)
- PLBnn is the local bit Pulse Label (7 characters, maximum)

See *Table 11.4* for the three possible local bit switch configurations.

Local Bit 01

- Name (label) (14 characters maximum)
Clear Label (7 characters maximum)
Set Label (7 characters maximum)
Pulse Label (7 characters maximum)

NLB01 := _____
CLB01 := _____
SLB01 := _____
PLB01 := _____

Local Bit 02

- Name (label) (14 characters maximum)
Clear Label (7 characters maximum)
Set Label (7 characters maximum)
Pulse Label (7 characters maximum)

NLB02 := _____
CLB02 := _____
SLB02 := _____
PLB02 := _____

Local Bit 03

- Name (label) (14 characters maximum)
Clear Label (7 characters maximum)
Set Label (7 characters maximum)
Pulse Label (7 characters maximum)

NLB03 := _____
CLB03 := _____
SLB03 := _____
PLB03 := _____

Local Bit 04

- Name (label) (14 characters maximum)
Clear Label (7 characters maximum)
Set Label (7 characters maximum)
Pulse Label (7 characters maximum)

NLB04 := _____
CLB04 := _____
SLB04 := _____
PLB04 := _____

Local Bit 05

- Name (label) (14 characters maximum)
Clear Label (7 characters maximum)
Set Label (7 characters maximum)
Pulse Label (7 characters maximum)

NLB05 := _____
CLB05 := _____
SLB05 := _____
PLB05 := _____

Local Bit 06

- Name (label) (14 characters maximum)
Clear Label (7 characters maximum)
Set Label (7 characters maximum)
Pulse Label (7 characters maximum)

NLB06 := _____
CLB06 := _____
SLB06 := _____
PLB06 := _____

Local Bit 07

- Name (label) (14 characters maximum)
Clear Label (7 characters maximum)
Set Label (7 characters maximum)
Pulse Label (7 characters maximum)

NLB07 := _____
CLB07 := _____
SLB07 := _____
PLB07 := _____

Local Bit 08

Name (label) (14 characters maximum)
 Clear Label (7 characters maximum)
 Set Label (7 characters maximum)
 Pulse Label (7 characters maximum)

NLB08 := _____
CLB08 := _____
SLB08 := _____
PLB08 := _____

Local Bit 09

Name (label) (14 characters maximum)
 Clear Label (7 characters maximum)
 Set Label (7 characters maximum)
 Pulse Label (7 characters maximum)

NLB09 := _____
CLB09 := _____
SLB09 := _____
PLB09 := _____

Local Bit 10

Name (label) (14 characters maximum)
 Clear Label (7 characters maximum)
 Set Label (7 characters maximum)
 Pulse Label (7 characters maximum)

NLB10 := _____
CLB10 := _____
SLB10 := _____
PLB10 := _____

Local Bit 11

Name (label) (14 characters maximum)
 Clear Label (7 characters maximum)
 Set Label (7 characters maximum)
 Pulse Label (7 characters maximum)

NLB11 := _____
CLB11 := _____
SLB11 := _____
PLB11 := _____

Local Bit 12

Name (label) (14 characters maximum)
 Clear Label (7 characters maximum)
 Set Label (7 characters maximum)
 Pulse Label (7 characters maximum)

NLB12 := _____
CLB12 := _____
SLB12 := _____
PLB12 := _____

Local Bit 13

Name (label) (14 characters maximum)
 Clear Label (7 characters maximum)
 Set Label (7 characters maximum)
 Pulse Label (7 characters maximum)

NLB13 := _____
CLB13 := _____
SLB13 := _____
PLB13 := _____

Local Bit 14

Name (label) (14 characters maximum)
 Clear Label (7 characters maximum)
 Set Label (7 characters maximum)
 Pulse Label (7 characters maximum)

NLB14 := _____
CLB14 := _____
SLB14 := _____
PLB14 := _____

Local Bit 15

Name (label) (14 characters maximum)
Clear Label (7 characters maximum)
Set Label (7 characters maximum)
Pulse Label (7 characters maximum)

NLB15 := _____
CLB15 := _____
SLB15 := _____
PLB15 := _____

Local Bit 16

Name (label) (14 characters maximum)
Clear Label (7 characters maximum)
Set Label (7 characters maximum)
Pulse Label (7 characters maximum)

NLB16 := _____
CLB16 := _____
SLB16 := _____
PLB16 := _____

Report Settings

(Serial Port Command SET R)

Sequential Events Recorder (SER) Trigger Lists

See Sequential Events Recorder (SER) Report on page 12.39.

Sequential Events Recorder settings are comprised of four trigger lists. Each trigger list can include as many as 24 Relay Word bits (see *Table F.1*) delimited by commas. Enter NA to remove a list of these Relay Word bit settings.

SER Trigger List 1

SER1 := _____

SER Trigger List 2

SER2 := _____

SER Trigger List 3

SER3 := _____

SER Trigger List 4

SER4 := _____

Event Report Settings

See Standard 15/30/60-Cycle Event Reports on page 12.2.

Length of Event Report (15, 30, 60 cycles)

LER := _____

Length of Prefault in Event Report

PRE := _____

(1 to LER—1 cycle in 1-cycle steps)

Event Report Trigger SELOGIC Equation

ER := _____

Load Profile Settings

See Load Profile Report on page 8.47.

Load Profile List (15 elements max., enter NA to null)

LDLIST := _____

Load Profile Acquisition Rate (5,10,15,30,60 min)

LDAR := _____

NOTE: LDLIST may contain any elements identified by Table G.1 in the "Load Profile" column.

High-Impedance Fault (HIF) Event Report Settings

(Ordering Option)

See High-Impedance Fault (HIF) Event Reporting on page 12.47.

Length of HIF Event Report (2, 5, 10, 20 min)

HIFLER := _____

HIF Event Report Trigger SELOGIC Equation

HIFER := _____

Port n Settings

(Serial Ports 1, 2, 3 and F (4) Serial Port SET P n Command and Front Panel)

Make Port 1 settings only if the relay is ordered with the EIA-485 port.

Port F and Port 4 are the same front-panel serial port.

Port Enable Settings

Enable Port (Y, N)

EPORT := _____

NOTE: Setting EPORT = N completely disables the serial port, and hides all remaining port settings.

NOTE: The front-panel (Port F) EPORT setting controls both the EIA-232 serial port and the optional USB port.

NOTE: If the Access Jumper is not installed when EPORT is set to "N" on the front port and all other ports are disabled, or MAXACC < 2 on all enabled ports, the port can only be re-enabled via the HMI or by installing the Access Jumper and cycling power.

Protocol Selection

Protocol

PROTO := _____

(SEL, DNP, MOD, MBA, MBB, MB8A, MB8B, PMU)

NOTE: Modbus protocol (PROTO = MOD) cannot be selected for the front-panel serial port (Port F).

Set PROTO = SEL for standard SEL ASCII protocol. Refer to Section 10: Communications for details on SEL ASCII protocol.

Set PROTO = DNP for Distributed Network Protocol (DNP). As many as six DNP sessions are available, shared between the serial ports and the Ethernet port. Refer to Appendix E: DNP3 Communications for details on DNP protocol.

Set PROTO = MOD for Modbus communications. As many as three Modbus sessions are available, shared between the serial ports and the Ethernet port. Refer to Appendix K: Modbus RTU and TCP Communications for details on Modbus protocol.

Set PROTO = MBA, MBB, MB8A, or MB8B for MIRRORED BITS. Only one port can be set to MBA or MB8A at a time. Only one port can be set to MBB or MB8B at a time. Refer to Appendix D: MIRRORED BITS Communications for details on MIRRORED BITS.

Set PROTO = PMU for IEEE C37.118 Synchrophasors. You must first make Global setting EPMU = Y to make this setting available. See Appendix J: Synchrophasors for details.

Make the following setting when PROTO = SEL or DNP on Port 1, 2, 3, or F.

Maximum Access Level (0, 1, B, 2, C)

MAXACC := _____

NOTE: The MAXACC setting controls the availability of **ACC**, **BAC**, **ZAC**, and **CAL** commands on this port.

NOTE: MAXACC for Port F (only) can be set to 1, B, 2, or C, and affects both Serial Port F and the USB port.

SEL Protocol Settings

Make the following settings when PROTO = SEL.

Data Rate (300, 1200, 2400, 4800, 9600, 19200, 38400, 57600)

SPEED := _____

Data Bits (6, 7, 8)

:= _____

Parity (O, E, N) {Odd, Even, None}

:= _____

Stop Bits (1, 2)

:= _____

Enable Hardware Handshaking (Y, N)

:= _____

Set RTSCTS = Y to enable hardware handshaking. With RTSCTS = Y, the relay will not send characters until the CTS input is asserted. Also, if the relay is unable to receive characters, it deasserts the RTS line (see Hardware Handshaking on page 10.10).

NOTE: The RTSCTS setting is not available on Port 1.

Minutes to Port Time-out (0–30 minutes)

:= _____

Set T_OUT to the number of minutes of serial port inactivity for an automatic log out. Set T_OUT = 0 for no port time out.

Send Auto Messages to Port (Y, N)

:= _____

Set AUTO = Y to allow automatic messages at the serial port. See Serial Port and Telnet Session Automatic Messages on page 10.21.

Fast Operate Enable (Y, N)

:= _____

Set FASTOP = Y to enable binary Fast Operate messages at the serial port. Set FASTOP = N to block binary Fast Operate messages. Refer to Appendix I: Configuration, Fast Meter, and Fast Operate Commands for the description of the SEL-651R-2 Fast Operate commands.

DNP Settings

Make the following settings when PROTO = DNP.

Data Rate (300, 1200, 2400, 4800, 9600, 19200, 38400, 57600)

:= _____

Parity (O, E, N) {Odd, Even, None}

:= _____

Stop Bits (1, 2)

:= _____

Minutes to Port Time-out (0–30 minutes)

:= _____

Set T_OUT to the number of minutes of serial port inactivity for an automatic log out. Set T_OUT = 0 for no port time out. T_OUT applies to DNP virtual terminal only.

DNP Address (0–65519)

:= _____

DNP Address to Report to (0–65519)

:= _____

DNP Session Map (1–3)

:= _____

See Analog Inputs on page E.22 for DVARAI and DVARACE setting information.

Analog Input Default Variation (1–6)

:= _____

Analog Change Event Default Variation (N, 1–8)	DVARACE := _____
Class for Binary Event Data (0–3)	ECLASSB := _____
Class for Counter Event Data (0–3)	ECLASSC := _____
Class for Analog Event Data (0–3)	ECLASSA := _____
Class for Virtual Terminal Response Data (0–3)	ECLASSV := _____
Currents Scaling Decimal Places (0–3)	DECPLA := _____
Voltages Scaling Decimal Places (0–3)	DECPLV := _____
Miscellaneous Data Scaling Decimal Places (0–3)	DECPLM := _____
Make the following two settings when ECLASSA > 0.	
Amperes Reporting Dead Band Counts (0–32767)	ANADBA := _____
Volts Reporting Dead Band Counts (0–32767)	ANADBV := _____
Make the following setting when ECLASSA > 0 or ECLASSC > 0.	
Miscellaneous Data Reporting Dead Band Counts (0–32767)	ANADBM := _____
Minutes for Request Interval (I, M, 1–32767)	TIMERQ := _____
NOTE: TIMERQ = I: Disables time-sync requests and ignores syncs from master.	
NOTE: TIMERQ = M: Disables time-sync requests and processes time syncs from master.	
NOTE: TIMERQ = m = 1–32767: Relay requests a time-sync every m minutes.	
Seconds to Select/Operate Time-out (0.0–30.0 seconds in 0.1 second steps)	STIMEO := _____
Data Link Retries (0–15)	DRETRY := _____
Make the following setting when DRETRY > 0.	
Seconds to Data Link Time-out (0–5 seconds in 1 second steps)	DTIMEO := _____
Max Response Size (200–2411 in bytes)	RESPSZ := _____
Event Message Confirm Time-out (1–120 seconds in 1 second steps)	ETIMEO := _____
Make the following setting when ECLASSB > 0, ECLASSC > 0 or ECLASSA > 0.	
Enable Unsolicited Reporting (Y, N)	UNSOL := _____
Make the following nine settings when UNSOL = Y.	
Enable Unsolicited Reporting at Power-Up (Y, N)	PUNSOL := _____
Number of Class 1 Events to Transmit On (1–200)	NUM1EVE := _____
Oldest Class 1 Event to Transmit On (0.0–99999.0 seconds in 0.1 second steps)	AGE1EVE := _____
Number of Class 2 Events to Transmit On (1–200)	NUM2EVE := _____
Oldest Class 2 Event to Transmit On (0.0–99999.0 seconds in 0.1 second steps)	AGE2EVE := _____
Number of Class 3 Events to Transmit On (1–200)	NUM3EVE := _____

Oldest Class 3 Event to Transmit On
(0.0–99999.0 seconds in 0.1 second steps)

AGE3EVE := _____

Unsolicited Message Maximum Retry Attempts (2–10)

URETRY := _____

Unsolicited Message Offline Time-out
(OFF, 2–5000 seconds in 1 second steps)

UTIMEO := _____

NOTE: UTIMEO must be greater than ETIMEO.

Minimum Seconds from DCD to Transmit
(0.00–1.00 seconds in 0.01-second steps)

MINDLY := _____

Maximum Seconds from DCD to Transmit
(0.00–1.00 seconds in 0.01-second steps)

MAXDLY := _____

NOTE: MAXDLY must be greater than MINDLY.

Settle Time from RTS ON to Transmit
(OFF, 0.00–30.00 seconds in 0.01-second steps)

PREDLY := _____

Make the following setting when PREDLY ≠ OFF.

Settle Time from Transmit to RTS OFF
(0.00–30.00 seconds in 0.01-second steps)

PSTDLY := _____

Event Mode (SINGLE, MULTI)

EVEMODE := _____

Report Event Type (TRIP, ALL)

RPEVTYP := _____

Modem Connected to Port (Y, N)

MODEM := _____

Make setting MSTR when MODEM := Y.

Modem Startup String (30 characters maximum)

MSTR := _____

Make settings PH_NUM1, PH_NUM2, RETRY1, RETRY2, MDTIME, and MDRET when MODEM := Y and UNSOL := Y.

Phone number 1 for Dial-Out (30 characters maximum)

PH_NUM1 := _____

Phone Number 2 for Dial-Out (30 characters maximum; leave blank if not used)

PH_NUM2 := _____

Retry Attempts for Phone Number 1 Dial-Out (1–20)

RETRY1 := _____

Retry Attempts for Phone Number 2 Dial-Out (1–20)

RETRY2 := _____

Time to Attempt Dial (5–300 seconds)

MDTIME := _____

Time Between Dial-Out Attempts (5–3600 seconds)

MDRET := _____

See Appendix E: DNP3 Communications for full settings explanations and other required settings.

PMU Protocol Port Settings

Make the following settings when PROTO = PMU.

Data Rate (300, 1200, 2400, 4800, 9600, 19200, 38400, 57600) **SPEED** := _____

NOTE: Global Synchrophasor settings for message size and rate may restrict the minimum SPEED setting. See Appendix J: Synchrophasors for details.

Stop Bits (1, 2) **STOP** := _____

Enable Hardware Handshaking (Y, N) **RTSCTS** := _____

Set RTSCTS = Y to enable hardware handshaking. With RTSCTS = Y, the relay will not send characters until the CTS input is asserted. Also, if the relay is unable to receive characters, it deasserts the RTS line (see Hardware Handshaking on page 10.10).

NOTE: The RTSCTS setting is not available on Port 1.

Fast Operate Enable (Y, N) **FASTOP** := _____

Set FASTOP = Y to enable binary Fast Operate messages at the serial port. Set FASTOP = N to block binary Fast Operate messages. Refer to Appendix I: Configuration, Fast Meter, and Fast Operate Commands for the description of the SEL-651R-2 Fast Operate commands.

SEL MIRRORED BITS Protocol Settings

Make the following settings when PROTO = MBA, MBB, MB8A, MB8B.

Data Rate (300, 1200, 2400, 4800, 9600, 19200, 38400, 57600) **SPEED** := _____

Enable Hardware Handshaking (Y, N, MBT) **RTSCTS** := _____

Set RTSCTS = Y to enable hardware handshaking. With RTSCTS = Y, the relay will not send characters until the CTS input is asserted. Also, if the relay is unable to receive characters, it deasserts the RTS line (see Hardware Handshaking on page 10.10). See Appendix D: MIRRORED BITS Communications for information on the MBT setting choice.

NOTE: The RTSCTS setting is not available on Port 1. The MBT setting option is only available when PROTO = MBA or MBB, and SPEED = 9600.

MIRRORED BITS Transmit Identifier (1–4) **TXID** := _____

MIRRORED BITS Receive Identifier (1–4) **RXID** := _____

MIRRORED BITS Rx Bad Pickup Time (1–10000 seconds in 1 second steps) **RBADPU** := _____

PPM MIRRORED BITS Channel Bad Pickup (1–10000) **CBADPU** := _____

MIRRORED BITS Receive Default String (string of 1s, 0s, or Xs)
Display order: 87654321 **RXDFLT** := _____

MIRRORED BITS RMB1 Pickup Debounce Messages (1–8) **RMB1PU** := _____

MIRRORED BITS RMB1 Dropout Debounce Messages (1–8) **RMB1DO** := _____

MIRRORED BITS RMB2 Pickup Debounce Messages (1–8) **RMB2PU** := _____

MIRRORED BITS RMB2 Dropout Debounce Messages (1–8) **RMB2DO** := _____

MIRRORED BITS RMB3 Pickup Debounce Messages (1–8) **RMB3PU** := _____

MIRRORED BITS RMB3 Dropout Debounce Messages (1–8) **RMB3DO** := _____

MIRRORED BITS RMB4 Pickup Debounce Messages (1–8) **RMB4PU** := _____

MIRRORED BITS RMB4 Dropout Debounce Messages (1–8) **RMB4DO** := _____

MIRRORED BITS RMB5 Pickup Debounce Messages (1–8) **RMB5PU** := _____

MIRRORED BITS RMB5 Dropout Debounce Messages (1–8) **RMB5DO** := _____

MIRRORED BITS RMB6 Pickup Debounce Messages (1–8) **RMB6PU** := _____

MIRRORED BITS RMB6 Dropout Debounce Messages (1–8) **RMB6DO** := _____

MIRRORED BITS RMB7 Pickup Debounce Messages (1–8) **RMB7PU** := _____

MIRRORED BITS RMB7 Dropout Debounce Messages (1–8) **RMB7DO** := _____

MIRRORED BITS RMB8 Pickup Debounce Messages (1–8)

RMB8PU := _____

MIRRORED BITS RMB8 Dropout Debounce Messages (1–8)

RMB8DO := _____

See Appendix D: MIRRORED BITS Communications for full settings explanations and other required settings.

Modbus Protocol Settings

Make the following settings when PROTO = MOD)

Data Rate (300, 1200, 2400, 4800, 9600, 19200, 38400, 57600)

SPEED := _____

Parity (O, E, N) {Odd, Even, None}

PARITY := _____

Modbus Slave ID (1–247)

SLAVEID := _____

See Appendix K: Modbus RTU and TCP Communications for full settings explanations and other required settings.

Port 5 Settings

(Serial Port SET P 5 Command (for Ethernet Port 5, or 5A and 5B)

Port Enable Setting

Enable Port (Y, N)

EPORT := _____

NOTE: Setting EPORT = N completely disables the Ethernet port, and hides all remaining port settings.

Enable Port Security (Y, N)

EPORTSEC := _____

NOTE: Setting EPORTSEC = N disables any active MACsec communications and hides the MSECCKEY setting.

MACsec Commissioning Key (A = Auto, M = Manual,
S = Static)

MSECCKEY := _____

NOTE: By default, MSECCKEY = A.

Ethernet Port Settings

IP addresses are entered as zzz.yyy.xxx.www, where zzz = 1–126, 128–223; yyy = 0–255; xxx = 0–255;
www = 0–255.

Device IP Address (zzz.yyy.xxx.www)

IPADDR := _____

Subnet Mask (zzz.yyy.xxx.www)

SUBNETM := _____

Default Router (zzz.yyy.xxx.www)

DEFRTR := _____

NOTE: Setting DEFTR = 0.0.0.0 disables the default router.

Enable TCP Keep-Alive (Y, N)

ETCPKA := _____

TCP Keep-Alive is enabled with default range settings for PMU sessions even when ETCPKA = N.

Make the following three settings when ETCPKA = Y.

TCP Keep-Alive Idle Range (1–20 seconds in 1 second steps)

KAIDLE := _____

TCP Keep-Alive Interval Range
(1–20 seconds in 1 second steps)

KAINTV := _____

TCP Keep-Alive Count Range (1–20)

KACNT := _____

Make the following setting when the relay has dual Ethernet.

Operating Mode (FIXED, FAILOVER, SWITCHED, PRP)

NETMODE := _____

Make the following setting when NETMODE = FAILOVER.

Failover Time-out

(OFF, 0.10–65.00 seconds in 0.01-second steps)

FTIME := _____

Make the following setting when NETMODE = FIXED or FAILOVER.

Primary Net Port (A, B)

NETPORT := _____

Make the following three settings when NETMODE = PRP.

PRP Entry Timeout (400–10000 ms)

PRPTOUT := _____

PRP Destination Address LSB (0–255)

PRPADDR := _____

PRP Supervision TX Interval (1–10 seconds)

PRPINTV := _____

Make the following settings for each enabled port when the relay has dual 10/100BASE-T (copper).

Port 5A Speed (AUTO, 10, 100 Mbps)

NET5ASPD := _____

Port 5B Speed (AUTO, 10, 100 Mbps)

NET5BSPD := _____

Make the following setting when the relay has single 10/100BASE-T (copper).

Port 5 Speed (AUTO, 10, 100 Mbps)

NET5SPD := _____

Telnet Settings

Enable Telnet (Y, N)

ETELNET := _____

Make the following settings when ETELNET = Y.

Maximum Access Level (0, 1, B, 2, C)

MAXACC := _____

NOTE: The MAXACC setting controls the availability of the **ACC**, **BAC**, **ZAC**, and **CAL** commands in the Telnet session.

Telnet Port (23, 1025–65534)

TPORT := _____

Telnet Connect Banner (254 characters maximum. Use “\n” to create a new line).

TCBAN := _____

Telnet Port Time-out (1–30 minutes in 1 minute steps)

TIDLE := _____

Send Auto Messages to Port (Y, N)

AUTO := _____

Set AUTO = Y to allow automatic messages on the Telnet session (similar to serial port auto message—see Serial Port and Telnet Session Automatic Messages on page 10.21).

Fast Operate Enable (Y, N)

FASTOP := _____

Set FASTOP = Y to enable binary Fast Operate messages on the Telnet session. Set FASTOP = N to block binary Fast Operate messages. Refer to Appendix I: Configuration, Fast Meter, and Fast Operate Commands for the description of the SEL-651R-2 Fast Operate commands.

See Section 10: Communications for full settings explanations and other required settings.

File Transfer Protocol (FTP) Server Settings

Enable FTP (Y, N)

EFTPSERV := _____

Make the following settings when EFTPSERV = Y.

FTP User Name (20 characters maximum)

FTPUSER := _____

FTP Connect Banner (254 characters maximum) Use “\n” to
create a new line).

FTPCBAN :=

FTP Idle Timeout (5–255 minutes)

FTPIDLE := _____

Hypertext Transfer Protocol (HTTP) Web Server Settings

Enable HTTP Server (Y, N)

EHTTP := _____

Make the following settings when EHTTP = Y

HTTP Maximum Access Level (1, 2)

HTTPACC := _____

TCP/IP Port (1–65535)

HTTPPORT := _____

NOTE: HTTPPORT may not be set to reserved port numbers 20, 21, 102, 502, or the same as other settings listed in Table SET.1.

HTTP Connect Banner (254 characters maximum) Use “\n” to
create a new line).

HTTPBAN :=

HTTP Web Server Timeout (1–30 minutes in 1 minute steps)

HTTPIDLE := _____

Firmware Upgrade Front-Panel Confirmation (Y, N)

FWFPC := _____

IEC 61850 Protocol Settings

Ordering Option.

Enable IEC 61850 Protocol (Y, N)

E61850 := _____

Make the following setting when E61850 = Y.

Enable IEC 61850 GSE (Y, N)

EGSE := _____

Enable MMS File Services (Y, N)

EMMSFS := _____

Ethernet DNP Settings

Enable DNP Sessions (0–6)

EDNP := _____

Make the following settings when EDNP > 0.

DNP TCP and UDP Port (1–65534)

DNPNUM := _____

NOTE: DNPNUM may not be set to reserved port numbers 20, 21, 102, 502, or the same as other settings listed in Table SET.1.

DNP Address (0–65519)

DNPADR := _____

DNP Master n Settings

Repeat for n = 1-6; as high as EDNP Value.

Make the following settings when EDNP > 0.

IP Address (zzz.yyy.xxx.www)

DNPIPn := _____

NOTE: The DNP IP address of each session (DNPIP1, DNPIP2, etc.) must be unique.

Transport Protocol (UDP, TCP)

DNPTRn := _____

Make the following setting when DNPTLn = UDP.

UDP Response Port (REQ, 1-65534)

DNPUDPn := _____

NOTE: DNPUDPn = REQ directs response to same port message was received from.

DNP Address to Report to (0-65519)

REPADRn := _____

DNP Session Map (1-3)

DNPMAPn := _____

See Analog Inputs on page E.22 for DVARAIn and DVARACEn setting information.

Analog Input Default Variation (1-6)

DVARAIn := _____

Analog Change Event Default Variation (N, 1-8)

DVARACEn := _____

Class for Binary Event Data (0-3)

ECLASSBn := _____

Class for Counter Event Data (0-3)

ECLASSCn := _____

Class for Analog Event Data (0-3)

ECLASSAn := _____

Currents Scaling Decimal Places (0-3)

DECPLAn := _____

Voltages Scaling Decimal Places (0-3)

DECPLVn := _____

Miscellaneous Data Scaling Decimal Places (0-3)

DECPLMn := _____

Make the following two settings when ECLASSAn > 0.

Amperes Reporting Dead Band Counts (0-32767)

ANADBAAn := _____

Volts Reporting Dead Band Counts (0-32767)

ANADBVin := _____

Make the following setting when ECLASSAn > 0 or ECLASSCn > 0.

Miscellaneous Data Reporting Dead Band Counts (0-32767)

ANADBMn := _____

Minutes for Request Interval (I, M, 1-32767)

TIMERQn := _____

NOTE: TIMERQn = I: Disables time-sync requests and ignores syncs from master.

NOTE: TIMERQn = M: Disables time-sync requests and processes time syncs from master.

NOTE: TIMERQn = m = 1-32767: Relay shall request a time-sync every m minutes.

Seconds to Select/Operate Time-out

STIMEOn := _____

(0.0-30.0 seconds in 0.1 second steps)

Make the following setting when DNPTLn = TCP.

Seconds to Send Data Link Heartbeat

DNPINAn := _____

(0-7200 seconds in 1 second steps)

Event Message Confirm Time-out

ETIMEOn := _____

(1-120 seconds in 1 second steps)

Make the following setting when ECLASSBn > 0, ECLASSCn > 0, or ECLASSAn > 0.

Enable Unsolicited Reporting (Y, N)

UNSOLn := _____

Make the following five settings when UNSOLn = Y.

Enable Unsolicited Reporting at Power-Up (Y, N)

PUNSOLn := _____

Number of Class 1 Events to Transmit On (1–200)

NUM1EVE_n := _____

Oldest Class 1 Event to Tx On

(0.0–99999.0 seconds in 0.1 second steps)

AGE1EVE_n := _____

Number of Class 2 Events to Transmit On (1–200)

NUM2EVE_n := _____

Oldest Class 2 Event to Tx On

(0.0–99999.0 seconds in 0.1 second steps)

AGE2EVE_n := _____

Number of Class 3 Events to Transmit On (1–200)

NUM3EVE_n := _____

Oldest Class 3 Event to Tx On

(0.0–99999.0 seconds in 0.1 second steps)

AGE3EVE_n := _____

Unsolicited Message Max Retry Attempts (2–10)

URETRY_n := _____

Unsolicited Message Offline Time-out

(2–5000 seconds in 1 second steps)

UTIMEOn := _____

NOTE: UTIMEOn must be greater than ETIMEOn.

Event Mode (SINGLE, MULTI)

EVE MODE_n := _____

Report Event Type (TRIP, ALL)

RPEV TYP_n := _____

Ethernet Synchrophasor Settings

Make the following settings when Global settings EPMU = Y.

Enable PMU Processing (Y, N)

EPMIP := _____

PMU Output 1 Settings

Make the following setting when EPMIP = Y.

PMU Output 1 Transport Scheme
(OFF, TCP, UDP_S, UDP_T, UDP_U)

PMOTS1 := _____

Make the following settings when PMOTS1 ≠ OFF.

PMU Output 1 Client IP (Remote) Address (zzz.yyy.xxx.www) **PMOIPA1** := _____

NOTE: PMOIPA1 cannot be set to the same address as IPADDR. IP addresses from 224.0.0.1 through 239.255.255.255 are also valid when PMOTS1 = UDP_S. IP address 255.255.255.255 is also valid when PMOTS1 = UDP_S or TCP.

Make the following setting when PMOTS1 ≠ UDP_S.

PMU Output 1 TCP/IP (Local) Port Number (1–65534)

PMOTCP1 := _____

NOTE: PMOTCP1 cannot be set to the same number as PMOTCP2.

NOTE: PMOTCP1 cannot be set to 20, 21, 102, 502, or the same as the other settings listed in Table SET.1.

Make the following setting when PMOTS1 = UDP_S, UDP_T, or UDP_U.

PMU Output 1 UDP/IP Data (Remote) Port Number (1–65534)

PMOUDP1 := _____

PMU Output 2 Settings

Make the following setting when EPMIP = Y (and E61850 = N on relays ordered with IEC 61850 protocol).

PMU Output 2 Transport Scheme
(OFF, TCP, UDP_S, UDP_T, UDP_U) **PMOTS2** := _____

Make the following settings when PMOTS2 ≠ OFF.

PMU Output 2 Client IP (Remote) Address (zzz.yyy.xxx.www) **PMOIPA2** := _____

NOTE: PMOIPA2 cannot be set to the same address as IPADDR. IP addresses from 224.0.0.1 through 239.255.255.255 are also valid when PMOTS2 = UDP_S. IP address 255.255.255.255 is also valid when PMOTS2 = UDP_S or TCP.

Make the following setting when PMOTS2 ≠ UDP_S.

PMU Output 2 TCP/IP (Local) Port Number (1–65534) **PMOTCP2** := _____

NOTE: PMOTCP2 cannot be set to the same number as PMOTCP1.

NOTE: PMOTCP2 cannot be set to 20, 21, 102, 502, or the same as the other settings listed in Table SET.1.

Make the following setting when PMOTS2 = UDP_S, UDP_T, or UDP_U.

PMU Output 2 UDP/IP Data (Remote) Port Number (1–65534) **PMOUDP2** := _____

Ethernet Modbus Settings

Enable Modbus (0–3) **EMODBUS** := _____

NOTE: Setting EMODBUS cannot be set (must remain EMODBUS := 0) if more than three Ethernet DNP sessions are enabled (EDNP > 3).

Make the following settings when EMODBUS ≥ 1.

Ethernet Modbus Settings: Master 1

IP Address (zzz.yyy.xxx.www) **MODIP1** := _____

NOTE: MODIP1, MODIP2, and MODIP3 cannot share an address (except 0.0.0.0).

Modbus Session Time-out (15–900 seconds in 1 second steps) **MTIMEO1** := _____

Make the following settings when EMODBUS ≥ 2.

Ethernet Modbus Settings: Master 2

IP Address (zzz.yyy.xxx.www) **MODIP2** := _____

NOTE: MODIP1, MODIP2, and MODIP3 cannot share an address (except 0.0.0.0).

Modbus Session Time-out (15–900 seconds in 1 second steps) **MTIMEO2** := _____

Make the following settings when EMODBUS = 3.

Ethernet Modbus Settings: Master 3

IP Address (zzz.yyy.xxx.www) **MODIP3** := _____

NOTE: MODIP1, MODIP2, and MODIP3 cannot share an address (except 0.0.0.0).

Modbus Session Time-out (15–900 seconds in 1 second steps) **MTIMEO3** := _____

SNTP Client Protocol Settings

Enable SNTP Client (OFF, UNICAST, MANYCAST, BROADCAST) **ESNTP** := _____

Make the following settings when ESNTP ≠ OFF.

Primary Server IP Address (zzz.yyy.xxx.www)

SNTPPSIP := _____

NOTE: To accept updates from any server when ESNTP = BROADCAST, set SNTPPSIP to 0.0.0.0. Only IP addresses in the range 224.0.0.1 through 239.255.255.255 are valid when ESNTP = ANYCAST.

Make the following setting when ESNTP = UNICAST.

Backup Server IP Address (zzz.yyy.xxx.www)

SNTPBSIP := _____

SNTP IP (Local) Port Number (1–65534)

SNTPPORT := _____

NOTE: SNTPPORT cannot be set to the same value as DNPNUM when EDNP > 0.

SNTP Update Rate (15–3600 seconds in 1 second steps)

SNTPRATE := _____

Make the following setting when ESNTP = UNICAST or ANYCAST.

SNTP Timeout (5–20 seconds in 1 second steps)

SNTPTO := _____

NOTE: SNTPTO must be less than setting SNTPRATE.

Port Number Settings Must Be Unique

When making the SEL-651R-2 Port 5 settings, port number settings cannot be used for more than one protocol. The relay checks all of the settings shown in *Table SET.1* before saving changes. If a port number is used more than once, the relay will display an error message, and return to the first setting that contains the duplicate value.

Table SET.1 Port Number Settings That Must Be Unique

Setting	Name	Setting Required When...
TPORT	Telnet Port	ETELNET = Y
HTTPPORT	TCP/IP Port	EHTTP = Y
DNPNUM	DNP TCP and UDP Port	EDNP > 0
PMOTCP1	PMU Output 1 TCP/IP (Local) Port Number	PMOTS1 = TCP, UDP_T, or UDP_U
PMOTCP2	PMU Output 2 TCP/IP (Local) Port Number	PMOTS2 = TCP, UDP_T, or UDP_U

Section 10

Communications

Introduction

The SEL-651R-2 Recloser Control has as many as seven communications ports as shown in *Table 10.1*. Use the communications ports to establish local and remote communications with the relay using numerous communications protocols.

Table 10.1 SEL-651R-2 Communications Ports

Port Number	Type	Location
1	EIA-485 Serial	
2	EIA-232 Serial	
3	EIA-232 Serial	
4 or F	EIA-232 Serial	For the locations of the communications ports, see <i>Figure 2.4</i> and <i>Figure 2.5</i> for dual-door enclosure models, and <i>Figure 2.8</i> for single-door enclosure models.
5	Single Ethernet	Note: When the SEL-651R-2 is ordered with the Dual Ethernet option, Port 5 is replaced by Ports 5A and 5B.
5A/5B	Dual Ethernet	
N/A	USB	

The first part of this section shows how to establish local communications with the relay using serial, USB, Ethernet ports and the SEL ASCII communications protocol, or the built-in web server. Other parts of this section provide reference information to help you use recloser control communications ports to establish local and remote communications for engineering access, SCADA communications, teleprotection, and synchrophasor data collection. Use of actual communications protocols such as IEC 61850, DNP, Modbus, or SEL MIRRORED BITS communications is covered in various appendices of this manual.

Establishing Communications Using a Serial Port

Use the front serial port and any terminal emulation program or the terminal emulation feature in ACCELERATOR QuickSet SEL-5030 Software to begin communicating with the relay. Connect an SEL-C234 or SEL-C662 cable between the relay and a personal computer. The serial port default communications parameters are:

- Data Rate = 9600
- Data Bits = 8
- Parity = N
- Stop Bits = 1

Use the **SET P** command to change the recloser control communications port parameters.

Establishing Communications Through Use of the USB Port

USB Port Overview

The USB port has no settings and is faster than the serial ports, especially for operations requiring transport of large blocks of data such as long event reports or firmware upgrades.

Each time you connect a relay to your PC USB port, Windows determines if a driver has already been installed and is ready for use. There are three possibilities:

1. Connect a PC for the first time to a relay USB port.

Windows launches the **Found New Hardware Wizard**. The wizard guides you through the USB driver installation process and creates a new virtual COM port (e.g., COM 4).

See *Detailed Instructions for USB Port Driver Installation* below before connecting the relay to your PC USB port.

2. Reconnect a PC to a relay USB port by using a different physical USB port on a PC (i.e., same PC, different physical USB port on the PC).

Windows launches the **Found New Hardware Wizard**. Select **Install the software automatically (Recommended)** and click **Next**. Windows locates the required INF file and driver and creates a new virtual COM port (e.g., COM 5).

Windows creates a new virtual COM port (e.g., COM 6, COM 7) each time you connect a relay to a physical USB port that has not previously been connected to a relay. The virtual COM port number remains associated with the same physical USB port until you uninstall the driver.

3. Reconnect a PC to a relay USB port using a physical USB port on the PC that has already been connected to a relay (i.e., same PC, same physical USB port on the PC).

Windows recognizes that the driver is already installed and creates the same virtual COM port created the first time you connected a relay to that particular physical USB port (e.g., COM 4). No action is required on your part.

The USB driver exposes normal communications port settings to the personal computer operating system, such as data rate, parity, etc. to maintain compatibility with many PC applications. Changing these settings in the PC does not change how the recloser control USB port operates. You may use a PC Terminal Emulator program or dedicated software to connect to the SEL-651R-2 via USB port. The USB port offers a subset of the functionality of a standard serial port. See *Table 10.7* for details.

USB uses a connection-based protocol. Under certain circumstances, such as power cycling the relay, the USB connection may be terminated. If the USB connection is terminated it may be necessary to reconnect to the relay by using the PC application software, or disconnect and then reconnect the USB connector at either the PC or the relay.

QuickSet is more tolerant of unexpected USB device disconnections than most other PC applications. While using QuickSet, it is possible to disconnect the USB cable from one relay and move it to another relay without the need to restart the application, reselect the COM port, or even disconnect and reconnect at the application level.

Detailed Instructions for USB Port Driver Installation

The following detailed instructions for USB driver installation are specifically for the Windows XP operating system. Some steps may be different and some screens may be changed for other Windows operating systems. For USB driver installation instructions for Windows 7, see the SEL-651R-2 product page at selinc.com/products/651R/.

- Step 1. Retrieve the USB driver file “SEL Fast CDC USB Device.INF” from the SEL-651R-2 product page on the SEL website (selinc.com) or from the QuickSet Installation CD. Place the INF file in any convenient directory, such as C:\SEL\Drivers\Relay_USB.
- Step 2. Connect the relay to your PC with an SEL-C664 cable, or any standard A to B USB cable. Your PC will recognize that a new device has been connected and will start the **Found New Hardware Wizard**. Select **No, not this time** and click **Next**. Some Windows XP systems will skip this screen and go to the screen shown in *Step 3*.


NOTE: The SEL-651R-2 USB driver is different than the driver used for the SEL-C662 (EIA-232 serial-to-USB converter cable) and the driver used for the SEL-2440 Discrete Programmable Automation Controller.




Step 3. Select **Install from a list or specific location (Advanced)**. Click **Next**.



Step 4. Select **Don't search. I will choose the driver to install**. Click **Next**.



- Step 5. If prompted for a hardware type, select **Ports (COM & LPT)** and click **Next**. Some Windows XP systems will skip this screen and go to the next screen.




- Step 6. If necessary, click the **Have Disk** button and direct the wizard to the folder containing the INF file you copied to your local drive in *Step 1*. After you locate the INF file, the **Found New Hardware Wizard** will return to the screen shown below. Verify the selected **Model** is **SEL Fast CDC USB Device**. Click **Next**.




- Step 7. If Windows warns that the driver has not passed Windows Logo testing, verify that the name **SEL Fast CDC USB Device** matches the Model selected in *Step 6*, and then click **Continue Anyway**.

- Step 8. Wait while the wizard installs the driver software.

Step 9. Click **Finish** to finish the installation process.



The USB port driver is now installed and a new virtual COM port (e.g., COM 4) is ready for use. To see what virtual COM port has been created, launch any communications program that allows selection of a COM port and view the available ports, or go to the Windows Device Manager and inspect the available COM ports as shown below. Use Device Manager to verify which virtual COM port is associated with a particular physical USB port. Device Manager updates the available COM ports each time a cable is inserted or removed.



To test the USB port and the newly installed driver follow these steps:

Step 1. Launch QuickSet and select **Communications > Parameters** from the menu or click the **Communications Parameters** icon from the opening screen. See *Section 3: PC Software* for more information on QuickSet. Select the new COM port created by the driver installation process, e.g., COM 4 in the screen capture. Ignore other settings like parity and data rate. They have no effect on how the USB port operates and are only presented to the operating system to retain compatibility with certain applications.

- Step 2. Select **Communications > Terminal** from the menu, or click the terminal icon on the tool bar. Log into the relay normally. The USB port should work similarly to an EIA-232 port, only much faster. See *Table 10.7* for a list of features available from the USB port.

Establishing Communications Using an Ethernet Port and Telnet or the Web Server

NOTE: Telnet and the web server work with other NETMODE settings also, but NETMODE := SWITCHED is easiest to begin communications. The relay hides setting NETMODE when equipped with a single Ethernet port.

NOTE: The SEL-651R-2 is designed to prioritize power system protection. If the device is unable to process all traffic through an Ethernet port, the port may not operate as designed, but power system protection will continue to operate as designed.

Factory-default settings for the Ethernet ports disable all Ethernet protocols except PING. Enable the Telnet and web server protocols with the **SET P 5** command using any of the serial ports or the USB port. Command **SET P 5** accesses settings for Ethernet ports on the SEL-651R-2: Port 5, or Ports 5A and 5B (when ordered with the Dual Ethernet option).

See *SHO Command (Show/View Settings)* for a sample of the **SHO P 5** command, with factory-default settings. See *Port 5 Settings on page SET.78* for the Port 5 settings sheets.

Make the following settings using the **SET P 5** command:

- IPADDR := IP Address assigned by network administrator
- SUBNETM := Subnet mask assigned by network administrator
- DEFTRT := Default router IP Address assigned by network administrator
- NETMODE := SWITCHED (available with dual Ethernet ports)
- ETELNET := Y
- EHTTP := Y

Leave all other settings at their default values.

Connect an Ethernet cable between your PC or a network switch and any Ethernet port on the relay. Verify that the amber **Link** LED illuminates on the connected relay port. Many computers and most Ethernet switches support auto crossover, so nearly any CAT5 Ethernet cable with RJ45 connectors, such as an SEL-C627, will work. When the computer does not support auto crossover, use a crossover cable, such as an SEL-C628. For fiber-optic Ethernet ports use an SEL-C807 62.5- μ m fiber-optic cable with LC connectors. If your relay is equipped with dual Ethernet ports, connect to either port. Use a Telnet application or QuickSet on the host PC to communicate with the relay. To terminate a Telnet session, use the command **EXI <Enter>** from any access level.


Launch a web browser and navigate to <http://IPADDR>, where IPADDR is the Port 5 IPADDR setting. To terminate the session, close the web browser.

Using Redundant Ethernet Ports

The SEL-651R-2 is optionally equipped with two Ethernet ports. Use two Ethernet ports in redundant network architectures, or force the relay to use a single Ethernet port even though it is equipped with two ports.

Redundant Ethernet Network Using SWITCHED Mode

Make Port 5 setting NETMODE := SWITCHED to activate the internal Ethernet switch. The internal switch connects a single Ethernet stack inside the relay to the two external Ethernet ports. The combination of relay and internal switch operate the same as if a single Ethernet port on a relay were connected to an external unmanaged Ethernet switch. Use the internal switch to create “self-healing rings” as shown in *Figure 10.1*.

**Figure 10.1 Self-Healing Ring Using Internal Ethernet Switch**


Using this topology the network can still connect to any relay even if another relay, cable, or switch fails. The external managed network switches select which of the two relay Ethernet ports are used for what purpose. That selection is invisible to the relay and does not require special relay configuration (other than making setting NETMODE = SWITCHED).

Redundant Ethernet Network Using FAILOVER Mode

Make the following settings in Port 5 to configure the relay for FAILOVER mode.

- NETMODE := FAILOVER
- FTIME := desired timeout for the active port before failover to the backup port (0.10–65.00 seconds and OFF)
- NETPORT := the preferred network interface (A for Port 5A, B for Port 5B)

Use the internal failover switch to connect the relay to redundant networks as shown in *Figure 10.2*.

**Figure 10.2 Failover Network Topology**

On startup the relay communicates using the primary network interface selected by the NETPORT setting. If the relay detects a link failure on the primary interface and the link status on the standby interface is healthy, the relay activates the standby network interface after time FTIME. If the link status on the primary interface returns to normal before time FTIME, the failover timer resets and operation continues on the primary network interface.

Setting FTIME = OFF allows fast port switching (with no intentional delay). Fast port switching can occur within one processing interval (typically 4 to 5 ms) and can help with IEC 61850 GOOSE performance.

After failover, while communicating via the standby interface, if the relay detects a link failure on the standby interface and the link status on the primary interface is healthy, the relay activates the primary network interface after time FTIME. The choice of active port is re-evaluated after settings are changed or the relay is restarted.

Network Connection Using Fixed Connection Mode

Network Connection Using PRP Connection Mode

Force the relay to use a single Ethernet port even when it is equipped with two Ethernet ports by making settings NETMODE = FIXED. When NETMODE = FIXED, only the interface selected by NETPORT is active. The other interface is disabled.

Parallel Redundancy Protocol (PRP) is part of an IEC standard for high availability automation networks (IEC 62439-3). The purpose of the protocol is to provide seamless recovery from any single Ethernet network failure.

The basic concept is that the Ethernet network and all traffic are fully duplicated with the two copies operating in parallel.

Make the following settings in Port 5 to configure the relay for PRP mode.

- NETMODE = PRP
- PRPTOUT = desired timeout for PRP frame entry
- PRPADDR = PRP destination MAC address LSB (least significant byte of “01-15-4E-00-01-XX,” converted to decimal and entered as 0–255)
- PRPINTV = desired supervision frame transmit interval

When NETMODE is not set to PRP, the following settings are hidden.

Table 10.2 PRP Settings

Setting Name	Range	Units	Default Value	Setting Description
PRPTOUT	400–10000	ms	500	PRP Entry Timeout
PRPADDR	0–255		0	The multicast MAC address of PRP supervision frames is 01-15-4E-00-01-XX where XX is specified by this setting in decimal notation as 0–255.
PRPINTV	1–10	seconds	2	PRP Supervision TX Interval

Ethernet Status Relay Word Bits

The SEL-651R-2 Ethernet status is available through the Relay Word bits shown in *Table 10.3*.

Table 10.3 Ethernet Status Indicators (Sheet 1 of 2)

Relay Word Bit	Available by Relay Model	Description	Valid When
LINK5	Single Ethernet	Asserts when a valid Ethernet link is detected on Port 5	Port 5 setting EPORT := Y
LINK5A	Dual Ethernet	Asserts when a valid Ethernet link is detected on Port 5A	Port 5 setting EPORT := Y

Table 10.3 Ethernet Status Indicators (Sheet 2 of 2)

Relay Word Bit	Available by Relay Model	Description	Valid When
LINK5B	Dual Ethernet	Asserts when a valid Ethernet link is detected on Port 5B	Port 5 setting EPORT := Y
LNKFAIL	Single or Dual Ethernet	Asserts when the active port is down	Port 5 setting EPORT := Y
P5ASEL	Dual Ethernet	Asserts when Port 5A is selected	Port 5 setting NETMODE := FAILOVER
P5BSEL	Dual Ethernet	Asserts when Port 5B is selected	Port 5 setting NETMODE := FAILOVER

Port Connectors and Communications Cables

Hardware Handshaking

All EIA-232 serial ports support RTS/CTS hardware handshaking. RTS/CTS handshaking is not supported on the EIA-485 Serial Port 1.

To enable hardware handshaking, use the **SET P** command (or front-panel **SET** pushbutton) to set RTSCTS := Y. Disable hardware handshaking by setting RTSCTS := N.

- If RTSCTS := N, the relay permanently asserts the RTS line.
- If RTSCTS := Y, the relay deasserts RTS when it is unable to receive characters.
- If RTSCTS := Y, the relay does not send characters until the CTS input is asserted.

Communications Port Pinouts

Figure 10.3 and Table 10.4–Table 10.6 show the functions of the pins and terminals of the serial ports.




Figure 10.3 DB-9 Connector Pinout for EIA-232 Serial Ports

Table 10.4 Pinout Functions for EIA-232 Serial Ports 2, 3, and F

Pin	Port 2	Port 3	Port F
1	N/C or +5 Vdc ^a	N/C or +5 Vdc ^a	N/C
2	RXD	RXD	RXD
3	TXD	TXD	TXD
4	+IRIG-B	N/C	N/C
5, 9	GND	GND	GND
6	-IRIG-B	N/C	N/C
7	RTS	RTS	RTS
8	CTS	CTS	CTS

^a See Serial Port Voltage Jumpers on page 2.56.

Table 10.5 Terminal Functions for EIA-485 Serial Port 1

Terminal	Function
1	+TX
2	-TX
3	+RX
4	-RX
5	SHIELD

Table 10.6 Serial Communications Port Pin/Terminal Function Definitions

Pin Function	Definition
N/C	No Connection
+5 Vdc (0.5 A combined limit)	5 Vdc Power Connection
RXD, RX	Receive Data
TXD, TX	Transmit Data
IRIG-B	IRIG-B Time-Code Input
GND	Ground
SHIELD	Shielded Ground
RTS	Request To Send
CTS	Clear To Send

IRIG-B

Demodulated IRIG-B time code can be input into the IRIG-B BNC connector on the SEL-651R-2 rear panel (see *Figure 2.5* and *Figure 2.9*). Connect the IRIG-B BNC input to a high-quality time source such as the SEL-2401 Satellite Synchronized Clock to enable microsecond accurate time synchronization and to enable the SEL-651R-2 to create C37.118 Synchrophasors (see *Appendix J: Synchrophasors*).

Demodulated IRIG-B time code can be input into Serial Port 2 (pin functions +IRIG-B and -IRIG-B; see *Table 10.4*). This is handled adeptly by connecting Serial Port 2 of the SEL-651R-2 to an SEL-2032 by using an SEL-C273A cable (see cable diagrams that follow in this section).

If IRIG-B is input at both Serial Port 2 and the IRIG-B BNC connector, the relay uses the IRIG-B time code received on the BNC connector.

Simple Network Time Protocol (SNTP) can act as a reduced-accuracy backup to IRIG-B. See *Simple Network Time Protocol (SNTP)* for more information on configuring SNTP.

Relay Word Bit TIRIG

TIRIG asserts when the relay time is based on an IRIG-B time source. If the relay is not synchronized to a connected IRIG-B time source, TIRIG deasserts. See *Configuring High-Accuracy Timekeeping on page J.21* for more details on TIRIG.

Relay Word Bit TSOK

TSOK asserts to indicate that the IRIG-B time source is of sufficient accuracy for synchrophasor measurement (see *Appendix J: Synchrophasors*).

Communications Cables

The following cable diagrams show several types of communications cables that connect the SEL-651R-2 to other devices. These and other cables are available from SEL. Contact the factory for more information.

The 1300 nm fiber-optic Ethernet ports are designed for 62.5 μm fiber with LC connectors. The total link budget is 11 dB. See the *Fiber-Optic Products and Applications Data Sheet* at selinc.com for instructions on how to calculate fiber system losses.

SEL-651R-2 to Computer

Cable SEL-C234

SEL-651R-2	*DTE Device	
9-Pin Male	9-Pin Female	
"D" Subconnector	"D" Subconnector	
Pin		Pin
<u>Func.</u>	<u>Pin #</u>	<u>Pin #</u>
RXD	2	3
TXD	3	2
GND	5	5
CTS	8	8
		7
		1
		4
		6
		TXD
		RXD
		GND
		CTS
		RTS
		DCD
		DTR
		DSR

*DTE = Data Terminal Equipment (Computer, Terminal, etc.)

Cable SEL-C227A


SEL-651R-2	*DTE Device	
9-Pin Male	25-Pin Female	
"D" Subconnector	"D" Subconnector	
Pin		Pin
<u>Func.</u>	<u>Pin #</u>	<u>Pin #</u>
GND	5	7
TXD	3	3
RXD	2	2
GND	9	1
CTS	8	4
		5
		6
		8
		20
		GND
		RTS
		CTS
		DSR
		DCD
		DTR


*DTE = Data Terminal Equipment (Computer, Terminal, etc.)

Cable SEL-C664



SEL-651R-2 to Network





SEL-651R-2 to Modem

Cable SEL-C222

<u>SEL-651R-2</u>			<u>**DCE Device</u>	
9-Pin Male			25-Pin Female	
"D" Subconnector			"D" Subconnector	
Pin			Pin	
<u>Func.</u>	<u>Pin #</u>		<u>Pin #</u>	
GND	5	—————	7	GND
TXD	3	—————	2	TXD (IN)
RTS	7	—————	20	DTR (IN)
RXD	2	—————	3	RXD (OUT)
CTS	8	—————	8	CD (OUT)
GND	9	—————	1	GND

**DCE = Data Communications Equipment (Modem, etc.)

SEL-651R-2 to SEL-3530-4 RTAC

Cable SEL-C273A

<u>SEL-3530-4 RTAC</u>			<u>SEL-651R-2</u>	
9-Pin Male			9-Pin Male	
"D" Subconnector			"D" Subconnector	
Pin			Pin	
<u>Func.</u>	<u>Pin #</u>		<u>Pin #</u>	
RXD	2	—————	3	TXD
TXD	3	—————	2	RXD
IRIG+	4	—————	4	IRIG+
GND	5	—————	5	GND
IRIG-	6	—————	6	IRIG-
RTS	7	—————	8	CTS
CTS	8	—————	7	RTS

SEL-651R-2 to SEL Communications Processor or SEL-2100

Cable SEL-C273A

SEL Communications Processors and SEL-2100		SEL-651R-2	
Pin	Func.	Pin #	Pin
9-Pin Male	"D" Subconnector	9-Pin Male	"D" Subconnector
Pin	Func.	Pin #	Pin
RXD	2	3	TXD
TXD	3	2	RXD
IRIG+	4	4	IRIG+
GND	5	5	GND
IRIG-	6	6	IRIG-
RTS	7	8	CTS
CTS	8	7	RTS

For long-distance communications as far as 500 meters and for electrical isolation of communications ports, use the SEL-2800 family of Fiber-Optic Transceivers. For IRIG-B connections and cable details, refer to the instruction manuals for the SEL-2407 Satellite-Synchronized Clock, SEL-2401 Satellite-Synchronized Clock, or other clocks. Contact SEL for more details on these devices.

Communications Protocols

The SEL-651R-2 supports many communications protocols, as shown in *Table 10.7*.

Table 10.7 Supported SEL-651R-2 Communications Protocols

	Port 1 EIA-485	Port 2 EIA-232	Port 3 EIA-232	Port 4, F EIA-232	USB	5, 5A, 5B Ethernet	Section
DNP3 L2	X	X	X	X		X	<i>Appendix E</i>
IEC 61850						X ^a	<i>Appendix L</i>
Modbus	X	X	X			X	<i>Appendix K</i>
FTP						X	<i>Section 10</i>
Telnet						X	<i>Section 10</i>
Web Server (HTTP)						X	<i>Section 10</i>
C37.118 Synchrophasors	X	X	X	X		X	<i>Appendix J</i>
SNTP						X	<i>Section 10</i>
SEL ASCII and Compressed ASCII	X	X	X	X	X	Telnet	<i>Section 10,</i> <i>Appendix C</i>
SEL Fast Operate	X	X	X	X		Telnet	<i>Appendix I</i>
Other SEL Fast Message (Meter, SER,...)	X	X	X	X	X	Telnet	<i>Appendix I,</i> <i>Appendix H</i>
SEL MIRRORED BITS	X	X	X	X			<i>Appendix D</i>

^a Available on units with dual Ethernet ports or a single fiber Ethernet port.

SEL ASCII, Compressed ASCII, and Fast protocols are available when the serial port PROTO setting is SEL, or when using Telnet.

Session Limits

The SEL-651R-2 supports multiple simultaneous sessions of many of the protocols listed in *Table 10.7*. The number of allowed protocol sessions depends on what other protocols are enabled, as shown in *Table 10.8*.

Table 10.8 Protocol Session Limits

Protocol	Sessions Supported ^a
DNP3	The relay supports six total DNP sessions (combined serial and Ethernet sessions).
IEC 61850	The relay supports six simultaneous sessions of MMS.
Modbus	The relay supports three total Modbus sessions (combined serial and Ethernet). No Port 5 Ethernet Modbus sessions can take place (Port 5 Ethernet Modbus setting EMODBUS must remain EMODBUS := 0) if more than three Ethernet DNP sessions are enabled (Port 5 Ethernet DNP setting EDNP > 3).
FTP	The relay supports one session of File Transfer Protocol on Port 5.
Telnet	The number of available simultaneous Telnet sessions depends on Port 5 relay settings E61850, EHTTP (read-only web server), EDNP (DNP over Ethernet), and EMODBUS (Modbus TCP) as follows: <ul style="list-style-type: none"> ➤ When Port 5 setting E61850 = Nb, the relay supports three simultaneous Telnet sessions. ➤ When Port 5 settings E61850 = Y, EHTTP = N, EDNP = 0, and EMODBUS = 0, the relay supports three simultaneous Telnet sessions. ➤ When Port 5 settings E61850 = Y, EHTTP = Y, EDNP = 0, and EMODBUS = 0, the relay supports two simultaneous Telnet sessions. ➤ When Port 5 settings E61850 = Y, EHTTP = N, and one or both of EDNP and EMODBUS are greater than 0, the relay supports two simultaneous Telnet sessions. ➤ When Port 5 settings E61850 = Y, EHTTP = Y, and one or both of EDNP > 0, EMODBUS > 0, the relay supports one Telnet session.
Web Server (HTTP)	The relay supports three simultaneous web server sessions.
C37.118 Synchrophasors	The relay supports two C37.118 synchrophasor sessions on Port 5 if Port 5 setting E61850 = Nb. When Port 5 setting E61850 = Y, the relay supports one C37.118 synchrophasor session on Port 5.
SNTP	The relay supports one session of SNTP on Port 5. Some operation modes of SNTP allow the relay to synchronize to one of multiple NTP servers.

^a When properly configured (enable settings, IP addresses, etc.).

^b Recloser controls ordered without IEC 61850 are treated as if E61850 = N.

SEL Fast Meter Protocol

SEL Fast Meter protocol supports binary messages to transfer metering and control messages. The protocol is described in *Appendix I: Configuration, Fast Meter, and Fast Operate Commands*.

SEL Compressed ASCII Protocol

SEL Compressed ASCII protocol provides compressed versions of some of the relay ASCII commands. The protocol is described in *Appendix C: Compressed ASCII Commands*.

SEL Fast Sequential Events Recorder (SER) Protocol

SEL Fast Sequential Events Recorder (SER) Protocol, also known as SEL Unsolicited Sequential Events Recorder, provides SER events to an automated data collection system. SEL Fast SER Protocol is available on any serial or Ethernet port. The protocol is described in *Appendix H: Fast SER Protocol*.

Distributed Network Protocol (DNP3)

The relay provides Distributed Network Protocol (DNP3) slave support. DNP is described in *Appendix E: DNP3 Communications*.

Modbus Protocol

The relay provides Modbus protocol as described in *Appendix K: Modbus RTU and TCP Communications*.

MIRRORED BITS Communications

IEEE C37.118 Synchrophasor Protocol

IEC 61850 Protocol

Simple Network Time Protocol (SNTP)

The SEL-651R-2 supports MIRRORED BITS relay-to-relay communications on two ports simultaneously (see *Appendix D: MIRRORED BITS Communications*).

The relay supports the C37.118 protocol at as many as 60 messages per second as described in *Appendix J: Synchrophasors*.

The relay supports IEC 61850 protocol, including GOOSE, as described in *Appendix L: IEC 61850*. The IEC 61850 protocol is only available on relays with two copper Ethernet ports, or with single fiber or any dual Ethernet option.

When Port 5 setting ESNTP is not OFF, the relay internal clock conditionally synchronizes to the time of day served by a Network Time Protocol (NTP) server. The relay uses a simplified version of NTP called the Simple Network Time Protocol (SNTP). SNTP is not as accurate as IRIG-B (see *Configuring High-Accuracy Timekeeping on page J.21*). The relay can use SNTP as a less accurate primary time source, or as a backup to the higher accuracy IRIG-B time source.

SNTP as Primary or Backup Time Source

If an IRIG-B time source is connected and either Relay Word bits TSOK or TIRIG assert, then the relay synchronizes the internal time-of-day clock to the incoming IRIG-B time-code signal, even if SNTP is configured in the relay and an NTP server is available. If the IRIG-B source is disconnected (if both TSOK and TIRIG deassert) then the relay synchronizes the internal time-of-day clock to the NTP server if available. In this way an NTP server acts as either the primary time source, or as a backup time source to the more accurate IRIG-B time source.

Creating an NTP Server

Three SEL application notes, available from the SEL website, describe how to create an NTP server.

AN2009-10: Using an SEL-2401, SEL-2404, or SEL-2407® to Serve NTP Via the SEL-3530 RTAC

AN2009-38: Using SEL Satellite-Synchronized Clocks With the SEL-3332 or SEL-3354 to Output NTP

AN2010-03: Using an SEL-2401, SEL-2404, or SEL-2407® to Create a Stratum 1 Linux® NTP Server

Configuring SNTP Client in the Relay

To enable SNTP in the relay make Port 5 setting ESNTP = UNICAST, MANYCAST, or BROADCAST. *Table 10.9* shows each setting associated with SNTP.

Table 10.9 Settings Associated With SNTP

Setting	Range	Description
ESNTP	UNICAST, MANYCAST, BROADCAST	Selects the mode of operation of SNTP. See descriptions in <i>SNTP Operation Modes</i> .
SNTPPSIP	Valid IP Address	Selects primary NTP server when ESNTP = UNICAST, or broadcast address when ESNTP = MANYCAST or BROADCAST.
SNTPPSIB	Valid IP Address	Selects backup NTP server when ESNTP = UNICAST.
SNTPPORT	1–65534	Ethernet port used by SNTP. Leave at default value unless otherwise required.
SNTPRATE	15–3600 seconds	Determines the rate at which the relay asks for updated time from the NTP server when ESNTP = UNICAST or MANYCAST. Determines the time the relay will wait for an NTP broadcast when ESNTP = BROADCAST.
SNPTO	5–20 seconds	Determines the time the relay will wait for the NTP master to respond when ESNTP = UNICAST or MANYCAST.

SNTP Operation Modes

The following sections explain the setting associated with each SNTP operation mode (UNICAST, MANYCAST, and BROADCAST).

ESNTP := UNICAST

In unicast mode of operation the SNTP client in the relay requests time updates from the primary (IP address setting SNTPPSIP) or backup (IP address setting SNTPBSIP) NTP server at a rate defined by setting SNTPRATE. If the NTP server does not respond within the period defined by setting SNPTO then the relay tries the other SNTP server. When the relay successfully synchronizes to the primary NTP time server, Relay Word bit TSNTPP asserts. When the relay successfully synchronizes to the backup NTP time server, Relay Word bit TSNTPB asserts.

ESNTP := MANYCAST

In manycast mode of operation the relay initially sends an NTP request to the broadcast address contained in setting SNTPPSIP. The relay continues to broadcast requests at a rate defined by setting SNTPRATE. When a server replies, the relay considers that server to be the primary NTP server and switches to UNICAST mode, asserts Relay Word bit TSNTPP, and thereafter requests updates from the primary server. If the NTP server stops responding for time SNPTO, the relay deasserts TSNTPP and begins to broadcast requests again until the original or another server responds.

ESNTP := BROADCAST

If setting SNTPPSIP = 0.0.0.0 while setting ESNTP = BROADCAST, the relay will listen for and synchronize to any broadcasting NTP server. If setting SNTPPSIP is set to a specific IP address while setting ESNTP = BROADCAST, then the relay will listen for and synchronize to only NTP server broadcasts from that address. When synchronized the relay asserts Relay Word bit TSNTPP. Relay Word bit TSNTPP deasserts if the relay does not receive a valid broadcast within five seconds after the period defined by setting SNTPRATE.

SNTP Accuracy Considerations

SNTP time synchronization accuracy is limited by the accuracy of the SNTP Server and by the networking environment. The highest degree of SNTP time synchronization can be achieved by minimizing the number of switches and routers between the SNTP Server and the SEL-651R-2. Network monitoring software can also be used to ensure average and worst-case network bandwidth utilization is moderate.

When installed on a network configured with one Ethernet switch between the SEL-651R-2 and the SNTP Server, and when using ESNTP = UNICAST or MANYCAST, the relay time synchronization error with the SNTP server is typically less than ± 1 millisecond.

File Transfer Protocol (FTP) and MMS File Transfer

File Transfer Protocol (FTP) is a standard protocol for exchanging files between computers over a TCP/IP network. The SEL-651R-2 operates as an FTP server, presenting files to FTP clients. The recloser control supports one FTP session at a time. Requests to establish additional FTP sessions are denied.

Manufacturing Messaging Specification (MMS) is used in IEC 61850 applications and provides services for the transfer of real-time data, including files, within a substation LAN.

File Structure

The file structure is organized as a directory and subdirectory tree similar to that used by Windows and other common operating systems. See *Virtual File Interface* on page 10.25 for information on available files.

File dates within the last 12 months are displayed with month, day, hour, and minutes. Dates older than twelve months have the year, month, and day. The times are UTC.

Access Control

To log in to the FTP server, enter the value of the Port 5 setting FTPUSER as the user name in your FTP application. Enter the Level 2 password as the password in your FTP application. Note that FTP does not encrypt passwords before sending them to the server.

MMS is enabled when Port 5 setting E61850 is set to Y. No authentication is required. MMS File Transfer is enabled when setting EMMSFS is set to Y. If MMS Authentication is enabled via the CID file, then an authenticated connection must be established via MMS for MMS file transfer to take place.

Using FTP and MMS

A free FTP application is included with most web browser software and PC operating systems. You can also obtain free or inexpensive FTP applications from the Internet. Once you have retrieved the necessary files, be sure to close the FTP connection by using the disconnect function of your FTP application or completely closing the application. Failure to do so can cause the FTP connection to remain open, which blocks subsequent connection attempts until FTPIIDLE time expires.

See *Appendix L: IEC 61850* for information about using MMS.

Using the Embedded Web Server (HTTP)

When Port 5 setting EHTTP := Y, the relay serves webpages displaying certain settings, metering, and status reports. The relay embedded web server has been optimized and tested to work with the most popular web browsers, but should work with any standard web browser. As many as three users can access the embedded web server simultaneously. Access Level 2 allows the user to upgrade firmware over the web server interface (see method three in *Appendix B: Firmware Upgrade Instructions*). Port 5 setting HTTPACC determines the maximum access level available to the web server, and its default is level 2. To begin using the embedded web server, launch your web browser and navigate to <http://IPADDR>, where IPADDR is the Port 5 setting IPADDR (e.g., <http://192.168.1.2>). The relay responds with a login screen as shown in *Figure 10.4*.




Figure 10.4 Web Server Login Screen

The HTTPACC Port 5 setting determines the access level available to the web server and defaults to Access Level 2. If HTTPACC is set to 2, Access Level 1 (ACC) or Access Level 2 (2AC) can be chosen from the Access Level drop down box. Enter the appropriate password(s) in the text box(es) below the Access Level drop down box. If 2AC is chosen, both the ACC and 2AC passwords must be entered to login, as shown in *Figure 10.4*. Note that access level passwords are not encrypted in any way by the web server when logging in. Once you have entered the correct Password(s), the relay responds with the meter display home page. While you remain logged into the relay, the webpage displays the approximate time as determined by the relay time-of-day clock and increments the displayed time once per second based on the clock contained in your PC. *Figure 10.5* shows an example of the Device Features screen, equivalent to the relay version command.




Figure 10.5 Web Server Device Features Selection

Click on any menu selection from the left pane to retrieve various reports. Some menus expand to reveal more menus, such as the **Show Settings** menu shown in *Figure 10.6*.




Figure 10.6 Web Server Show Settings Screen

The Meter Reports screens update automatically about every five seconds.

To log out, either close the web browser window or click on [Logout] in the banner bar near the top of the webpage.

SEL ASCII Protocol

NOTE: The <Enter> key on most keyboards is configured to send the ASCII character 13 (^M) for a carriage return. This manual instructs you to press the <Enter> key after commands, which should send the proper ASCII code to the relay.

SEL ASCII protocol is designed for manual and automatic communications.

All commands received by the relay must be of the form:

<command><CR> or <command><CRLF>

A command transmitted to the relay should consist of the command followed by either a CR (carriage return) or a CRLF (carriage return and line feed). You may truncate commands to the first three characters. For example, **HISTORY 1 <Enter>** would become **HIS 1 <Enter>**. Upper- and lowercase characters may be used without distinction, except in passwords.

Software Flow Control

The SEL-651R-2 implements XON/XOFF flow control. You can use the XON/XOFF protocol to control the relay during data transmission. When the relay receives XOFF during transmission, it pauses until it receives an XON character. If there is no message in progress when the relay receives XOFF, it blocks transmission of any message presented to its buffer. Messages will be accepted after the relay receives XON.

The relay transmits XON (ASCII hex 11) and asserts the RTS output (if hardware handshaking is enabled) when the relay input buffer drops below 25 percent full.

The relay transmits XOFF (ASCII hex 13) when the buffer is more than 75 percent full. If hardware handshaking is enabled, the relay deasserts the RTS output when the buffer is approximately 95 percent full. Automatic transmission sources should monitor for the XOFF character to avoid overwriting the buffer. Transmission should terminate at the end of the message in progress when XOFF is received and can resume when the relay sends XON.

The CAN character (ASCII hex 18) aborts a pending transmission. This is useful for terminating an unwanted transmission.

Control characters can be sent from most keyboards with the following keystrokes:

- XOFF: <Ctrl+S> (hold down the <Ctrl> key and press S)
- XON: <Ctrl+Q> (hold down the <Ctrl> key and press Q)
- CAN: <Ctrl+X> (hold down the <Ctrl> key and press X)

Serial Port and Telnet Session Automatic Messages

When the Telnet or serial port AUTO setting is Y, the relay sends automatic messages to indicate specific conditions. The automatic messages are described in *Table 10.10*.

Table 10.10 Serial Port Automatic Messages (Sheet 1 of 2)

Condition	Description
Power Up	The relay sends a message containing the present date and time, Relay and Terminal Identifiers, and the Access Level 0 prompt when the relay is turned on.
Event Trigger	The relay sends an event summary each time an event report is triggered (see <i>Section 12: Analyzing Events</i>).

Table 10.10 Serial Port Automatic Messages (Sheet 2 of 2)

Condition	Description
Group Switch	The relay displays the active settings group after a group switch occurs (see <i>GRO Command (Display Active Settings Group Number)</i>).
Self-Test Warning or Failure	The relay sends a status report each time a self-test warning or failure condition is detected (see <i>STA Command (Relay Self-Test Status)</i>).

Port Access Levels

Commands can be issued to the relay via the serial port, USB port, or Telnet session to view metering values, change relay settings, etc. The available commands are listed in *Table 10.19*. The commands can be accessed only from the corresponding access level as shown in *Table 10.19*. The access levels are:

- Access Level 0 (the lowest access level)
- Access Level 1
- Access Level B
- Access Level 2 (the highest access level)
- Access Level C (restricted access level, should be used under direction of SEL only)

Limit Maximum Access Level or Disable Any Port

Disable any port by using the EPORT setting. For example, if EPORT := N on Port 5, then Port 5, 5A, and 5B will be nonresponsive.

Limit the maximum allowable access level on any enabled port configured for Telnet or SEL ASCII protocols by using the MAXACC setting. For example, if MAXACC := 1 on Port 5, then the maximum access level attainable from a Telnet session on Port 5, 5A, and 5B is limited to Access Level 1. The MAXACC setting on Port 5 does not limit FTP. FTP is always able to read and write settings files even if MAXACC := 1.

For serial port sessions and Ethernet port Telnet sessions, changing a port MAXACC setting to a lower access level will cause the relay to terminate any active session(s) on that port that exceed the new MAXACC level. Any new access level attempts on the port are only granted up to the MAXACC allowed level.

For the USB port, changing the Port F MAXACC setting to a lower access level does not terminate a USB session in progress. After a **QUIT** command or timeout, any new access level attempts on the USB port are only granted up to the Port F MAXACC allowed level.

When MAXACC = 0, the port (serial or Ethernet) is available for SEL Fast Messaging and Fast Operate only.

See *Port Enable Settings (SET P n Command)* on page 9.62 for more information about these and other port settings.

Access Level 0

Once ASCII communications are established with the relay, the relay sends the following prompt:

```
=
```

This is referred to as Access Level 0. Enter the **ACC** command at the Access Level 0 prompt:

```
=ACC <Enter>
```

The **ACC** command takes the relay to Access Level 1 (see *ACC, BAC, 2AC, and CAL Commands (Go to Access Level 1, B, 2, or C)* for more detail).

Access Level 1

When the relay is in Access Level 1, the relay sends the following prompt:

```
=>
```

Commands available from Access Level 1 are shown in *Table 10.19*. For example, enter the **MET** command at the Access Level 1 prompt to view metering data:

```
=>MET <Enter>
```

The **2AC** command allows the relay to go to Access Level 2 (see *ACC, BAC, 2AC, and CAL Commands (Go to Access Level 1, B, 2, or C)* for more detail). Enter the **2AC** command at the Access Level 1 prompt:

```
=>2AC <Enter>
```

The **BAC** command allows the relay to go to Access Level B (see *ACC, BAC, 2AC, and CAL Commands (Go to Access Level 1, B, 2, or C)* for more detail). Enter the **BAC** command at the Access Level 1 prompt:

```
=>BAC <Enter>
```

Access Level B

When the relay is in Access Level B, the relay sends the prompt:

```
==>
```

Commands available from Access Level B are shown in *Table 10.19*. For example, enter the **CLO** command at the Access Level B prompt to close the circuit breaker:

```
==>CLO <Enter>
```

While in Access Level B, any of the Access Level 1 commands are also available.

The ACCESSP Relay Word bit will pulse for approximately one second when the access level is increased to Access Level B or higher. The ACCESS Relay Word bit will assert and remain asserted when the access level is B or higher. When you attempt to go to Access Level B or higher, entry of an incorrect password causes the PASNVAL Relay Word bit to pulse for approximately one second. If an incorrect password is entered three consecutive times, the BADPASS Relay Word bit will pulse for approximately one second. ACCESSP, PASNVAL, and BADPASS are part of the default SELOGIC control equation for SALARM (see *Factory-Default Settings* on page 9.63).

The **2AC** command allows the relay to go to Access Level 2 (see *ACC, BAC, 2AC, and CAL Commands (Go to Access Level 1, B, 2, or C)* for more detail). Enter the **2AC** command at the Access Level B prompt:

```
==>2AC <Enter>
```

Access Level 2

When the relay is in Access Level 2, the relay sends the prompt:

```
=>>
```

Commands available from Access Level 2 are shown in *Table 10.19*. For example, enter the **SET** command at the Access Level 2 prompt to make relay settings:

```
=>>SET <Enter>
```

While in Access Level 2, any of the Access Level 1 and Access Level B commands are also available.

The ACCESSP Relay Word bit will pulse for approximately one second when the access level is increased to Access Level B or higher. The ACCESS Relay Word bit will assert and remain asserted when the access level is B or higher. When you attempt to go to Access Level B or higher, entry of an incorrect password causes the PASNVAL Relay Word bit to pulse for approximately one second. If an incorrect password is entered three consecutive times, the BADPASS Relay Word bit will pulse for approximately one second. ACCESSP, PASNVAL, and BADPASS are part of the default SELOGIC equation for SALARM (see *Factory-Default Settings* on page 9.63).

Access Level C

The CAL access level is intended for use by the SEL factory and SEL field service personnel to help diagnose troublesome installations. A list of commands available at the CAL level is available from SEL upon request. Do not enter the CAL access level except as directed by SEL.

The **CAL** command allows the relay to go to Access Level C (see *ACC, BAC, 2AC, and CAL Commands (Go to Access Level 1, B, 2, or C)* for more detail). Enter the **CAL** command at the Access Level 2 prompt:

```
=>>CAL <Enter>
```

Virtual File Interface

You can retrieve and send data as files through the relay virtual file interface. Devices with embedded computers can also use the virtual file interface. When using serial ports or virtual terminal links, use the **FIL DIR** command to access the file interface.

Send and receive files by using the following three protocols:

1. File Transfer Protocol (FTP)
2. MMS File Transfer
3. Ymodem

FTP and MMS File Structure

FTP and MMS have a two-level file structure. Files are available at the root level and subdirectories. *Table 10.11* shows the directories and their contents.

Table 10.11 FTP and MMS Virtual File Structure

Directory	Contents
/ (Root)	CFG.TXT ^a file, CFG.XML file, ERR.TXT file, SET_61850.CID file, SWCFG.ZIP ^a file (if loaded), and the SETTINGS, REPORTS, DIAGNOSTICS, EVENTS, and COMTRADE ^b directories
/SETTINGS ^a	Relay settings
/REPORTS	SER, LDP, SSI, target, metering, circuit breaker, and history reports
/DIAGNOSTICS	Relay status and vector reports
/EVENTS	CEV, COMTRADE, HIF, and history reports
/COMTRADE ^b	COMTRADE events

^a Only available in FTP file structure.

^b The COMTRADE directory is only available in MMS file structure.

Root Directory

The root directory (/) contains files and subdirectories as shown in *Table 10.11*.

CFG.TXT File (Read-Only)

The CFG.TXT file contains general configuration information about the relay and each settings class. External support software retrieves the CFG.TXT file to interact automatically with the relay. The relay calculates a checksum, or hash code, for each settings class and lists the codes in the CFG.TXT file (see *Figure 10.7*). Calibration settings are included only when the file is read at Access Level C. Improve system security by periodically reading the CFG.TXT file and comparing the current hash codes to those in a secured copy of the file. See *Appendix M: Cybersecurity Features* for more information.

```

RELAYTYPE=0651R
FID=SEL-651R-2-Rxx-Vx-Zxxxxxx-Dxxxxxx
BFID=SLBT-3CF1-Rxx-Vx-Zxxxxxx-Dxxxxxx
PARTNO=0651R221XEG8AE2123XXXX
[CLASSES]
"1", "Group 1", "SET_1.TXT", "BC3503AE"
"2", "Group 2", "SET_2.TXT", "399A540"
"3", "Group 3", "SET_3.TXT", "8344874F"
"4", "Group 4", "SET_4.TXT", "F04D0E5D"
"5", "Group 5", "SET_5.TXT", "E31A7A8D"
"6", "Group 6", "SET_6.TXT", "CA3BEEAD"
"7", "Group 7", "SET_7.TXT", "E96E8184"
"8", "Group 8", "SET_8.TXT", "69055673"
"D1", "DNP Map 1", "SET_D1.TXT", "F2C8911"
"D2", "DNP Map 2", "SET_D2.TXT", "DD7097AB"
"D3", "DNP Map 3", "SET_D3.TXT", "ACDB00ED"
"G", "Global", "SET_G.TXT", "4781FC7F"
"L1", "Logic 1", "SET_L1.TXT", "9121B30A"
"L2", "Logic 2", "SET_L2.TXT", "3798605F"
"L3", "Logic 3", "SET_L3.TXT", "3EC8C373"
"L4", "Logic 4", "SET_L4.TXT", "7CBFBC39"
"L5", "Logic 5", "SET_L5.TXT", "194724C0"
"L6", "Logic 6", "SET_L6.TXT", "6C066FC1"
"L7", "Logic 7", "SET_L7.TXT", "FB039FOC"
"L8", "Logic 8", "SET_L8.TXT", "AD96080B"
"M", "Modbus", "SET_M.TXT", "16B0567D"
"P1", "Port 1", "SET_P1.TXT", "85E70297"
"P2", "Port 2", "SET_P2.TXT", "93AB0DF9"
"P3", "Port 3", "SET_P3.TXT", "AFB78215"
"P4", "Port 4", "SET_P4.TXT", "FFD09259"
"P5", "Port 5", "SET_P5.TXT", "81603FD9"
"R", "Report", "SET_R.TXT", "2E4A7229"
"F", "Front Panel", "SET_F.TXT", "0E341DA8"
[STORAGE]

```

Figure 10.7 CFG.TXT File

CFG.XML File (Read-Only)

Present if ordered with the IEC 61850 protocol option, the CFG.XML file is supplementary to the CFG.TXT file. The CFG.XML file describes the IED configuration and any options such as the Ethernet port, and includes firmware identification, settings class names, and configuration file information.

ERR.TXT (Read-Only) and SET_61850.CID File

Present if ordered with the IEC 61850 protocol option. The ERR.TXT file contents is based on the most recent SET_61850.CID file written to the relay. If there were no errors, the file is empty. If errors occurred, the relay logs these errors in the ERR.TXT file. The SET_61850.CID file contains the IEC 61850 configured IED description in XML. ACSELERATOR Architect SEL-5032 Software generates and then downloads this file to the relay. See *Appendix L: IEC 61850* for more information.

Settings Directory (Only Available for FTP)

You can access the relay settings through files in the SETTINGS directory. We recommend that you use support software to access the settings files, rather than directly accessing them via other means. External settings support software reads settings from all of these files to perform its functions. The relay only allows you to write to the individual SET_*cn* files, where *c* is the settings class code and *n* is the settings instance. Except for the SET_61850 CID file, changing settings with external support software involves the following steps:

- Step 1. The PC software reads the CFG.TXT and SET_ALL.TXT files from the relay.
- Step 2. You modify the settings at the PC. For each settings class that you modify, the software sends a SET_*cn*.TXT file to the relay.

- Step 3. The PC software reads the ERR.TXT file. If it is not empty, the relay detects errors in the SET_*cn*.TXT file.
- Step 4. For any detected errors, modify the settings and send the settings until the relay accepts your settings.
- Step 5. Repeat Step 2–Step 4 for each settings class that you want to modify.
- Step 6. Test and commission the relay.

SET_ALL.TXT File (Read-Only)

The SET_ALL.TXT file contains the settings for all of the settings classes in the relay. Calibration settings are included only when the file is read at Access Level C.

SET_*cn*.TXT Files (Read and Write)

There is a file for each instance of each setting class. *Table 10.12* summarizes the settings files. The settings class is designated by *c*, and the settings instance number is designated by *n*.

ERR.TXT (Read-Only)

The ERR.TXT file contents are based on the most recent SET_*cn*.TXT file written to the relay. If there were no errors, the file is empty. If errors occurred, the relay logs these errors in the ERR.TXT file.

Table 10.12 Settings Directory Files

File Name	Settings Description
SET_ <i>n</i> .TXT	Group; <i>n</i> in range 1–8
SET_ <i>Dn</i> .TXT	DNP3 remapping; <i>n</i> in range 1–3
SET_F.TXT	Front panel
SET_G.TXT	Global
SET_L <i>n</i> .TXT	Logic; <i>n</i> in range 1–8
SET_M.TXT	Modbus remapping
SET_P <i>n</i> .TXT	Port; <i>n</i> in range 1, 2, 3, 5, F
SET_R.TXT	Report
SET_ALL.TXT	All instances of all settings classes
ERR.TXT	Error log for most recently written settings file

Reports Directory (Read-Only)

Use the REPORTS directory to retrieve files that contain the reports shown in *Table 10.13*. Note that the relay provides a report file that contains the latest information each time you request the file. Each time you request a report, the relay stores its corresponding command response in the designated text file.

Table 10.13 Reports Directory Files

File Name	Description	Equivalent Command Response
BRE.TXT	Breaker Report	BRE
CHISTORY.TXT	Compressed ASCII History Report	CHI
CHISTORY_HIF.TXT ^a	Compressed HIF ASCII History Report	CHI HIF
HISTORY.TXT	History Report	HIS E
HISTORY_HIF.TXT ^a	HIF History Report	HIS HIF
LDP.TXT	Load Profile Data	LDP
MET.TXT	Instantaneous Metering	MET
MET_D.TXT	Demand Metering	MET D
MET_E.TXT	Energy Metering	MET E
MET_H.TXT	Harmonic Metering	MET H
MET_HIF.TXT ^a	HIF Metering	MET HIF
MET_M.TXT	Max-Min Metering	MET M
MET_PM.TXT	Synchrophasor Metering	MET PM
SER. TXT	Sequence of Events	SER
SSI.TXT	Sag/Swell/Interruption Data	SSI
TAR.TXT	Status of all Relay Word bits	TAR ROW LIST

^a Available only when ordered with Arc Sense technology (high-impedance fault detection).

Events Directory (Read-Only)

The relay provides history, event reports, and oscillography files in the EVENTS directory as shown in *Table 10.14*.

Event reports are available in the following formats:

- Compressed SEL ASCII
- Binary COMTRADE format (IEEE C37.111-1999)

The size of each event report file is determined by the LER setting in effect at the time the event is triggered.

Compressed SEL ASCII event report files are generated, when requested, by storing the appropriate command response shown in *Table 10.14*.

Oscillography files are generated at the time the event is triggered (see *Event Report Triggering on page 12.4*). Higher resolution oscillography is available with SEL Compressed ASCII 128 sample/cycle raw event reports and binary COMTRADE files.

COMTRADE event files are available to read as a batch. See *Batch File Access on page 10.31*.

Table 10.14 Event Directory Files (Sheet 1 of 2)

File Name	Description	Equivalent Command Response
CHISTORY.TXT ^a	Compressed ASCII History Report	CHI
CHISTORY_HIF.TXT ^{a,b}	Compressed HIF ASCII History Report	CHI HIF

Table 10.14 Event Directory Files (Sheet 2 of 2)

File Name	Description	Equivalent Command Response
HISTORY.TXT ^a	History Report	HIS E
HISTORY_HIF.TXT ^{a,c}	HIF History Report	HIS HIF
C4_nnnnn.CEV	Compressed 4-samples/cycle ASCII filtered event report; event ID number = nnnnn	CEV nnnnn
CHF_nnnnn.CEV ^c	Compressed HIF ASCII event report	CEV HIF nnnnn
CR_nnnnn.CEV	Compressed 128-samples/cycle ASCII raw event report; event ID number = nnnnn	CEV R S128 nnnnn
HF_nnnnn.CFG ^{b,c}	HIF COMTRADE configuration file; event ID number = nnnnn	N/A
HF_nnnnn.DAT ^{b,c}	HIF COMTRADE binary data file; event ID number = nnnnn	N/A
HF_nnnnn.HDR ^{b,c}	HIF COMTRADE header file; event ID number = nnnnn	N/A
HR_nnnnn.CFG ^c	COMTRADE configuration file; event ID number = nnnnn	N/A
HR_nnnnn.DAT ^c	COMTRADE binary data file; event ID number = nnnnn	N/A
HR_nnnnn.HDR ^c	COMTRADE header file; event ID number = nnnnn	N/A

^a Also available in the Reports directory for convenience.^b Available in the units ordered with Arc Sense technology (high-impedance fault detection).^c Also available in the COMTRADE directory for MMS only.

HR_nnnnn.* (Read-Only)

The three files HR_nnnnn.CFG, HR_nnnnn.DAT, and HR_nnnnn.HDR shown in *Table 10.14* are used to create an event report that conforms to the COMTRADE standard. The event is an unfiltered (raw) 128 samples/cycle event. The field, nnnnn, corresponds to the unique event identification number displayed by the **HIS E** command. For details on event reports see *Section 12: Analyzing Events*.

HF_nnnnn.* (Read-Only)

The three files HF_nnnnn.CFG, HF_nnnnn.DAT, and HF_nnnnn.HDR shown in *Table 10.14* are used to create a high-impedance event report that conforms to the COMTRADE standard. The field, nnnnn, corresponds to the unique event identification number displayed by the **HIS HIF** command. For details on event reports see *Section 12: Analyzing Events*.

Diagnostics Directory (Read-Only)

Use the DIAGNOSTICS directory to retrieve files that contain the reports shown in *Table 10.15*. Each time a diagnostic report is requested the relay stores the following command response in the designated text file.

Table 10.15 Diagnostic Directory Files

File Name	Description	Equivalent Command Response
STATUS.TXT	Status report	STA
VEC_D.TXT	Standard vector report	VEC D
VEC_E.TXT	Extended vector report	VEC E

COMTRADE Directory (Available Only for MMS)

When using MMS file transfer, conveniently retrieve all of the COMTRADE files from the COMTRADE directory. Note that the COMTRADE files are also available in the Events directory. Refer to *Table 10.14* for all the files available in the COMTRADE directory.

Ymodem File Structure

All the files available (see *Table 10.16*) for Ymodem protocol are in the root directory. See *FIL Command* on page 10.50 for a response of the **FIL DIR** command.

Table 10.16 Files Available for Ymodem Protocol (Sheet 1 of 2)

File Name	Description	Read Access Level	Write Access Level
CFG.TXT	See <i>Root Directory</i> on page 10.25	1, B, 2, C	N/A
ERR.TXT	See <i>Settings Directory (Only Available for FTP)</i> on page 10.26	1, B, 2, C	N/A
SET_ALL.TXT ^a	See <i>Settings Directory (Only Available for FTP)</i> on page 10.26	1, B, 2, C	N/A
SET_n.TXT	See <i>Settings Directory (Only Available for FTP)</i> on page 10.26	1, B, 2, C	2, C
SET_C.TXT ^a	See <i>Settings Directory (Only Available for FTP)</i> on page 10.26	C	C
SET_Dn.TXT	See <i>Settings Directory (Only Available for FTP)</i> on page 10.26	1, B, 2, C	2, C
SET_F.TXT	See <i>Settings Directory (Only Available for FTP)</i> on page 10.26	1, B, 2, C	2, C
SET_G.TXT	See <i>Settings Directory (Only Available for FTP)</i> on page 10.26	1, B, 2, C	2, C
SET_Ln.TXT	See <i>Settings Directory (Only Available for FTP)</i> on page 10.26	1, B, 2, C	2, C
SET_M.TXT	See <i>Settings Directory (Only Available for FTP)</i> on page 10.26	1, B, 2, C	2, C
SET_Pn.TXT	See <i>Settings Directory (Only Available for FTP)</i> on page 10.26	1, B, 2, C	2, C
SET_R.TXT	See <i>Settings Directory (Only Available for FTP)</i> on page 10.26	1, B, 2, C	2, C
SWCFG.ZIP	The SWCFG.ZIP file is a compressed file used to store external support software settings.	1, B, 2, C	2, C
C4_nnnnn.CEV	See <i>Events Directory (Read-Only)</i> on page 10.28	1, B, 2, C	N/A
CHF_nnnnn.CEV	See <i>Events Directory (Read-Only)</i> on page 10.28	1, B, 2, C	N/A
CR_nnnnn.CEV	See <i>Events Directory (Read-Only)</i> on page 10.28	1, B, 2, C	N/A
HF_nnnnn.CFG	See <i>Events Directory (Read-Only)</i> on page 10.28	1, B, 2, C	N/A
HF_nnnnn.DAT	See <i>Events Directory (Read-Only)</i> on page 10.28	1, B, 2, C	N/A
HF_nnnnn.HDR	See <i>Events Directory (Read-Only)</i> on page 10.28	1, B, 2, C	N/A
HR_nnnnn.CFG	See <i>Events Directory (Read-Only)</i> on page 10.28	1, B, 2, C	N/A
HR_nnnnn.DAT	See <i>Events Directory (Read-Only)</i> on page 10.28	1, B, 2, C	N/A
HR_nnnnn.HDR	See <i>Events Directory (Read-Only)</i> on page 10.28	1, B, 2, C	N/A
STATUS.TXT	See <i>Diagnostics Directory (Read-Only)</i> on page 10.29	1, B, 2, C	N/A
VEC_D.TXT	See <i>Diagnostics Directory (Read-Only)</i> on page 10.29	2, C	N/A
VEC_E.TXT	See <i>Diagnostics Directory (Read-Only)</i> on page 10.29	2, C	N/A
BRE.TXT	See <i>Reports Directory (Read-Only)</i> on page 10.27	1, B, 2, C	N/A
CHISTORY.TXT	See <i>Reports Directory (Read-Only)</i> on page 10.27	1, B, 2, C	N/A
CHISTORY_HIF.TXT	See <i>Reports Directory (Read-Only)</i> on page 10.27	1, B, 2, C	N/A
HISTORY.TXT	See <i>Reports Directory (Read-Only)</i> on page 10.27	1, B, 2, C	N/A
HISTORY_HIF.TXT	See <i>Reports Directory (Read-Only)</i> on page 10.27	1, B, 2, C	N/A
LDP.TXT	See <i>Reports Directory (Read-Only)</i> on page 10.27	1, B, 2, C	N/A

Table 10.16 Files Available for Ymodem Protocol (Sheet 2 of 2)

File Name	Description	Read Access Level	Write Access Level
MET.TXT	See Reports Directory (Read-Only) on page 10.27	1, B, 2, C	N/A
MET_D.TXT	See Reports Directory (Read-Only) on page 10.27	1, B, 2, C	N/A
MET_E.TXT	See Reports Directory (Read-Only) on page 10.27	1, B, 2, C	N/A
MET_H.TXT	See Reports Directory (Read-Only) on page 10.27	1, B, 2, C	N/A
MET_HIF.TXT	See Reports Directory (Read-Only) on page 10.27	1, B, 2, C	N/A
MET_M.TXT	See Reports Directory (Read-Only) on page 10.27	1, B, 2, C	N/A
MET_PM.TXT	See Reports Directory (Read-Only) on page 10.27	1, B, 2, C	N/A
SER.TXT	See Reports Directory (Read-Only) on page 10.27	1, B, 2, C	N/A
SSI.TXT	See Reports Directory (Read-Only) on page 10.27	1, B, 2, C	N/A
TAR.TXT	See Reports Directory (Read-Only) on page 10.27	1, B, 2, C	N/A

^a Calibration settings are included only when accessed at Access Level C.

SWCFG.ZIP

SWCFG.ZIP file is available for both Ymodem protocol and the FTP file structure. It is not available in the MMS file structure. The SWCFG.ZIP file is a fixed name, general purpose file that can be as large as 2 MB in length. Users may store any type of data or information file they choose in this file, even if it is not a zipped file, as long as it is named SWCFG.ZIP. QuickSet uses the SWCFG.ZIP file to store template files created by the licensed version of QuickSet. The SWCFG.ZIP file is only visible in the **FIL DIR** command when a user has loaded it onto the relay.

Batch File Access

Files can be accessed as a batch by using the supported wildcard characters * or ?.

FTP and MMS Wildcard Usage

Table 10.17 shows examples using supported wildcards. Note that these wildcards may be appended to a directory path (e.g., /specified_directory/*.*txt).

Table 10.17 FTP and MMS Wildcard Usage Examples

Usage	Description	Example	Note
xyz	Lists all files and/or subdirectories, within a specified directory, whose names (including extension) end with xyz.	/.TXT	List all files with the .TXT extension.
abc*	Lists all files and/or subdirectories, within a specified directory, whose names begin with abc.	/SETTINGS/SET*	List all settings files that start with SET.
mno	Lists all files and/or subdirectories, within a specified directory, whose names contain mno.	/EVENTS/*_100*	List all events that contain _100 in the ID number.
abc?.xyz	Lists all files, within a specified directory, whose names begin with abc and whose names (including extension) end with xyz and have any one single character following the letter c.	/EVENTS/C?_10007.CEV	Retrieves both the filtered and raw compressed event reports pertaining to the unique event number 10007.

Ymodem Wildcard Usage

Event, report, and diagnostic files can also be accessed as a batch by using wildcards.

NOTE: Ymodem protocol does not support wildcards for settings files.

Table 10.18 Ymodem Wildcard Usage Examples

Usage	Description	Example	Note
xyz	Lists all files whose names (including extension) end with xyz.	FILE DIR MET.TXT	Lists all of the metering files (MET.TXT, MET_D.TXT, etc.)
abc*	Lists all files whose names begin with abc.	FILE READ HR_10007*	Retrieves all of the three files for the COMTRADE event 10007 (HR_10007.CFG, HR_10007.DAT, and HR_10007.HDR)
mno	Lists all files whose names contain mno.	FILE READ *10007*	Retrieves all event files pertaining to the unique event number 10007 (including both the filtered and raw compressed event reports and all three comtrade files).
abc?.xyz	Lists all files whose names begin with abc and whose names (including extension) end with xyz and have any one single character following the letter c.	FILE READ C?_10007.CEV	Retrieves both the filtered and raw compressed event reports pertaining to the unique event number 10007.

Command Summary

Table 10.19 alphabetically lists the ASCII commands, the required access level, and the prompt at the access level. All commands available at lower access levels are also available from higher access levels.

Table 10.19 includes some commands not normally issued by operators. These commands are used during the firmware upgrade process or are used by SEL communications processors or PC software to communicate with intelligent electronic devices (IEDs) and are covered in *Appendix B: Firmware Upgrade Instructions*, *Appendix I: Configuration, Fast Meter, and Fast Operate Commands*, and *Appendix C: Compressed ASCII Commands*.

Table 10.19 ASCII Command Summary (Sheet 1 of 7)

Command	Access Level	Prompt	Command Description
2AC	1	=>	Enter Access Level 2.
ACC	0	=	Enter Access Level 1.
BAC	1	=>	Enter Breaker Access Level (Access Level B).
BNA	0	=	Display names of status bits in the A5D1 Fast Meter Message.
BRE	1	=>	Display breaker/recloser contact wear report.
BRE R	B	==>	Reset breaker/recloser contact wear monitor.
BRE W	B	==>	Preload breaker/recloser contact wear monitor data.
BTT	1	==>	Display latest battery load test results and time remaining until next discharge test.
BTT NOW	1	==>	Force a battery test and view the results.
CAL	2	==>	Enter Access Level C. Reserved for SEL use only.
CAS	0	=	Display Compressed ASCII configuration message.
CEV <i>n</i>	1	=>	Display event report <i>n</i> in Compressed ASCII format. Parameter <i>n</i> can correspond to the number from the HIS command or the unique event number from the HIS E command.
CEV HIF <i>n</i>	1	=>	Display HIF event report <i>n</i> in Compressed ASCII format. Parameter <i>n</i> corresponds to the event number from the HIS HIF command.
CHI	1	=>	Display history data in Compressed ASCII format.
CHI HIF	1	=>	Display HIF history data in Compressed ASCII format.

Table 10.19 ASCII Command Summary (Sheet 2 of 7)

Command	Access Level	Prompt	Command Description
CLO, CLO A, CLO B, CLO C	B	==>	Momentarily assert Relay Word bit CC3, CCA, CCB, or CCC).
COM c	1	=>	Show communications summary report (COM report) on MIRRORED BITS Channel <i>c</i> (<i>c</i> = A or B) using all failure records in the channel calculations.
COM c row1	1	=>	Show COM report for MIRRORED BITS Channel <i>c</i> using the latest <i>row1</i> failure records (<i>row1</i> = 1–255, where 1 is the most recent entry).
COM c row1 row2	1	=>	Show COM report for MIRRORED BITS Channel <i>c</i> using failure records <i>row1</i> – <i>row2</i> ([<i>row1</i> and <i>row2</i>] = 1–255).
COM c date1	1	=>	Show COM report for MIRRORED BITS Channel <i>c</i> using failures recorded on date <i>date1</i> (see DAT command for date format).
COM c date1 date2	1	=>	Show COM report for MIRRORED BITS Channel <i>c</i> using failures recorded between dates <i>date1</i> and <i>date2</i> , inclusive.
COM c C	1	=>	Clears communications records for MIRRORED BITS Channel <i>c</i> (or both channels if <i>c</i> is not specified).
COM c L ...	1	=>	For all COM commands (except COM c C), L causes the specified COM report records to be listed after the summary.
CON n	B	==>	Set, clear, or pulse internal Remote Bit <i>n</i> (<i>n</i> is the Remote Bit number from 01–32). The control will respond with CONTROL RBn:. Reply with the following: SRB n (to set Remote Bit <i>n</i> (assert RB <i>n</i>)) CRB n (to clear Remote Bit <i>n</i> (deassert RB <i>n</i>)) PRB n (to pulse Remote Bit <i>n</i> (assert RB <i>n</i> for 1/4 cycle))
COP m n	2	>>>	Copy settings from Group <i>m</i> to Group <i>n</i> .
COP D m n	2	>>>	Copy DNP Map <i>m</i> to Map <i>n</i> .
COU k	1	=>	Show the SELLOGIC counter values. Enter <i>k</i> for repeat count.
CST	1	=>	Display the recloser control status in Compressed ASCII format.
CSU n	1	=>	Display the event summary for event report <i>n</i> (with label lines) in Compressed ASCII format. If <i>n</i> is omitted, the default is 1 (most recent). Parameter <i>n</i> can correspond to the number from the HIS command or the unique event number from the HIS E command.
CSU HIF n	1	=>	Display the HIF event summary for event report <i>n</i> in Compressed ASCII format. If <i>n</i> is omitted, the default is 1 (most recent). Parameter <i>n</i> corresponds to the event number from the HIS HIF command.
DAT	1	=>	Display the internal clock date.
DAT date	1	=>	Set the internal clock date to <i>date</i> (Date Format setting DATE_F = MDY, YMD, or DMY).
DNA X or T	0	=	Display ASCII names of all Relay Word bits digital I/O. Either X or T is mandatory and results are identical.
ETH	1	=>	Displays information about Ethernet port(s).
ETH C	1	=>	Clears Ethernet port sent and received packets, bytes, and error statistics.
EVE n	1	=>	Show event report <i>n</i> with 4 samples per cycle (<i>n</i> = 1 to highest numbered event report, where 1 is the most recent report: see HIS command). If <i>n</i> is omitted (EVE command), the most recent report is displayed.
EVE n A	1	=>	Show event report <i>n</i> with analog section only.
EVE n C	1	=>	Show event report <i>n</i> in Compressed ASCII format with 16 samples-per-cycle analog resolution and 4 samples-per-cycle digital resolution.
EVE n D	1	=>	Show event report <i>n</i> with digital section only.
EVE n L	1	=>	Show event report <i>n</i> with 32 samples per cycle (similar to EVE n S32).
EVE n Ly	1	=>	Show first <i>y</i> cycles of event report <i>n</i> (<i>y</i> = 1 to Global setting LER).
EVE n M	1	=>	Show event report <i>n</i> with communications section only.

Table 10.19 ASCII Command Summary (Sheet 3 of 7)

Command	Access Level	Prompt	Command Description
EVE n P	1	=>	Show event report <i>n</i> with synchrophasor-level accuracy time adjustment.
EVE n R	1	=>	Show event report <i>n</i> in raw (unfiltered) format with 32 samples-per-cycle resolution.
EVE n Sx	1	=>	Show event report <i>n</i> with <i>x</i> samples per cycle (<i>x</i> = 4, 16, 32, or 128). Must append R parameter for S128 (EVE S128 R).
EVE n V	1	=>	Show event report <i>n</i> with variable scaling for analog values.
EXI	0	=	Exit active Telnet session.
FIL DIR	1	=>	Display a list of available files.
FIL READ <i>filename</i>	1	=>	Transfer settings file or event file <i>filename</i> from the relay to the PC.
FIL SHOW <i>filename</i>	1	=>	Display contents of the ASCII file <i>filename</i> .
FIL WRITE <i>filename</i>	2	=>>	Transfer settings file <i>filename</i> from the PC to the relay.
GOO	1	=>	Display GOOSE information.
GOO <i>k</i>	1	=>	Display GOOSE information <i>k</i> times.
GOO S	1	=>	Display a list of GOOSE subscriptions with their ID.
GOO S <i>n</i>	1	=>	Display GOOSE statistics for subscription ID <i>n</i> .
GOO S <i>n</i> C	1	=>	Clear GOOSE statistics for subscription ID <i>n</i> .
GOO S <i>n</i> L	1	=>	Display GOOSE statistics for subscription ID <i>n</i> including error history.
GOO S ALL	1	=>	Display GOOSE statistics for all subscriptions.
GOO S ALL C	1	=>	Clear GOOSE statistics for all subscriptions.
GOO S ALL L	1	=>	Display GOOSE statistics for all subscriptions including error history.
GRO	1	=>	Display active group number.
GRO <i>n</i>	B	=>>	Change the active group to Group <i>n</i> (<i>n</i> = 1–8).
HIS	1	=>	Display event histories with the oldest at the bottom of the list and the most recent at the top of the list.
HIS <i>n</i>	1	=>	Display event histories with the oldest at the bottom of the list and the most recent at the top of the list beginning at event <i>n</i> .
HIS C	1	=>	Clear/reset the event history and all corresponding event reports from nonvolatile memory.
HIS E	1	=>	Same as HIS, but events are identified with a unique number in the range 10000–65535.
HIS HIF	1	=>	Display HIF event histories with the oldest at the bottom of the list and the most recent at the top of the list.
HIS HIF <i>n</i>	1	=>	Display <i>n</i> HIF event histories with the oldest at the bottom of the list and the most recent at the top of the list.
HIS HIF C	1	=>	Clear/reset the HIF event history and all corresponding event reports from nonvolatile memory.
HIZ	1	=>	Display HIZ event reports with the oldest at the bottom of the list and the most recent at the top of the list.
HIZ <i>n</i>	1	=>	Display <i>n</i> HIZ event reports with the oldest at the bottom of the list and the most recent at the top of the list.
HIZ C	1	=>	Clear/reset the HIZ event reports from nonvolatile memory.
ID	0	=	Display the firmware id, user id, device code, part number, and configuration information.
INI HIF	2	=>>	Force HIF algorithm into initial tuning mode.
L_D	2	=>>	Prepares the relay to receive new firmware.

Table 10.19 ASCII Command Summary (Sheet 4 of 7)

Command	Access Level	Prompt	Command Description
LDP	1	=>	Show entire Load Profile (LDP) report.
LDP n	1	=>	Show latest <i>n</i> rows in the LDP report (<i>n</i> = 1 to several thousand, where 1 is the most recent entry).
LDP row1 row2	1	=>	Show rows <i>row1</i> – <i>row2</i> in the LDP report ([<i>row1</i> and <i>row2</i>] = 1 to several thousand).
LDP date1	1	=>	Show all rows in the LDP report recorded on the specified date <i>date1</i> (see DAT command for date format).
LDP date1 date2	1	=>	Show all rows in the LDP report recorded between dates <i>date1</i> and <i>date2</i> , inclusive.
LDP C	1	=>	Clear the Load Profile data from memory.
LDP D	1	=>	Display the number of days of Load Profile memory capacity remaining before data over-write occurs.
LOG HIF	1	=>	Display the HIF alarm and fault calculations as a percentage of their final value.
LOG HIF n	1	=>	Display the <i>n</i> most recent LOG HIF entries.
LOG HIF C	1	=>	Clear the LOG HIF data from memory.
LOO c t	2	=>>	Set MIRRORED BITS Channel <i>c</i> to loopback (<i>c</i> = A or B). The received MIRRORED BITS elements are forced to default values during the loopback test; <i>t</i> specifies the loopback duration in minutes (<i>t</i> = 1–5000, default is 5).
LOO c t DATA	2	=>>	Set MIRRORED BITS Channel <i>c</i> to loopback for duration <i>t</i> minutes. DATA allows the received MIRRORED BITS elements to change during the loopback test.
LOO c R	2	=>>	Cease loopback on MIRRORED BITS Channel <i>c</i> and return the channel to normal operation.
MAC	1	=>	Display Ethernet port MAC address.
MCS A	2	=>>	Begin MACsec automatic commissioning mode.
MCS C	2	=>>	Clear the MACsec connection.
MCS M	2	=>>	Begin MACsec manual commissioning mode.
MCS R	2	=>>	Clear the MACsec connection.
MCS S	2	=>>	Begin MACsec static commissioning mode.
MET k	1	=>	Display instantaneous metering data <i>k</i> times.
MET D	1	=>	Display demand and peak demand metering data.
MET E	1	=>	Display energy metering data.
MET H	1	=>	Display fundamental magnitudes, root-mean-square (rms) magnitudes, Total Harmonic Distortion, and harmonic magnitudes for the first 16 harmonics.
MET HIF k	1	=>	Display the HIF alarm and fault calculations as a percentage of their final value. Enter <i>k</i> for repeat count (<i>k</i> = 1–32767; if not specified, default is 1).
MET M	1	=>	Display maximum and minimum metering data.
MET PM k	1	=>	Display synchrophasor measurements (available when TSOK = logical 1). Enter <i>k</i> for repeat count.
MET PM time	1	=>	Display synchrophasor measurements (available when TSOK = logical 1). Enter <i>time</i> to display the synchrophasor for an exact specified time, in 24-hour format.
MET PM HIS	1	=>	Display the most recent MET PM synchrophasor report.
MET RD	1	=>	Reset demand metering data.
MET RE	1	=>	Reset energy metering data.
MET RM	1	=>	Reset maximum metering data. All values will display RESET until new maximum/minimum values are recorded.
MET RMS	1	=>	Display root-mean-square (rms) metering data.
MET RP	1	=>	Reset peak demand metering data.

Table 10.19 ASCII Command Summary (Sheet 5 of 7)

Command	Access Level	Prompt	Command Description
OPE, OPE A, OPE B, OPE C	B	==>	Momentarily assert Relay Word bit OC3, OCA, OCB, or OCC).
PAR	2	=>>	Change the device part number. Use only under the direction of SEL.
PAS 1	2	=>>	Change the Access Level 1 password.
PAS B	2	=>>	Change the Access Level B password.
PAS 2	2	=>>	Change the Access Level 2 password.
PAS C	C	==>>	Change the Access Level C password.
PIN addr	1	=>	Ping address at 1-second intervals until the command is terminated by the user or the 30-minute timeout duration elapses.
PIN addr Interval	1	=>	Ping address at an <i>Interval</i> until the command is terminated by the user or the 30-minute timeout duration elapses (<i>Interval</i> = 1–30 seconds)
PIN addr Timeout	1	=>	Ping address at 1-second intervals until the command is terminated by the user or the <i>Timeout</i> duration elapses (<i>Timeout</i> = 1–60 minutes).
PIN addr Interval Timeout	1	=>	Ping address at an <i>Interval</i> until the command is terminated by the user or the <i>Timeout</i> duration elapses (<i>Interval</i> = 1–30 seconds; <i>Timeout</i> = 1–60 minutes).
PUL n s	B	==>	Pulse output contact OUTn ($n = 201, 202$ [all models]; $101\text{--}108$ [models with extra I/O]) for s (1–30) seconds. Parameter OUTn must be specified; s defaults to 1 if not specified.
QUI	0	=	Reduce access level to Access Level 0 (exit relay control).
R_S	2	=>>	Restore factory-default settings and passwords and reboot the system. Use only under the direction of SEL. Only available after a settings or critical RAM failure.
SER	1	=>	Show entire Sequential Events Recorder (SER) report.
SER n	1	=>	Show latest n rows in the SER report ($n = 1\text{--}1024$, where 1 is the most recent entry).
SER row1 row2	1	=>	Show rows $row1\text{--}row2$ in the SER report.
SER date1	1	=>	Show all rows in the SER report recorded on the specified date <i>date1</i> (see DAT command for date format).
SER date1 date2	1	=>	Show all rows in the SER report recorded between dates <i>date1</i> and <i>date2</i> , inclusive.
SER C	1	=>	Clears SER report from nonvolatile memory.
SET n	2	=>>	Change relay settings (overcurrent, reclosing, timers, etc.) for Group n ($n = 1\text{--}8$; if not specified, default is the active settings group).
SET D n	2	=>>	Change DNP Map n settings ($n = 1, 2$, or 3).
SET F	2	=>>	Change Front-Panel settings.
SET G	2	=>>	Change Global settings.
SET L n	2	=>>	Change SELOGIC control equation settings for Group n ($n = 1\text{--}8$; if not specified, default is the active settings group).
SET M	2	=>>	Change Modbus settings.
SET P p	2	=>>	Change Port settings for Serial Port p ($p = 1, 2, 3, F$, or 5; if not specified, default is the active port).
SET R	2	=>>	Change SER and LDP Recorder settings.
SET ... name	2	=>>	For all SET commands, jump ahead to specific setting by entering setting name.
SET ... TERSE	2	=>>	For all SET commands, the TERSE command disables the automatic SHO command after settings entry.
SHO n	1	=>	Show relay settings (overcurrent, reclosing, timers, etc.) for Group n ($n = 1\text{--}8$; if not specified, default is active settings group).
SHO D n	1	=>	Show DNP Map n settings ($n = 1, 2$, or 3).
SHO F	1	=>	Show Front-Panel settings.

Table 10.19 ASCII Command Summary (Sheet 6 of 7)

Command	Access Level	Prompt	Command Description
SHO G	1	=>	Show Global settings.
SHO L <i>n</i>	1	=>	Show SELOGIC control equation settings for Group <i>n</i> (<i>n</i> = 1–8; if not specified, default is the active settings group).
SHO M	1	=>	Show Modbus settings.
SHO P <i>p</i>	1	=>	Show Port settings for Serial Port <i>p</i> (<i>p</i> = 1, 2, 3, F, or 5; if not specified, default is the active port).
SHO R	1	=>	Show SER and LDP Recorder settings.
SHO ... <i>name</i>	1	=>	For all SHO commands, jump ahead to specific setting by entering setting name.
SLR	2	=>>	Show all Security Log Report entries.
SLR <i>n</i>	2	=>>	Show latest <i>n</i> entries in the SLR (<i>n</i> = 1–3000, where 1 is the most recent entry).
SLR <i>date1</i>	2	=>>	Show all entries from <i>date1</i> to current.
SLR <i>date1 date2</i>	2	=>>	Show all entries in the SLR recorded between <i>date1</i> and <i>date2</i> , inclusive.
SLR C	2	=>>	Clear all SLR entries from nonvolatile memory.
SLR R	2	=>>	Clear all SLR entries from nonvolatile memory.
SNS	0	=	Display the Fast Message name string of the SER settings.
SSI	1	=>	Show entire Voltage Sag/Swell/Interruption (SSI) report.
SSI <i>n</i>	1	=>	Show latest <i>n</i> rows in SSI report (<i>n</i> = 1 to several thousand, where 1 is the most recent entry).
SSI <i>row1 row2</i>	1	=>	Show rows <i>row1</i> – <i>row2</i> in SSI report.
SSI <i>date1</i>	1	=>	Show all rows in SSI report recorded on the specified date <i>date1</i> (see DAT command for date format).
SSI <i>date1 date2</i>	1	=>	Show all rows in SSI report recorded between dates <i>date1</i> and <i>date2</i> , inclusive.
SSI C	1	=>	Clears SSI report from nonvolatile memory.
SSI R	1	=>	Reset the VSSI recorder logic and clear the Vbase value.
SSI T	1	=>	Trigger the SSI recorder.
STA <i>k</i>	1	=>	Display the recloser control self-test information <i>k</i> times (<i>k</i> = 1–32767; if not specified, default is 1).
STA C	2	=>>	Clear status warning or failure and reboot the recloser control.
STA S	1	=>	Display the memory and execution utilization for the SELOGIC control equations.
SUM HIF <i>n</i>	1	=>	Display the HIF summary message for event <i>n</i> .
TAR	1	=>	Display Relay Word row 0 or last displayed target row.
TAR <i>n k</i>	1	=>	Display Relay Word row number <i>n</i> . Enter <i>k</i> for repeat count (<i>k</i> = 1–32767; if not specified, default is 1).
TAR <i>name k</i>	1	=>	Display Relay Word row containing <i>name</i> . Enter <i>k</i> for repeat count (<i>k</i> = 1–32767; if not specified, default is 1).
TAR LIST	1	=>	Shows all the Relay Word bits in all of the rows.
TAR R	1	=>	Reset front-panel tripping targets.
TAR ROW ...	1	=>	Shows the Relay Word row number at the start of each line, with other selected TAR commands as described above, such as n , name , k , and LIST .
TDP	2	=>>	Show the status of the SEL Livestream protocol. This feature is used for SEL testing and research. Contact SEL for more details.
TDP ON	2	=>>	Enable the SEL Livestream protocol stream to the last used IP address and UDP port. Note: If the command has not been previously used, or a TDP reset has been performed, the default IP address and UDP port are used.

Table 10.19 ASCII Command Summary (Sheet 7 of 7)

Command	Access Level	Prompt	Command Description
TDP ON <i>addr</i>	2	=>>	Enable the SEL Livestream protocol stream to the designated IP address and last used UDP port. Note: If the command has not been previously used, or a TDP reset has been performed, the default UDP port is used.
TDP ON <i>addr port</i>	2	=>>	Enable the SEL Livestream protocol stream to the designated IP address and UDP port.
TDP OFF	2	=>>	Disable the SEL Livestream protocol stream.
TDP RESET	2	=>>	Disable the SEL Livestream protocol and reset the IP address and UDP port to defaults.
TES DB	B	=>>	Display the present status of digital and analog overrides.
TES DB A <i>name value</i>	B	=>>	Override analog label <i>name</i> with <i>value</i> in communications interface.
TES DB A <i>row_x value</i>	B	=>>	Override all Relay Word bits in Relay Word row number <i>row_x</i> with <i>value</i> .
TES DB D <i>name value</i>	B	=>>	Override Relay Word bit <i>name</i> with <i>value</i> in communications interface, where <i>value</i> = 0 or 1.
TES DB <i>name OFF</i>	B	=>>	Clear (analog or digital) override for element <i>name</i> .
TES DB OFF	B	=>>	Clear all analog and digital overrides.
TIM	1	=>	Display the present internal clock time.
TIM hh:mm	1	=>	Set the internal clock to <i>hh:mm</i> .
TIM hh:mm:ss	1	=>	Set the internal clock to <i>hh:mm:ss</i> .
TIM Q	1	=>	Display time statistics.
TIM DST	1	=>	Display daylight-saving time information.
TRI	1	=>	Trigger event report data capture.
TRI time	1	=>	Trigger an event report data capture at specified <i>time</i> .
TRI HIF	1	=>	Trigger an HIF event report data capture. Only available in recloser controls that support Arc Sense technology.
TRI STA	1	=>	Display the status of a previous TRI time command.
VEC D	2	=>>	Display the standard Vector Report.
VEC E	2	=>>	Display the Extended Vector Report.
VER	1	=>	Display information about the configuration of the recloser control.

The recloser control responds with Invalid Access Level if a command is entered from an access level lower than the specified access level for the command. The recloser control responds with Invalid Command to commands not listed above or entered incorrectly.

Many of the command responses display the following header at the beginning:

[RID Setting] [TID Setting]	Date: mm/dd/yyyy Time: hh:mm:ss.sss Time Source: external
--------------------------------	--

The definitions follow:

- [RID Setting]: This is the RID (Relay Identifier) setting. The recloser control is shipped with the default setting RID = FEEDER 1 (see *Identifier Labels (Group Settings)* on page 9.40).
- [TID Setting]: This is the TID (Terminal Identifier) setting. The recloser control is shipped with the default setting TID = STATION A (see *Identifier Labels (Group Settings)* on page 9.40).
- Date: This is the date when the command response was given, except for recloser control response to the **EVE** command (Event), when it is the date the event occurred. You can modify the date display format (Month/Day/Year, Year/Month/Day, or Day/Month/Year) by changing the DATE_F Global setting.
- Time: This is the time when the command response was given, except for recloser control response to the **EVE** command, when it is the time the event occurred.
- Time Source: This is internal if no time-code input is attached and external if an input is attached.

Command Explanations

ACC, BAC, 2AC, and CAL Commands (Go to Access Level 1, B, 2, or C)

The **ACC**, **BAC**, **2AC**, and **CAL** commands provide entry to the multiple access levels. Different commands are available at the different access levels as shown in *Table 10.19*. Commands **ACC**, **BAC**, **2AC**, and **CAL** are explained together because they operate similarly.

Command	Description
ACC	Enter Access Level 1.
BAC	Enter Breaker access level (Access Level B).
2AC	Enter Access Level 2.
CAL	Enter Access Level C. Reserved for SEL use only.

Password Requirements

Passwords are required if the main board Access jumper is *not* in place (Access jumper = OFF). Passwords are not required if the main board Access jumper is in place (Access jumper = ON). Refer to *Figure 2.53* for Access jumper information. See *PAS Command (Change Passwords)* for the list of default passwords and for more information on changing passwords.

Access Level Attempt (Password Required)

Assume the following conditions: Access jumper = OFF (not in place), Access Level = 0.

At the Access Level 0 prompt, enter the **ACC** command:

```
=ACC <Enter>
```

Because the Access jumper is not in place, the relay asks for the Access Level 1 password to be entered:

Password: ?

The relay is shipped with the default Access Level 1 password shown in the table under *PAS Command (Change Passwords)*. At the prompt above, enter the default password and press the <Enter> key. The relay responds:

FEEDER 1
STATION A
Level 1
=>

Date: 02/02/09 Time: 08:31:10.361

The => prompt indicates the relay is now in Access Level 1.

If the entered password is incorrect, the relay asks for the password again (Password: ?). If the incorrect password is entered when attempting to enter Access Level B or higher the PASNVAL Relay Word bit will pulse for approximately one second. The relay will ask as many as three times. If the requested password is incorrectly entered three times in a row, the Relay Word bit BADPASS will pulse for approximately one second. After three attempts, the relay displays an invalid access message and prevents further access attempts for 30 seconds. The PASNVAL and BADPASS Relay Word bits are part of the default SALARM SELOGIC equation (see *Factory-Default Settings on page 9.63*).

Access Level Attempt (Password Not Required)

Assume the following conditions: Access jumper = ON (in place), Access Level = 0.

At the Access Level 0 prompt, enter the **ACC** command:

=ACC <Enter>

Because the Access jumper is in place, the relay does not ask for a password; it goes directly to Access Level 1. The relay responds:

FEEDER 1
STATION A
Level 1

Date: 03/05/09 Time: 08:31:10 - 361

The => prompt indicates the relay is now in Access Level 1.

The recloser control pulses the ACCESSP Relay Word bit for approximately one second after a successful Level B, Level 2, or Level C access. The above two examples demonstrate how to go from Access Level 0 to Access Level 1. Refer to *Port Access Levels* for more access level examples.

B NAMES Command

The **BNA** command produces ASCII names of all relay status bits reported in the Fast Meter Data Block (A5D1) message in Compressed ASCII format (see *Appendix I: Configuration, Fast Meter, and Fast Operate Commands*).

Command	Description	Access Level
BNA	Display names of status bits in the A5D1 Fast Meter Message.	0

BRE Command (Breaker Monitor Data)

Use the **BRE** command to view the breaker monitor report.

Command	Description	Access Level
BRE	Display breaker/recloser contact wear report.	1
BRE W	Preload breaker/recloser contact wear monitor data.	B
BRE R	Reset breaker/recloser contact wear monitor.	B

ADDITIONAL SEF COLUMN FOR EBMON := Y1

In the various **BRE** command outputs, an additional SEF (Sensitive Earth Fault) column appears for the Involved Phase Counter row (not shown in the examples here). See Involved Phase and Ground Counters and Fault Alarm (EBMON := Y1) on page 8.39.

```
=>BRE <Enter>
FEEDER 1                               Date: 08/29/2003  Time: 08:00:00.000
STATION A                               Time Source: internal

                                         A      B      C      G
Internal Trip Counter        14      7      10
Internal Current (kA)         32.4   18.6   22.6

                                         2      1      2
External Trip Counter        0.8     0.6    0.7
External Current (kA)

Percent Wear                   22      28      25

Involved Phase Counter       10      5       8      3

LAST RESET 02/12/2003 09:25:14
=>
```

See *Breaker/Recloser Contact Wear Monitor* on page 8.23 for further details on the breaker monitor.

BRE W (Preload Breaker Wear)

Use the **BRE W** command to preload breaker monitor data.

Following is a sample terminal display when preloading the breaker monitor:

```
==>BRE W <Enter>
Breaker Monitor Preload

Internal Trip Counter (0-65000)          A-phase =      0 ? 14 <Enter>
                                           B-phase =      0 ? 7 <Enter>
                                           C-phase =      0 ? 10 <Enter>
Internal Current (0.0-999999 kA)        IA     =  0.0 ? 32.4 <Enter>
                                           IB     =  0.0 ? 18.6 <Enter>
                                           IC     =  0.0 ? 22.6 <Enter>

External Trip Counter (0-65000)          A-phase =      0 ? 2 <Enter>
                                           B-phase =      0 ? 1 <Enter>
                                           C-phase =      0 ? 2 <Enter>
External Current (0.0-999999 kA)        IA     =  0.0 ? 0.8 <Enter>
                                           IB     =  0.0 ? 0.6 <Enter>
                                           IC     =  0.0 ? 0.7 <Enter>

Percent Wear (0-100%)                  A-phase =      0 ? 22 <Enter>
                                           B-phase =      0 ? 28 <Enter>
                                           C-phase =      0 ? 25 <Enter>

Involved Phase Counter (0-65000)        A-phase =      0 ? 10 <Enter>
                                           B-phase =      0 ? 5 <Enter>
                                           C-phase =      0 ? 8 <Enter>
                                           Ground =      0 ? 3 <Enter>
```

```
Last Reset Date = 07/30/2003 ? 02/12/2003
Time = 16:07:17 ? 09:25:14
Save Changes(Y/N)? Y <Enter>

FEEDER 1 Date: 08/29/2003 Time: 08:00:00.000
STATION A Time Source: internal

Internal Trip Counter A B C G
Internal Current (kA) 14 7 10
                           32.4 18.6 22.6

External Trip Counter 2 1 2
External Current (kA) 0.8 0.6 0.7

Percent Wear 22 28 25

Involved Phase Counter 10 5 8 3

LAST RESET 02/12/2003 09:25:14
==>
```

The **BRE W** command only saves new settings after the Save Changes (Y/N)? message. If a data entry error is made using the **BRE W** command, the values echoed after the Invalid format, changes not saved message are the previous **BRE** values, unchanged by the aborted **BRE W** attempt.

Use the **BRE R** command to reset the breaker monitor:

```
==>BRE R <Enter>

Reset Trip Counters and Accumulated Currents/Wear
Are you sure (Y,N)? Y <Enter>

FEEDER 1 Date: 07/30/2003 Time: 16:07:18.039
STATION A Time Source: internal

Internal Trip Counter A B C G
Internal Current (kA) 0 0 0
                           0.0 0.0 0.0

External Trip Counter 0 0 0
External Current (kA) 0.0 0.0 0.0

Percent Wear 0 0 0

Involved Phase Counter 0 0 0 0

LAST RESET 07/30/2003 16:07:17
==>
```

BTT Command

Use the **BTT** commands to display battery test results or force a battery test. See *Section 8: Metering and Monitoring* for details on how the battery system monitor operates.

BTT (View Battery Test Results)

Use the **BTT** command to display the daily battery test results.

Command	Description	Access Level
BTT	Display latest battery load test results and time remaining until next discharge test.	B

- If the most recent battery test passed, the following message is displayed:

Battery test state is: OK
Time until next battery test: XX hours

where XX is the estimated time until the next automatic battery test, in hours.

- If the DTFAIL Relay Word bit is already asserted (most recent test failed), the following message is displayed:
Battery Failure
- If a battery test is in progress, the following message is displayed:
Battery test in progress

BTT NOW (Initiate Battery Test)

Use the **BTT NOW** command to request an immediate battery test.

Command	Description	Access Level
BTT NOW	Force a battery test and view the results.	B

1. If a battery test is already in progress, the following message is displayed:
Battery test in progress
2. If the battery charger is in Discharge mode or Startup mode, no test is performed and the following message is displayed:
Command Failed: Battery charger in Discharge or Startup mode.
3. If neither (1) nor (2) apply, a test is performed. The following message is displayed and a new period appears after the message for each second of the battery test.
Battery test initiated...
4. At the end of the test, the display will be one of the following:
Battery test state is: OK
or
Battery test state is: FAILED

CASCII Command

The **CAS** command produces the Compressed ASCII configuration message. This configuration instructs an external computer on the method for extracting data from other Compressed ASCII commands.

Command	Description	Access Level
CAS	Display Compressed ASCII configuration message.	0

CEV Command (Compressed Event Reports)

Use the **CEV** command to retrieve event reports in compressed format. See *Section 12: Analyzing Events* for details on retrieving event reports, including additional parameters.

Command	Description	Access Level
CEV <i>n</i>	Display event report <i>n</i> in Compressed ASCII format. Parameter <i>n</i> can correspond to the number from the HIS command or the unique event number from the HIS E command.	1

CEV HIF (Compressed HIF Event Reports; Only Available in Relays That Support Arc Sense Technology)

Use the **CEV HIF** command to retrieve high-impedance (HIF) event reports in compressed format. See *HIF Event Reporting on page 12.52* for details on retrieving HIF event reports.

Command	Description	Access Level
CEV HIF <i>n</i>	Display HIF event report <i>n</i> in Compressed ASCII format. Parameter <i>n</i> corresponds to the event number from the HIS HIF command.	1

CHISTORY Command

The **CHI** command is the **HISTORY** command for the Compressed ASCII command set.

Command	Description	Access Level
CHI	Display history data in Compressed ASCII format.	1

CHISTORY HIF Command (Only Available in Relays That Support Arc Sense Technology)

The **CHI HIF** command is the **HISTORY HIF** command for the Compressed ASCII command set. See *HIF Event History on page 12.51*.

Command	Description	Access Level
CHI HIF	Display HIF history data in Compressed ASCII format.	1

CLO Command (Close Breaker)

Use the close command (**CLO**, **CLO A**, **CLO B**, or **CLO C**) to assert the specified Relay Word bit (CC3, CCA, CCB, or CCC) for 1/4 cycle.

Command	Description	Access Level
CLO	Momentarily assert the three-phase close Relay Word bit CC3.	B
CLO <i>n</i>	This command asserts a single-phase close Relay Word bit (CLO A asserts CCA, CLO B asserts CCB, CLO C asserts CCC).	B

Program the close command Relay Word bit into the close control equation (CL3P, CLA, CLB, or CLC) to enable assertion of the close Relay Word bit (CLOSE3P, CLOSEA, CLOSEB, or CLOSEC) with the close command. Program the close Relay Word bit to enable assertion of an output contact (e.g., OUT201 := CLOSE3P) to close a recloser/circuit breaker. See *Section 6: Close and Reclose Logic* for a detailed explanation of the close logic.

To issue the **CLO** command, enter the following:

```
-->CLO <Enter>
Close Breaker (Y/N) ? Y <Enter>
Are you sure (Y/N) ? Y <Enter>
==>
```

Typing **N <Enter>** after either of the **Y/N** prompts aborts the command.

The main board breaker jumper supervises the **CLO** command (see *Figure 2.53*). If the breaker jumper is not in place (breaker jumper = OFF), the recloser control does not perform the **CLO** command and responds with the following message:

```
Aborted: No Breaker Jumper
```

COM Command (Communication Data)

The **COM** command displays integral relay-to-relay (MIRRORED BITS) communications data. For more information on MIRRORED BITS communications, see *Appendix D: MIRRORED BITS Communications*. To get a summary report, enter the command with the channel parameter (**A** or **B**).

Command	Description	Access Level
COM c	Show communications summary report (COM report) on MIRRORED BITS Channel <i>c</i> (<i>c</i> = A or B).	1
COM c row1 row2		
COM c date1 date2		
COM c L ...	For all COM commands (except COM c C), L causes the specified report records to be listed after the summary.	1
COM c C	Clear/reset communications buffer data for MIRRORED BITS Channel <i>c</i> (or both channels if <i>c</i> is not specified).	1

Parameter	Description
<i>c</i>	Parameter <i>c</i> is A for Channel A and B for Channel B. If only one MIRRORED BITS port is enabled the channel specifier may be omitted.
<i>row1 row2</i>	Append <i>row1</i> to return a chronological progression of the first <i>row1</i> rows. Append <i>row1</i> and <i>row2</i> to return all rows between <i>row1</i> and <i>row2</i> , beginning with <i>row1</i> and ending with <i>row2</i> . Enter the smaller number first to display a numeric progression of rows through the report. Enter the larger number first to display a reverse numeric progression of rows.
<i>date1 date2</i>	Append <i>date1</i> to return all rows with this date. Append <i>date1</i> and <i>date2</i> to return all rows between <i>date1</i> and <i>date2</i> beginning with <i>date1</i> and ending with <i>date2</i> . Enter the oldest date first to display a chronological progression through the report. Enter the newest date first to display a reverse chronological progression. Date entries are dependent on the date format setting DATE_F.

```
=>COM A <Enter>
FEEDER 1                                     Date: 08/29/2003 Time: 08:00:00.000
STATION A                                     Time Source: internal

FID=SEL-651R-2-Rxxx-Vx-Zxxxxxx-Dxxxxxxxxx      CID=xxxx
Summary for Mirrored Bits channel A

For 08/05/2003 09:33:57.453 to 08/05/2003 11:43:23.327

Total failures      1          Last error   Data error
Relay Disabled      1
Data error          0          Longest Failure    1.113 sec.
Re-Sync              0
Underrun             0          Unavailability  0.000143
Overrun              0
Parity error         0
Framing error        0          Loop-back      0
Bad Re-Sync          0
```

If only one MIRRORED BITS port is enabled, the channel specifier may be omitted. Use the **L** parameter to get a summary report, followed by a listing of the COM records.

```
=>COM L <Enter>
FEEDER 1                               Date: 08/29/2003 Time: 08:00:00.000
STATION A                               Time Source: internal

FID=SEL-651R-2-Rxxx-Vx-Zxxxxxx-Dxxxxxxxxx      CID=xxxxx
Summary for Mirrored Bits channel A

For 08/29/2003 08:00:00.000 to 08/30/2003 08:00:00.000

Total failures      1           Last error   Relay Disabled
Relay Disabled      1
Data error          0           Longest Failure 203.388 sec.
Re-Sync              0
Underrun             0           Unavailability 0.999979
Overrun              0
Parity error         0
Framing error        0           Loop-back     0
Bad Re-Sync          0

Failure            Recovery
#    Date       Time       Date       Time       Duration Cause
1    08/29/2003 08:00:00.0000 08/29/2003 08:00:45.0000 45.000   Relay Disabled
=>
```

There may be as many as 255 records in the extended report.

CON Command (Control Remote Bit)

Command	Description	Access Level
CON <i>n</i> ^a	First step of a two-command sequence. The SEL-651R-2 will prompt for the second step (sub-command), shown below.	B

^a Parameter *n* is a number from 1 to 32 representing RB01–RB32.

- Step 1. At the Access Level B prompt, type:
- CON
 - a space
 - the number of the remote bit you wish to control (1–32)

Step 2. Press the <Enter> key on your computer.

The relay responds by repeating your command followed by a colon.

Step 3. At the colon, type the Control subcommand you wish to perform (see Table 10.20).

The following example shows the steps necessary to pulse Remote Bit 5 (RB5):

```
=>CON 5 <Enter>
CONTROL RB5: PRB 5 <Enter>
=>
```

You must enter the same remote bit number in both steps in the command. If the bit numbers do not match, the relay responds:

```
Invalid Command
```

Table 10.20 SEL-651R-2 Control Subcommand

Subcommand	Description
SRB <i>n</i>	Set Remote Bit <i>n</i> (“ON” position)
CRB <i>n</i>	Clear Remote Bit <i>n</i> (“OFF” position)
PRB <i>n</i>	Pulse Remote Bit <i>n</i> for 1/4 cycle (“MOMENTARY” position)

See *Remote Bits* on page 7.23 for more information.

COP Command (Copy Settings Group or DNP Map)

NOTE: If EZ settings are not enabled in the source Group *m*, but are enabled in the destination Group *n*, the **COP** command is not allowed.

Copy relay and SELOGIC control equation settings from source Settings Group *m* to destination Settings Group *n* with the **COP *m n*** command. Copy DNP map settings from Map *m* to Map *n* with the **COP D *m n*** command. Settings group numbers range from 1 to 8 and DNP maps range from 1 to 3. After entering settings into one settings group or map with the **SET** command, copy them to the other group(s) or map(s) with the **COP** command. Use the **SET** command to modify the copied settings. The relay disables for a few seconds and the **ALARM** output pulses if you copy settings into the active group. This is similar to a Group Change (see *Multiple Settings Groups* on page 7.24).

Command	Description	Access Level
COP <i>m n</i>	Copy settings from Group <i>m</i> to Group <i>n</i> .	2
COP D <i>m n</i>	Copy DNP Map <i>m</i> to Map <i>n</i> .	2

Parameter	Description
<i>m</i>	Parameter <i>m</i> is a group number from 1 to 8 or a map number from 1 to 3.
<i>n</i>	Parameter <i>n</i> is a group number from 1 to 8 or a map number from 1 to 3.

For example, to copy settings from Group 1 to Group 3 issue the following command:

```
=>>COP 1 3 <Enter>
Copy 1 to 3
Are you sure (Y/N) ? Y <Enter>

Please wait...
Settings copied
=>>
```

COUNTER Command (View SELOGIC Counters)

The **COU** command displays the present value of the SELOGIC counters.

Command	Description	Access Level
COU <i>k</i>	Show the SELOGIC counter values. Enter <i>k</i> for repeat count.	1

NOTE: The counter data displayed by the **COU** command may not be from the same processing interval for each counter.

The **COU** command is convenient to use while testing the SELLOGIC Counter settings (see *Counters on page 7.15*). Below is a sample of the **COU** command response.

```
=>COU <Enter>
FEEDER 1                               Date: 08/05/2003  Time: 12:07:32.532
STATION A                               Time Source: internal

SC01    SC02    SC03    SC04    SC05    SC06    SC07    SC08
      0       14       0       0       0       0       0       0

SC09    SC10    SC11    SC12    SC13    SC14    SC15    SC16
      0       0       0       0       0       0       0       0

=>
```

CST Command (Compressed Status)

The **CST** command generates a recloser control status report in Compressed ASCII format.

Command	Description	Access Level
CST	Display the recloser control status in Compressed ASCII format.	1

CSU Command

The **CSU** command retrieves the event summary information event report *n* in Compressed ASCII format (see *Section 12: Analyzing Events*).

Command	Description	Access Level
CSU <i>n</i>	Display the event summary for event report <i>n</i> (with label lines) in Compressed ASCII format. If <i>n</i> is omitted, the default is 1 (most recent). Parameter <i>n</i> can correspond to the number from the HIS command or the unique event number from the HIS E command.	1

CSU HIF Command (Only Available in Relays That Support Arc Sense Technology)

The **CSU HIF** command retrieves the HIF event summary information for event report *n* in Compressed ASCII format (see *HIF Event Summary on page 12.48*).

Command	Description	Access Level
CSU HIF <i>n</i>	Display the HIF event summary for event report <i>n</i> in Compressed ASCII format. If <i>n</i> is omitted, the default is 1 (most recent). Parameter <i>n</i> corresponds to the event number from the HIS HIF command.	1

DAT Command (View/ Change Date)

The **DAT** command displays the date stored by the internal calendar/clock. If the Global setting DATE_F is set to MDY, the date is displayed as month/day/year. If the date format setting DATE_F is set to YMD, the date is displayed as year/month/day. If the date format setting DATE_F is set to DMY, the date is displayed as day/month/year.

Command	Description	Access Level
DAT	Display the internal clock date.	1
DAT <i>date</i>	Set the internal clock date to <i>date</i> (DATE_F set to MDY, YMD, or DMY).	1

NOTE: After setting the date, allow at least 60 seconds before powering down the relay or the new setting may be lost.

To set the date:

- Type **DAT mm/dd/yyyy <Enter>** if the DATE_F setting is MDY.
- If the DATE_F is set to YMD, enter **DAT yyyy/mm/dd <Enter>**.
- If the DATE_F is set to DMY, enter **DAT dd/mm/yyyy <Enter>**.

To set the date to May 20, 2016, enter the following:

```
=>DAT 5/20/2016 <Enter>
05/20/2016
=>
```

You can separate the month, day, and year parameters with spaces, commas, slashes, colons, and semicolons. Set the year in 4-digit format (for dates 2000–2099).

If an IRIG-B or SNTP time synchronization signal is connected to the relay, the **DAT** command cannot alter the month or day portion of the date. If the IRIG-B or SNTP time source is IEEE C37.118 compliant and Global setting IRIGC = C37.118, or if an SNTP time source is connected, the **DAT** command cannot alter the year. See *Configuring High-Accuracy Timekeeping on page J.21* for more details on IRIG time sources.

DNAMES Command

The **DNA** command produces the ASCII names of all Relay Word bits reported in a Fast Meter message in Compressed ASCII format (see *DNA Message on page I.13*).

Command	Description	Access Level
DNA X or T	Display ASCII names of all Relay Word bits digital I/O. Either X or T is mandatory and results are identical.	0

ETH Command (View Ethernet Port Information)

Use the **ETH** command when troubleshooting Ethernet connections. The report shown is for a relay with dual copper Ethernet ports with Port 5 settings NETMODE = FAILOVER and EPORTSEC = Y. Different Ethernet configurations and different NETMODE settings result in slightly different information being displayed. See *Establishing Communications Using an Ethernet Port and Telnet or the Web Server* for a description of the settings and operating modes related to the Ethernet port.

Command	Description	Access Level
ETH	Displays information about Ethernet port(s)	1
ETH C	Clears Ethernet port sent and received packets, bytes, and error statistics	1

```
=>ETH <Enter>
SEL-651R-2
STATION A
Date: 8/27/13      Time: 05:40:00.603

NETMODE: FAILOVER

PRIMARY PORT: 5A
ACTIVE PORT: 5A

LINK SPEED DUPLEX MEDIA
PORT 5A Up 100M Full TX
PORT 5B Down -- -- TX

IP Port:

MAC: 00-30-A7-01-09-2E
IP ADDRESS: 192.168.1.2
SUBNET MASK: 255.255.255.0
DEFAULT GATEWAY: 192.168.1.1
```

```

PACKETS          BYTES          ERRORS
SENT  RCVD      SENT  RCVD      SENT  RCVD
    2     2       128   172        0     0

GOOSE Port:

MAC: 00-30-A7-01-09-2F

PACKETS          BYTES          ERRORS
SENT  RCVD      SENT  RCVD      SENT  RCVD
    34    2       6932  184        0     0

MACsec Diagnostics
Security Entity Secure Channel Identifier (SECYSCI): 12.34.56.1A.0C.DC.01.23
Key Server MAC Address (KSMADDR): 00:30:A7:26:F6:55

MACsec Status
MACsec Available (MSEN): 1
MACsec Operational (MSOK): 1
MACsec Crypto Self-Test (MSCSDP): 1
MACsec Security Alarm (MSBAD): 0

MACsec Security Mode
Integrity Only (MSINTG): 0
Integrity and Encryption (MS_EANDI): 1

MACsec Packets Counters
In Packets Untagged (VERUNTG): 22
In Packets No Tag (VERNONTG): 0
In Packets Bad Tag (VERBDTG): 0
In Packets No SA (VERNOSA): 0
In Packets No SA Error (VERNOSE): 0
In Octets Validated (VEROCVA): 0
In Octets Decrypted (VEROCDA): 11234

MACsec Packet Number
Active SA Packet Number (TXRXPN): 123548

MACsec Date/Time Statistics
Last Time Received SA (TRNSACT): 06/02/2022 01:23:45
Last Time Started SA Traffic (TRNSAST): 06/02/2022 01:24:00
Current CAK Lifetime (CAKLFTM): 05:55:23
Last Time MACsec Counters Reset (RSTCNTM): 06/01/2022 04:45:45

=>

```

EVE Command (Event Reports)

Use the **EVE** command to view event reports. See *Section 12: Analyzing Events* for further details on retrieving event reports, including additional parameters.

Command (Parameter n Is Optional)	Description	Access Level
EVE n	Return event report <i>n</i> (including settings and summary) at full length with 4-samples/cycle data. Parameter <i>n</i> can correspond to the number from the HIS command or the unique event number from the HIS E command.	1

EXI Command

Use the **EXI** command to exit a Telnet session on any of the Ethernet ports.

Command	Description	Access Level
EXI	Exit active Telnet session	0

FIL Command

The **FIL** command provides an efficient means of transferring files between the relay and a PC. Software applications, such as QuickSet, use the **FIL** command to send and receive settings files to and from the relay.

The **FIL** command uses Ymodem transfer protocol to transfer setting files and to retrieve event files (see *Retrieving COMTRADE Event Files on page 12.15*). Reports, event, and diagnostic files are available to read via Ymodem as a batch. See the *Ymodem File Structure on page 10.30* for more information on using wildcards.

Command	Description	Access Level
FIL DIR	Display a list of available files.	1
FIL READ <i>filename</i>	Transfer settings or event file <i>filename</i> from the relay to the PC.	1
FIL WRITE <i>filename</i>	Transfer settings file <i>filename</i> from the PC to the relay.	2
FIL SHOW <i>filename</i>	Displays contents of the ASCII file <i>filename</i> .	1

The following response shows the available reports, events, and settings available with the **FIL** command. For more information on these files, see *Virtual File Interface on page 10.25*.

=> FIL DIR <Enter>		
CFG.TXT	R	
ERR.TXT	R	
SET_ALL.TXT	RW	
SET_1.TXT	RW	Group Settings
SET_2.TXT	RW	
SET_3.TXT	RW	
SET_4.TXT	RW	
SET_5.TXT	RW	
SET_6.TXT	RW	
SET_7.TXT	RW	
SET_8.TXT	RW	
SET_D1.TXT	RW	DNP Settings
SET_D2.TXT	RW	
SET_D3.TXT	RW	
SET_G.TXT	RW	
SET_L1.TXT	RW	Logic Settings
SET_L2.TXT	RW	
SET_L3.TXT	RW	
SET_L4.TXT	RW	
SET_L5.TXT	RW	
SET_L6.TXT	RW	
SET_L7.TXT	RW	
SET_L8.TXT	RW	
SET_M.TXT	RW	Modbus Settings
SET_P1.TXT	RW	
SET_P2.TXT	RW	
SET_P3.TXT	RW	
SET_P5.TXT	RW	
SET_PF.TXT	RW	
SET_R.TXT	RW	SER Settings
SET_F.TXT	RW	
SWCFG.ZIP	RW	Front-Panel Settings
C4_nnnnn.CEV	R	
CHF_nnnnn.CEV	R	
CR_nnnnn.CEV	R	
HF_nnnnn.CFG	R	
HF_nnnnn.DAT	R	
HF_nnnnn.HDR	R	
HR_nnnnn.CFG	R	
HR_nnnnn.DAT	R	
HR_nnnnn.HDR	R	
STATUS.TXT	R	Diagnostic Reports
VEC_D.TXT	R	
VEC_E.TXT	R	
BRE.TXT	R	Breaker Monitor Report

CHISTORY.TXT	R	
CHISTORY_HIF.TXT	R	
HISTORY.TXT	R	History Reports
HISTORY_HIF.TXT	R	
LDP.TXT	R	Load Profile Report
MET.TXT	R	
MET_D.TXT	R	
MET_E.TXT	R	
MET_H.TXT	R	Metering Reports
MET_HIF.TXT	R	
MET_M.TXT	R	
MET_PM.TXT	R	
SER.TXT	R	SER Report
SSI.TXT	R	Sag, Swell, and Interruption Report
TAR.TXT	R	Relay Word Bits Status Report

Figure 10.8 FILE DIR Command Example Response

GOOSE Command

Use the GOOSE (GOO) command to display transmit and receive GOOSE messaging and statistics information, which can be used for troubleshooting. The GOOSE command variants and options are shown below.

Command Variant	Description	Access Level
GOO	Display GOOSE information.	1
GOO <i>k</i>	Display GOOSE information <i>k</i> times.	1
GOO S	Display a list of GOOSE subscriptions with their ID.	1
GOO S <i>n</i>	Display GOOSE statistics for subscription ID <i>n</i> .	1
GOO S ALL	Display GOOSE statistics for all subscriptions.	1
GOO S <i>n</i> L	Display GOOSE statistics for subscription ID <i>n</i> including error history.	1
GOO S ALL L	Display GOOSE statistics for all subscriptions including error history.	1
GOO S <i>n</i> C	Clear GOOSE statistics for subscription ID <i>n</i> .	1
GOO S ALL C	Clear GOOSE statistics for all subscriptions.	1

The information displayed for each GOOSE IED is described in the following table.

Information Field	Description
Transmit GOOSE Control Reference	This field represents the GOOSE control reference information that includes the IED name, ldInst (Logical Device Instance), LN0 lnClass (Logical Node Class), and GSEControl name (GSE Control Block Name) (e.g., SEL_651R_1CFG/LLN0\$GO\$GooseDSet13).
Receive GOOSE Control Reference	This field represents the goCbRef (GOOSE Control Block Reference) information that includes the iedName (IED name), ldInst (Logical Device Instance), LN0 lnClass (Logical Node Class), and cbName (GSE Control Block Name) (e.g., SEL_651R_1CFG/LLN0\$GO\$GooseDSet13).
MultiCastAddr (Multicast Address)	This hexadecimal field represents the GOOSE multicast address.
Ptag	This three-bit decimal field represents the priority tag value, where spaces are used if the priority tag is unknown.
Vlan	This 12-bit decimal field represents the virtual LAN (Local Area Network) value, where spaces are used if the virtual LAN is unknown.
StNum (State Number)	This hexadecimal field represents the state number that increments with each state change.
SqNum (Sequence Number)	This hexadecimal field represents the sequence number that increments with each retransmitted GOOSE message sent.
TTL (Time to Live)	This field contains the time (in ms) before the next message is expected.

Information Field	Description														
Code	<p>When appropriate, this text field contains warning or error condition text that is abbreviated as follows:</p> <table> <thead> <tr> <th>Code Abbreviation</th><th>Explanation</th></tr> </thead> <tbody> <tr> <td>OUT OF SEQUENC</td><td>Out of sequence error</td></tr> <tr> <td>CONF REV MISMA</td><td>Configuration Revision mismatch</td></tr> <tr> <td>NEED COMMISSIO</td><td>Needs Commissioning</td></tr> <tr> <td>TEST MODE</td><td>Test Mode</td></tr> <tr> <td>MSG CORRUPTED</td><td>Message Corrupted</td></tr> <tr> <td>TTL EXPIRED</td><td>Time to live expired</td></tr> </tbody> </table>	Code Abbreviation	Explanation	OUT OF SEQUENC	Out of sequence error	CONF REV MISMA	Configuration Revision mismatch	NEED COMMISSIO	Needs Commissioning	TEST MODE	Test Mode	MSG CORRUPTED	Message Corrupted	TTL EXPIRED	Time to live expired
Code Abbreviation	Explanation														
OUT OF SEQUENC	Out of sequence error														
CONF REV MISMA	Configuration Revision mismatch														
NEED COMMISSIO	Needs Commissioning														
TEST MODE	Test Mode														
MSG CORRUPTED	Message Corrupted														
TTL EXPIRED	Time to live expired														
Transmit Data Set Reference	This field represents the DataSetReference (Data Set Reference) that includes the IED name, LN0 InClass (Logical Node Class), and GSEControl dataSet (Data Set Name) (e.g., SEL_651R_1CFG/LLN0\$DataSet13).														
Receive Data Set Reference	This field represents the dataSetRef (Data Set Reference) that includes the iedName (IED name), ldInst (Logical Device Instance), LN0 InClass (Logical Node Class), and dataSet (Data Set Name) (e.g., SEL_651R_1CFG/LLN0\$DataSet13).														
Ctrl Ref/ ControlBlockReference	This is the GOOSE control block reference. It is a concatenation of the logical device name, LN0 (logical node containing the control block), GO (functional constraint), and the GSEControl name. (e.g., SEL_651R_1CFG/LLN0\$GO\$GooseDataSet13)														
AppID	This is the application identifier as a decimal number.														
From	This is the date and time the current statistics collection started.														
To	This is the date and time the GOOSE statistics command was executed.														
Accumulated downtime duration	This represents the total amount of time a subscription was in an error state. The duration is displayed in the format: hhhh:mm:ss.zzz.														
Maximum downtime duration	This represents the maximum amount of time a subscription was continuously in error state. The duration is displayed in the format: hhhh:mm:ss.zzz.														
Date & time maximum downtime began	This is the date and time the recorded maximum downtime started.														
Number of messages received out-of-sequence (OOS)	This represents the total number of messages received with either the state number and/or sequence number out-of-sequence. This includes cases where more than one instance of a message is received within a single relay processing interval. In this case, the most recent message is processed and the others are discarded.														
Number of time-to-live (TTL) violations detected	This represents the total number of times a message was not received within the expected period/interval.														
Number of messages incorrectly encoded or corrupted	This represents the total number of messages that were identified with this subscription but were either incorrectly encoded or encoded with a wrong dataset.														
Number of messages lost due to receive overflow	This represents the total number of messages that were not processed because memory resources were exhausted. This includes cases where more than one instance of a message is received within a single relay processing interval. In this case, the most recent message is processed and the others are discarded.														
Calculated max. sequential messages lost due to OOS	This represents the maximum estimated number of messages that were missed after receiving a message with a higher state or sequence number than expected.														
Calculated number of messages lost due to OOS	This represents the total of all estimated number of messages lost as a result of state or sequence number skip in received messages.														

An example response to the GOOSE commands is shown in *Figure 10.9*.

```
=>GOO <Enter>
GOOSE Transmit Status
MultiCastAddr Ptag:Vlan AppID StNum SqNum TTL Code
```

```

SEL_651R2_1CFG/LLN0$GO$GooseDSet13
 01-OC-CD-01-00-12 4:1      4114   1           11175     638
Data Set: SEL_651R2_1CFG/LLN0$DSet13

GOOSE Receive Status

  MultiCastAddr  Ptag:Vlan AppID  StNum    SqNum    TTL  Code
  -----
SEL_487E_1CFG/LLN0$GO$GOOSEMessage1
  01-OC-CD-01-00-10 4:1      4112   2           18248     2000
Data Set: SEL_487E_1CFG/LLN0$DSet13

SEL_487E_1CFG/LLN0$GO$GOOSEMessage2
  01-OC-CD-01-00-05 4:3      5       3           18249     2000
Data Set: SEL_487E_1CFG/LLN0$DSet03

SEL_487E_1CFG/LLN0$GO$GOOSEMessage3
  01-OC-CD-01-00-06 4:3      6       2           18250     2000
Data Set: SEL_487E_1CFG/LLN0$DSet04

SEL_487E_1CFG/LLN0$GO$GOOSEMessage4
  01-OC-CD-01-00-07 4:3      7       2           18250     2000
Data Set: SEL_487E_1CFG/LLN0$DSet10

=>GOO S 1 L <Enter>

SubsID 1
  -----
Ctrl Ref: SEL_487E_1CFG/LLN0$GO$GOOSEMessage1
AppID : 4112
From : 03/14/2012 12:21:04.694 To: 03/14/2012 15:28:08.734

Accumulated downtime duration : 0000:00:00.029
Maximum downtime duration : 0000:00:00.029
Date & time maximum downtime began : 03/14/2012 12:21:04.719
Number of messages received out-of-sequence(OOS) : 0
Number of time-to-live(TTL) violations detected : 1
Number of messages incorrectly encoded or corrupted: 0
Number of messages lost due to receive overflow : 0
Calculated max. sequential messages lost due to OOS: 0
Calculated number of messages lost due to OOS : 0

# Date          Time          Duration        Failure
1 03/14/2012  12:21:04.719  0000:00:00.029  TTL EXPIRED

=>

```

Figure 10.9 GOOSE Command Response (Continued)

GRO Command (Display Active Settings Group Number)

Use the **GRO** command to display the active settings group number. The **GRO *n*** command changes the active settings group to Settings Group *n*.

Command	Description	Access Level
GRO	Display active group number.	1
GRO <i>n</i>	Change the active group to Group <i>n</i> (<i>n</i> = 1–8).	B

See *Multiple Settings Groups* on page 7.24 for further details on settings groups.

To change to Settings Group 2, enter the following:

```

==>GRO 2 <Enter>
Change to Group 2
Are you sure (Y/N) ? Y <Enter>
Active Group = 2
==>

```

The relay switches to Group 2 and pulses the **ALARM** contact. If the serial port AUTO setting = Y, the relay sends the group switch report:

```
==>
FEEDER 1                               Date: 02/02/09     Time: 09:40:34.611
STATION A

Active Group = 2
==>
```

If any of the SELOGIC control equations settings SS1–SS8 are asserted to logical 1, the active settings group may not be changed with the **GRO** command—SELOGIC control equations settings SS1–SS6 have priority over the **GRO** command in active settings group control.

For example, assume Settings Group 1 is the active settings group and the SS1 setting is asserted to logical 1 (e.g., SS1 = IN101 and optoisolated input **IN101** is asserted). An attempt to change to Settings Group 2 with the **GRO 2** command will not be accepted:

```
==>GRO 2 <Enter>
No group change (see manual)
Active Group = 1
==>
```

For more information on settings group selection, see *Multiple Settings Groups on page 7.24*.

HIS Command (Event Summaries/History)

The **HIS** command displays event summaries or allows you to clear event summaries (and corresponding event reports) from nonvolatile memory. See *Event History (HIS) on page 12.10*.

Command	Description	Access Level
HIS	Display event histories with the oldest at the bottom of the list and the most recent at the top of the list.	1
HIS n	Display event histories with the oldest at the bottom of the list and the most recent at the top of the list beginning at event <i>n</i> .	1
HIS E	Same as HIS, but events are identified with a unique number in the range 10000–65535.	1
HIS C	Clear/reset the event history and all corresponding event reports from nonvolatile memory.	1

HIS HIF Command (HIF Event Summaries/History; Only Available in Relays That Support Arc Sense Technology)

The **HIS HIF** command displays high-impedance fault (HIF) summaries or allows you to clear HIF event summaries (and corresponding event reports) from nonvolatile memory. See *HIF Event History on page 12.51*.

Command	Description	Access Level
HIS HIF	Display HIF event histories with the oldest at the bottom of the list and the most recent at the top of the list.	1
HIS HIF n	Display <i>n</i> HIF event histories with the oldest at the bottom of the list and the most recent at the top of the list.	1
HIS HIF C	Clear/reset the HIF event history and all corresponding event reports from nonvolatile memory.	1

HIZ Command

The **HIZ** command displays the ground overcurrent, high-impedance (50G HIZ) event reports or allows you to clear the HIZ event reports from nonvolatile memory. See *50G High-Impedance (HIZ) Fault Detection on page 4.158*.

Command	Description	Access Level
HIZ	Display HIZ event reports with the oldest at the bottom of the list and the most recent at the top of the list.	1
HIZ n	Display <i>n</i> HIZ event reports with the oldest at the bottom of the list and the most recent at the top of the list.	1
HIZ C	Clear/reset the HIZ event reports from nonvolatile memory.	1

ID Command

Use the **ID** command to extract device identification codes (see *Appendix I: Configuration, Fast Meter, and Fast Operate Commands*).

Command	Description	Access Level
ID	Display the firmware id, user id, device code, part number, and configuration information.	0

**INI HIF Command
(Only Available In Relays That Support Arc Sense Technology)**

Use the **INI HIF** command to force the high-impedance fault detection algorithm into initial tuning mode. See *High-Impedance Fault Detection (Arc Sense Technology) on page 4.152* for details.

Command	Description	Access Level
INI HIF	Force HIF algorithm into initial tuning mode.	2

L_D Command (Load Firmware)

Use the **L_D** command to load firmware. See *Appendix A: Firmware and Manual Versions* for information on changes to the firmware and instruction manual. See *Appendix B: Firmware Upgrade Instructions* for further details on downloading firmware.

Command	Description	Access Level
L_D	Prepare the relay to receive new firmware.	2

**LDP Command
(Load Profile Report)**

Use the **LDP** command to view the Load Profile report. For more information on Load Profile reports, see *Section 8: Metering and Monitoring*.

Command	Description	Access Level
LDP	Display a numeric progression of all load profile report rows.	1
LDP row1 row2 LDP date1 date2	Display a chronological or reverse chronological subset of the load profile rows.	1
LDP D	Display the number of days of Load Profile memory capacity remaining before data overwrite occurs.	1
LDP C	Clear the Load Profile data from memory.	1

LOG HIF Command (Only Available In Relays That Support Arc Sense Technology)

The **LOG HIF** command displays the instantaneous high-impedance alarm and fault detection values as a percentage of their final pickup value and the state of Relay Word bits, HIA2_A, HIA2_B, HIA2_C, HIF2_A, HIF2_B, and HIF2_C. The HI2 column indicates the state of the alarm and fault bits for the A, B, and C phases. The A-phase bits are represented by the left row, the B-phase bits are represented by the middle row, and the C-phase bits are represented by the right row. The command can display as many as 500 entries. If a high-impedance fault detecting bit (HIF2_A, HIF2_B, HIF2_C, HIA2_A, HIA2_B, or HIA2_C) is asserted, a new entry is logged in the **LOG HIF** command every one second. An entry is also logged if the percentage of detection changes by more than 10 percent.

Command	Description	Access Level
LOG HIF	Display the HIF alarm and fault calculations as a percentage of their value.	1
LOG HIF n	Display the <i>n</i> most recent LOG HIF entries.	1
LOG HIF C	Clear the LOG HIF data from memory.	1

```
=>>LOG HIF <Enter>
PERCENTAGE
Date      Time          ALG.2A ALG.2B ALG.2C HI2
10/01/2012 15:20:18.053 ALARM 45.00  0.00  85.00  000
                  FAULT   66.67  0.00  33.33  000

PERCENTAGE
Date      Time          ALG.2A ALG.2B ALG.2C HI2
10/01/2012 15:20:19.053 ALARM 45.00  0.00  90.00  000
                  FAULT   33.33  0.00  66.67  000

PERCENTAGE
Date      Time          ALG.2A ALG.2B ALG.2C HI2
10/01/2012 15:20:20.053 ALARM 45.00  0.00  95.00  000
                  FAULT   33.33  0.00  100.00 001

PERCENTAGE
Date      Time          ALG.2A ALG.2B ALG.2C HI2
10/01/2012 15:20:21.054 ALARM 45.00  0.00  100.00 001
                  FAULT   0.00   0.00  100.00 001
```

Example display when the number parameter is entered.

```
=>>LOG HIF 2 <Enter>
PERCENTAGE
Date      Time          ALG.2A ALG.2B ALG.2C HI2
10/01/2012 15:20:20.053 ALARM 45.00  0.00  95.00  000
                  FAULT   33.33  0.00  100.00 001

PERCENTAGE
Date      Time          ALG.2A ALG.2B ALG.2C HI2
10/01/2012 15:20:21.054 ALARM 45.00  0.00  100.00 001
                  FAULT   0.00   0.00  100.00 001
```

LOO Command (Loop Back)

Use the **LOO** (LOOP) command for testing the MIRRORED BITS communications channel. For more information on MIRRORED BITS, see *Appendix D: MIRRORED BITS Communications*.

Command	Description	Access Level
LOO <i>c t</i>	Set MIRRORED BITS Channel <i>c</i> (<i>c</i> = A or B) to loopback for duration <i>t</i> minutes (<i>t</i> = 1–5000; default is 5). The received MIRRORED BITS elements are forced to default values during the loopback test.	2
LOO <i>c t</i> DATA	Set MIRRORED BITS Channel <i>c</i> to loopback for duration <i>t</i> minutes. DATA allows the received MIRRORED BITS elements to change during the loopback test.	2
LOO <i>c R</i>	Cease loopback on MIRRORED BITS communications Channel <i>c</i> . Reset the channel to normal use.	2

Parameter	Description
<i>c</i>	Append this parameter (<i>c</i> = A or B) to specify which channel to use if more than one MIRRORED BITS communications channel is enabled.
<i>t</i>	Append this parameter to specify the time-out period in <i>t</i> minutes (<i>t</i> = 1–5000; if not specified, default is 5).

With the transmitter of the communications channel physically looped back to the receiver, the MIRRORED BITS addressing will be wrong and ROK will deassert. The **LOO** command tells the MIRRORED BITS software to temporarily expect to see its own data looped back as its input. In this mode, LBOK will assert if error-free data are received. The **LOO** command with just the channel specifier enables looped back mode on that channel for five minutes, while the inputs are forced to the default values.

MAC Command

The **MAC** command returns the Media Access Control (MAC) address of the Ethernet port. If IEC 61850 GOOSE messaging is enabled, an additional GOOSE MAC address is also displayed.

Command	Description	Access Level
MAC	Display Ethernet port MAC address.	1

```
=>MAC <Enter>
Port 5 MAC Address: 00-30-A7-00-00-00
```

MCS A Command

Use the **MCS A** command to begin MACsec commissioning in automatic commissioning mode. During the automatic commissioning window, there is a two-step join process with unique time-outs for each step. The commissioning process times out if no KS activity is detected within 10 seconds. After a KS is found, the commissioning process may also time out during the Joining Connectivity Association step if both a CAK and SAK are not distributed within 30 seconds. These time-outs are not configurable. For more information on MACsec, see *Appendix M: Cybersecurity Features*.

Command	Description	Access Level
MCS A	Begin MACsec automatic commissioning mode.	2

```
=>>MCS A <Enter>

WARNING: This command should not be issued over the Ethernet link to be
secured, unless the integrity of the cable can be verified. Failure to follow
this practice may result in compromised security.

Continue with MACsec Commissioning process (Y/N)? Y <Enter>

Listening for MACsec Key Agreement (MKA) Key Server Activity.....

A Key Server (KS) was found at 01:23:45:01:23:89

Continue (Y/N)? Y <Enter>

Joining Connectivity Association.....

CAK Obtained Successfully from KS at 01:23:45:01:23:89
SAK Obtained Successfully from KS at 01:23:45:01:23:89
Secured Port 5
```

MCS C and MCS R Commands

NOTE: SEL recommends clearing a MACsec connection when returning an out-of-service device to SEL for any reason.

Use the **MCS C** or **MCS R** commands to clear an existing MACsec connection.

Command	Description	Access Level
MCS C	Clear the MACsec connection	2
MCS R	Clear the MACsec connection	2

```
=>>MCS C <Enter>

WARNING: This command will clear any existing MACsec Connectivity Association
and all associated keys. Traffic will no longer be secured.
Continue (Y/N)? Y <Enter>

Connectivity Association Cleared
```

MCS M Command

Use the **MCS M** command to begin MACsec commissioning in manual commissioning mode. Manual commissioning mode requires the user to manually enter the CAK. During the manual commissioning window, there is a two-step join process with unique time-outs for each step. The commissioning process times out if no KS activity is detected within 10 seconds. After a KS is found, the commissioning process may also time out during the Joining Connectivity Association step if both a CAK and SAK are not distributed within 30 seconds. These time-outs are not configurable. For more information on MACsec, see *Appendix M: Cybersecurity Features*.

Command	Description	Access Level
MCS M	Begin MACsec manual commissioning mode.	2

```
=>>MCS M <Enter>

WARNING: This command should not be issued over the Ethernet link to be
secured, unless the integrity of the cable can be verified. Failure to follow
this practice may result in compromised security.

Continue with MACsec Commissioning process (Y/N)? Y <Enter>

Enter Connectivity Association Key (CAK), with or without dashes
? fbb2-4ddd-58a1-b9bf-fb8e-812e-42da-6648 <Enter>

Listening for MACsec Key Agreement (MKA) Key Server Activity.....

A Key Server (KS) was found at 01:23:45:01:23:89

Continue (Y/N)? Y <Enter>
```

```

Joining Connectivity Association....
CAK Obtained Successfully from KS at 01:23:45:01:23:89
SAK Obtained Successfully from KS at 01:23:45:01:23:89
Secured Port 5

```

MCS S Command

Use the **MCS S** command to begin MACsec commissioning in static commissioning mode. Static commissioning mode requires the user to manually enter the CAK and CKN pair. During the static commissioning window, there is a two-step join process with unique time-outs for each step. The commissioning process times out if no KS activity is detected within 10 seconds. After a KS is found, the commissioning process may also time out during the Joining Connectivity Association step if both a CAK and SAK are not distributed within 30 seconds. These time-outs are not configurable. For more information on MACsec, see *Appendix M: Cybersecurity Features*.

Command	Description	Access Level
MCS S	Begin MACsec static commissioning mode.	2

```

=>>MCS S <Enter>
WARNING: This command should not be issued over the Ethernet link to be
secured, unless the integrity of the cable can be verified. Failure to follow
this practice may result in compromised security.

Continue with MACsec Commissioning process (Y/N)? Y <Enter>

Enter Connectivity Association Key Name (CKN), with or without dashes
? 1234-5678-9012-3456-7890-1234-5678-9012-3456-7890-1234-5678-9012-3456-7890 <Enter>

WARNING: The provided CKN is shorter than 32 octets and will not be padded.

Continue (Y/N)? Y <Enter>

Enter Connectivity Association Key (CAK), with or without dashes
? fbb2-4ddd-58a1-b9bf-fb8e-812e-42da-6648 <Enter>

Listening for MACsec Key Agreement (MKA) Key Server Activity.....

A Key Server (KS) was found at 01:23:45:01:23:89

Joining Connectivity Association....

CAK Stored Successfully
SAK Obtained Successfully from KS at 01:23:45:01:23:89
Secured Port 5

```

MET Command (Metering Data)

The **MET** commands provide access to recloser control metering data. Metered quantities include phase voltages and currents, sequence component voltages and currents, power, frequency, energy, demand, and maximum/minimum logging of selected quantities. To make the extensive amount of meter information manageable, the recloser control divides the displayed information into seven groups:

- Fundamental
- Demand
- Energy
- THD/Harmonics
- Maximum/Minimum
- RMS
- High-Impedance Fault (HIF)

Metering data retrieval and display are described in the following subsections. See *Section 8: Metering and Monitoring* for details on metering.

MET (Fundamental Metering)

Use the **MET** command to display fundamental metering data.

Command	Description	Access Level
MET <i>k</i>	Display instantaneous metering data <i>k</i> times.	1

The **MET *k*** command displays instantaneous magnitudes, and angles if applicable, of the following quantities:

NOTE: See Ground Switch Option on page 8.3 for details on the IG quantity used in the SEL-651R-2 metering functions.

Currents	IA,B,C,N IG	Input currents (A primary) Ground current (A primary; $I_G = 3I_0 = I_A + I_B + I_C$ when Relay Word bit GNDSW = 0; $I_G = IN$ when GNDSW = 1)
Voltages	VAY, VBY, VCY, VAZ, VBZ, VCZ VABY,VBCY, VCAY,VABZ, VBCZ, VCAZ	Phase-to-neutral voltages (kV primary) Calculated phase-to-phase voltages (kV primary)
	Vbase	Demand average value based on V_1 , (subject to the operating logic of the <i>Voltage Sag, Swell, and Interruption Elements on page 4.100</i>) when setting ESSI := Y in the active settings group. Vbase registers a value only after valid three-phase voltage signals have been present since the last Vbase initialization.
Power	MVA,A,B,C MVA3P MWA,B,C MW3P MVARA,B,C MVAR3P	Single-phase MVA Three-phase MVA Single-phase megawatts Three-phase megawatts Single-phase megavars Three-phase megavars
Power Factor	PFA,B,C PF3P	Single-phase power factor; leading or lagging
Sequence	I1, 3I2, 3I0 V1Y, V2Y, V1Z, V2Z 3V0Y, 3V0Z	Positive-, negative-, and zero-sequence currents (A primary) Positive- and negative-sequence voltages (kV primary) Zero-sequence voltage (kV primary)
Frequency	FREQ (Hz) FREQY (Hz) FREQZ (Hz)	Instantaneous power system frequency (measured on Y voltage terminal or Z voltage terminal—see <i>Table 8.1</i>). VY-side frequency displayed when setting E25 := Y or setting E81W := BOTH or VY. VZ-side frequency displayed when setting E25 := Y or setting E81W := BOTH or VZ.
Slip	SLIP (Hz)	Freq VP – Freq VS (see <i>Figure 4.40</i> . Displayed when setting E25 := Y.)

NOTE: Three-phase MVA (MVA3P) is the arithmetic sum of the single-phase measurements MVA,A, MVAB, and MVAC. Three-phase power factor (PF3P) is calculated with MW3P and MVAR3P (not MVA3P).

NOTE: Relay Word bits FREQYOK and FREQZOK (see Figure 4.59, Figure 4.60, and Table F.3) correspond to (but don't supervise/control) analog quantities FREQY and FREQZ (see also Table G.1), respectively.

The recloser control references metering angles to voltage VAY or VAZ (according to Global setting VSELECT), if the reference voltage is greater than 13 V secondary; if VSELECT := OFF, angles are referenced to A-phase current. Angles range from -179.99 to 180.00 degrees.

To view instantaneous metering values, use the **MET k** command, where *k* is an optional parameter to specify the number of times (1–32767) to repeat the meter display. The recloser control displays the meter report once if *k* is not specified. Below is a sample of metering data from the SEL-651R-2.

```
=>MET <Enter>
FEEDER 1
STATION A
Date: 01/07/2019 Time: 15:46:01.359
Time Source: internal
          A      B      C      N      G
I MAG (A) 279.528 309.668 270.246 34.967 34.967
I ANG (deg) -14.60   -134.55  105.36  -119.03  -119.03

          I1      3I2      3I0
I MAG (A) 286.480 35.784 35.615
I ANG (deg) -14.60   93.00   -120.97

          VAY     VBY     VCY     VAZ     VBZ     VCZ
V MAG (kV) 14.356 14.356 14.358 14.358 14.356 14.357
V ANG (deg) 0.00   -120.00 120.01 0.01   -119.99 120.01

          VABY    VBCY    VCAY    VABZ    VBCZ    VCAZ
V MAG (kV) 24.866 24.866 24.868 24.868 24.866 24.868
V ANG (deg) 30.00  -89.99 150.00 30.01  -89.99 150.01

          V1Y     V2Y     3V0Y    V1Z     V2Z     3V0Z
V MAG (kV) 14.357 0.001 0.003 14.357 0.001 0.002
V ANG (deg) 0.00   -47.78 173.66 0.01   -16.33 45.40

          A      B      C      3P
MW       3.883 4.303 3.754 11.940
MVAR     1.012 1.117 0.981 3.110
MVA      4.013 4.446 3.880 12.339
PF       0.97   0.97   0.97   0.97
LAG      LAG    LAG    LAG

Vbase (kV) 14.357

          FREQ    SLIP    FREQY   FREQZ
Freq (Hz) 59.99 0.000 59.99 59.99

=>
```

MET D (Demand Metering)

Use the following commands to view or reset demand and peak demand metering values.

Command	Description	Access Level
MET D	Display demand and peak demand metering data.	1
MET RD	Reset demand metering data.	1
MET RP	Reset peak demand metering data.	1

The **MET D** command displays the demand and peak demand values of the following quantities:

Currents	IA,B,C,N	Input currents (A primary)
	IG	Ground current (A primary); $I_G = 3I_0 = I_A + I_B + I_C$ when Relay Word bit GNDSW = 0; $I_G = IN$ when GNDSW = 1)
	3I2	Negative-sequence current (A primary)

Power	MVAA,B,C	Single-phase MVA
	MVA3P	Three-phase MVA
	MWA,B,C	Single-phase megawatts
	MW3P	Three-phase megawatts
	MVARA,B,C	Single-phase megavars
	MVAR3P	Three-phase megavars
Reset Time	Demand, Peak	Last reset times for the demands and peak demands

Below is a sample of demand metering data from the SEL-651R-2.

```
=>MET D <Enter>
FEEDER 1                                         Date: 08/29/2003  Time: 08:00:00.000
STATION A                                         Time Source: internal
          IA      IB      IC      IN      IG      3I2
DEMAND   190.1   206.2   184.9   17.3    17.3    20.8
PEAK     190.1   206.2   184.9   17.3    17.3    20.8

          MVAA      MVAB      MVAC      MVA3P
DEMAND   2.7      3.0      2.7      8.3
PEAK     2.7      3.0      2.7      8.3

MWA      MWB      MWC      MW3P      MVARA      MVARB      MVARC      MVAR3P
DEMAND IN  0.0      0.0      0.0      0.0      0.0      0.0      0.0      0.0
PEAK IN   0.0      0.0      0.0      0.0      0.0      0.0      0.0      0.0
DEMAND OUT 2.6      2.9      2.6      8.1      0.7      0.7      0.7      2.1
PEAK OUT  2.6      2.9      2.6      8.1      0.7      0.7      0.7      2.1
LAST DEMAND RESET 08/29/2003 08:00:00.000
LAST PEAK   RESET 08/29/2003 08:05:00.000
```

For more information on recloser control demand metering quantity calculations, see *Demand Metering on page 8.6*.

MET E (Energy Metering)

Use the following commands to view or reset energy metering values.

Command	Description		Access Level
MET E	Display energy metering data.		1
MET RE	Reset energy metering data.		1

Energy	MWhA,B,C	Single-phase megawatt hours (in and out)
	MWh3P	Three-phase megawatt hours (in and out)
	MVARhA,B,C	Single-phase megavar hours (in and out)
	MVARh3P	Three-phase megavar hours (in and out)
Reset Time		Last energy meter reset time

Below is a sample of energy metering data from the SEL-651R-2:

```
=>MET E <Enter>
FEEDER 1                                         Date: 02/04/2014  Time: 15:44:41.304
STATION A                                         Time Source: internal
          MWhA      MWhB      MWhC      MWh3P      MVARhA      MVARhB      MVARhC      MVARh3P
          IN       0.019     0.019     0.019     0.057      0.044      0.041      0.041      0.126
          OUT      90.739    90.701    90.450   271.889     1.822      1.657      1.311     4.789
LAST RESET 01/12/2014 03:07:37.462
```

For more information on recloser control energy metering quantity calculations, see *Energy Metering on page 8.15*.

Recloser control accumulated energy metering values function like those in an electromechanical energy meter. The SEL-651R-2 starts over at 0 after energy meter reaches 99999.999 MWh or 99999.999 MVARh.

MET H (THD and Harmonic Metering)

Use the **MET H** command to display the following for each measured quantity:

Command	Description	Access Level
MET H	Display fundamental magnitudes, root-mean-square (rms) magnitudes, Total Harmonic Distortion, and harmonic magnitudes for the first 16 harmonics.	1

Below is a sample of harmonic metering data from the SEL-651R-2:

```
=>MET H <Enter>

FEEDER 1                               Date: 2012/12/30  Time: 08:27:52.572
STATION A                               Time Source: internal
                                         IA     IB     IC     IN
Fund(A)    2002.000 1998.000 1999.000 0.081
RMS (A)   2001.122 2000.589 1998.546 0.194
THD (%)   0          5          0          0

                                         VAY     VBY     VCY     VAZ     VBZ     VCZ
Fund(kV)  12.002 11.996 12.002 12.001 11.998 12.004
RMS (kV)  12.002 12.000 11.999 11.999 11.999 11.999
THD (%)   0          3          0          0          2          0
Harmonic  IA     IB     IC     IN     VAY     VBY     VCY     VAZ     VBZ     VCZ
2 (%)    0          0          0          0          0          0          0          0          0          0
3 (%)    0          0          0          0          0          0          0          0          0          0
4 (%)    0          0          0          0          0          0          0          0          0          0
5 (%)    0          0          0          0          0          0          0          0          0          0
6 (%)    0          0          0          0          0          0          0          0          0          0
7 (%)    0          0          0          0          0          0          0          0          0          0
8 (%)    0          0          0          0          0          0          0          0          0          0
9 (%)    0          0          0          0          0          0          0          0          0          0
10 (%)   0          0          0          0          0          0          0          0          0          0
11 (%)   0          0          0          0          0          0          0          0          0          0
12 (%)   0          0          0          0          0          0          0          0          0          0
13 (%)   0          0          0          0          0          0          0          0          0          0
14 (%)   0          0          0          0          0          0          0          0          0          0
15 (%)   0          0          0          0          0          0          0          0          0          0
16 (%)   0          0          0          0          0          0          0          0          0          0
```

=>

MET M (Maximum/Minimum Metering)

Use the following commands to view or reset maximum and minimum metering values.

Command	Description	Access Level
MET M	Display maximum and minimum metering data.	1
MET RM	Reset maximum and minimum metering data. All values will display RESET until new maximum/minimum values are recorded.	1

Maximum and minimum values include:

Currents	IA,B,C,N IG	Input currents (A primary) Ground current (A primary; IG = $3I_0 = IA + IB + IC$ when Relay Word bit GNDSW = 0; IG = IN when GNDSW = 1)
Voltages	VAY, VBY, VCY, VAZ, VBZ, VCZ	Voltages (kV primary)
Power	MW3P MVAR3P MVA3P	Three-phase megawatts Three-phase megavars Three-phase megavolt-amperes
Reset Time		Last maximum/minimum reset time

Below is a sample of maximum/minimum metering data from the SEL-651R-2:

```
=>MET M <Enter>
FEEDER 1                                         Date: 08/29/2003  Time: 08:00:00.000
STATION A                                         Time Source: internal
      Max       Date        Time      Min       Date        Time
IA(A)    280.1  07/08/2003 11:57:32.648   235.3  07/08/2003 11:57:24.647
IB(A)    310.0  07/08/2003 11:58:37.199   269.6  07/08/2003 11:56:49.976
IC(A)    270.4  07/08/2003 11:58:18.522   269.8  07/08/2003 11:57:34.782
IN(A)    35.0   07/08/2003 11:58:40.925    35.0   07/08/2003 11:58:12.121
IG(A)    35.0   07/08/2003 11:58:40.925    0.0    07/08/2003 11:57:34.249
VAY(KV)  14.4   07/08/2003 11:57:36.391   14.4   07/08/2003 11:56:50.509
VBY(KV)  14.4   07/08/2003 11:57:07.578   14.4   07/08/2003 11:57:35.849
VCY(KV)  14.4   07/08/2003 11:57:58.786   14.4   07/08/2003 11:58:40.391
VAZ(KV)  14.4   07/08/2003 11:58:42.529   14.4   07/08/2003 11:56:46.242
VBZ(KV)  14.4   07/08/2003 11:59:07.062   14.4   07/08/2003 11:58:44.659
VCZ(KV)  14.4   07/08/2003 11:58:53.727   14.4   07/08/2003 11:57:12.916
MW3P     11.9   07/08/2003 11:58:30.790   10.8   07/08/2003 11:57:24.647
MVAR3P   3.1    07/08/2003 11:59:03.861    2.8    07/08/2003 11:57:24.647
MVA3P    12.3   07/08/2003 11:58:30.790   11.1   07/08/2003 11:57:24.647
LAST RESET 08/29/2003 08:00:00.000
=>
```

For more information on recloser control maximum/minimum metering quantity calculations, see *Maximum/Minimum Metering on page 8.17*.

MET RMS (RMS Metering)

Use the **MET RMS** command to display rms (root-mean-square) quantities.

Command	Description	Access Level
MET RMS	Display root-mean-square (rms) metering data.	1

Below is a sample of rms metering data from the SEL-651R-2:

```
=>MET RMS <Enter>
FEEDER 1                                         Date: 08/29/2003  Time: 08:00:00.000
STATION A                                         Time Source: internal
      IA          IB          IC          IN
RMS (A)    279.676  309.791  270.219  34.990
      VAY         VBY         VCY         VAZ         VBZ         VCZ
RMS (KV)   14.357  14.357  14.358  14.359  14.357  14.357
      A           B           C           3P
Avg. MW    3.885  4.305  3.755  11.944
=>
```

MET PM (Synchrophasor Metering)

The **MET PM** command (available when TSOK = logical 1 and EPMU = Y) displays the synchrophasor measurements. For more information, see *View Synchrophasors by Using the MET PM Command on page J.17*.

Command	Description	Access Level
MET PM	Display synchrophasor measurements.	1
MET PM k	Display synchrophasor measurements <i>k</i> times.	1
MET PM time	Display synchrophasor measurements at specific time.	1
MET PM HIS	Display the most recent MET PM synchrophasor report.	1

Use the **MET PM** command to help with commissioning. The command:

```
=>MET PM time <Enter>
```

triggers a synchrophasor meter command at precisely the time specified. Parameter *time* must be in 24-hour format, e.g., 15:11:00.000. Compare magnitudes and phases of quantities displayed in response to the **MET PM** command to reports from other relays triggered at the same instant to verify correct phasing and polarity of current and voltage connections. To help facilitate comparing meter reports between several relays, the command:

```
=>MET PM HIS <Enter>
```

recalls the most recently triggered synchrophasor meter report. Values displayed reflect present relay settings, not settings in effect at the time of the original **MET PM** command.

For exploratory testing, the command:

```
=>MET PM k <Enter>
```

repeats the **MET PM** command *k* times. The trigger times of the *k* reports are not carefully controlled, but the trigger times are still accurately displayed in the reports.

The output from an SEL-651R-2 is shown:

```
=>MET PM <Enter>
```

FEEDER 1
STATION A
Date: 08/05/2011 Time: 14:38:27.000
Time Source: external

PMDOK = 1

Time Quality Maximum time synchronization error: 0.000 (ms) TSOK = 1

Synchrophasors			
	Y-Terminal Voltages		
	VAY	VBY	VCY
MAG (kV)	12.040	12.083	12.045
ANG (DEG)	48.925	-70.898	169.221
			12.056
			49.083

Z-Terminal Voltages			
	VAZ	VBZ	VCZ
	V1Y		Pos.-Seq. Voltage
MAG (kV)	12.033	12.060	12.024
ANG (DEG)	49.424	-70.429	169.750
			12.039
			49.581

	Phase Currents				Neutral Current		Pos.-Seq. Current
	IA	IB	IC	IN	I1		
MAG (A)	987.906	989.363	988.834	0.868	988.689		
ANG (DEG)	47.624	-72.086	168.303	46.693	47.947		
FREQ (Hz) 60.004							
Rate-of-change of FREQ (Hz/s) -0.00							
Digitals							
SV01	SV02	SV03	SV04	SV05	SV06	SV07	SV08
0	0	0	0	0	0	0	0
SV09	SV10	SV11	SV12	SV13	SV14	SV15	SV16
0	0	0	0	0	0	0	0
SV17	SV18	SV19	SV20	SV21	SV22	SV23	SV24
0	0	0	0	0	0	0	0
SV25	SV26	SV27	SV28	SV29	SV30	SV31	SV32
0	0	0	0	0	0	0	0
SV33	SV34	SV35	SV36	SV37	SV38	SV39	SV40
0	0	0	0	0	0	0	0
SV41	SV42	SV43	SV44	SV45	SV46	SV47	SV48
0	0	0	0	0	0	0	0
SV49	SV50	SV51	SV52	SV53	SV54	SV55	SV56
0	0	0	0	0	0	0	0
SV57	SV58	SV59	SV60	SV61	SV62	SV63	SV64
0	0	0	0	0	0	0	0
=>							

MET HIF (High-Impedance Fault [HIF] Metering; Only Available in Relays That Support Arc Sense Technology)

The **MET HIF** command displays the instantaneous high-impedance alarm and fault detection values as a percentage of their final pickup value.

Command	Description	Access Level
MET HIF k	Display the HIF detection values as a percentage of their final pickup value. Enter k for repeat count ($k = 1\text{--}32767$; if not specified, default is 1).	1

```
=>>MET HIF <Enter>

FEEDER 1                               Date: 05/24/2024 Time: 21:40:25.256
STATION A                               Time Source: internal

          ALG.2A      ALG.2B      ALG.2C
Alarm (%)       NA        0.00        NA
Fault (%)      NA        0.00        NA

          A          B          C
SDI         24         24         22
SDIREF      31         25         25
d-value     35.00      35.00      35.00

Initial Tuning
          A          B          C
Tuning (%)   0.54       RESET     0.54
Start date   05/24/2024 RESET    05/24/2024
Start time   05:25:00    RESET    22:10:15
End date     RESET      RESET    RESET
End time     RESET      RESET    RESET

Last Reset Date and Time
          A          B          C
Date        05/15/2024 05/15/2024 05/15/2024
Time        21:41:27   21:41:27   21:41:27
```

=>>

OPE Command (Open Breaker)

Use the open command (**OPE**, **OPE A**, **OPE B**, or **OPE C**) to assert the specified Relay Word bit (OC3, OCA, OCB, or OCC) for 1/4 cycle.

Command	Description	Access Level
OPE	Momentarily assert the three-phase open Relay Word bit OC3.	B
OPE n	Assert a single-phase close Relay Word bit (OPE A asserts OCA, OPE B asserts OCB, OPE C asserts OCC).	B

Program the open command Relay Word bit into the trip control equation (TR3P, TRA, TRB, or TRC) to enable assertion of the trip Relay Word bit (TRIP3P, TRIPA, TRIPB, or TRIPC) with the open command. Program the trip Relay Word bit to enable assertion of an output contact (e.g., OUT201 := TRIP3P) to trip a recloser/circuit breaker. See *Section 5: Trip and Target Logic* for a detailed explanation of the trip logic.

To issue the **OPE** command, enter the following:

```
-->OPE <Enter>
Open Breaker (Y/N) ? Y <Enter>
Are you sure (Y/N) ? Y <Enter>
==>
```

Typing **N <Enter>** after either of the **Y/N** prompts aborts the command.

The main board breaker jumper supervises the **OPEN** command (see *Figure 2.53*). If the breaker jumper is not in place (breaker jumper is OFF), the recloser control does not perform the **OPEN** command and responds with the following:

```
Aborted: No Breaker Jumper
```

PAS Command (Change Passwords)

⚠️ WARNING

This device is shipped with default passwords. Default passwords should be changed to private passwords at installation. Failure to change each default password to a private password may allow unauthorized access. SEL shall not be responsible for any damage resulting from unauthorized access.

The relay is shipped with factory-default passwords for Access Levels 1, B, 2, and C. These passwords are shown in *Table 10.21*.

Command	Description	Access Level
PAS level	Change the password for Access Level <i>level</i> .	2

Table 10.21 Factory-Default Passwords for Access Levels 1, B, 2, and C

Access Level	Factory-Default Password
1	OTTER
B	EDITH
2	TAIL
C	CLARKE

The **PAS** command allows you to change existing Level 1, B, and 2 passwords at Access Level 2 and allows you to change the Level C password from Level C. To change passwords, enter **PAS x**, where *x* is the access level whose password is being changed. The relay will prompt for the old password, the new password, and a confirmation of the new password.

To change the password for Access Level 1, enter the following:

```
=>>PAS 1 <Enter>
Old PW: ? **** <Enter>
New PW: ? ***** <Enter>
Confirm PW: ? ***** <Enter>
Password Changed
```

The new password will not echo on the screen and passwords cannot be viewed from the device. When the password is changed for any access level the Relay Word bit CHGPASS will pulse for approximately one second. Record the new password in a safe place for future reference.

If the passwords are lost or you wish to operate the relay without password protection, put the main board Access jumper in place (Access jumper = ON). Refer to *Figure 2.53* for Access jumper information. With the Access jumper in place, issue the **PAS x** command at Access Level 2. The relay will prompt for a new password and a confirmation of the new password.

Passwords may include as many as 12 characters. See *Table 10.22* for valid characters. Upper- and lowercase letters are treated as different characters. Strong passwords consist of 12 characters, with at least one special character or digit and mixed-case sensitivity, but do not form a name, date, acronym, or word. Passwords formed in this manner are less susceptible to password guessing and automated attacks. Examples of valid, distinct strong passwords include:

- Ot3579A24.68
- Ih2d&s4u-Iwg
- .651r.Nt9g-t

Table 10.22 Valid Password Characters

Alpha	ABCDEFGHIJKLMNOPQRSTUVWXYZ abcdefghijklmnopqrstuvwxyz
Numeric	0123456789
Special	! " # \$ % & ' () * , - . / : ; < = > ? @ [\] ^ _ ` { } ~

The relay shall issue a weak password warning if the new password does not include at least one special character, number, lowercase letter, and uppercase letter.

```
=>>PAS 1 <Enter>
Old PW: ? **** <Enter>
New PW: ? ***** <Enter>
Confirm PW: ? ***** <Enter>
Password Changed
```

CAUTION: This password can be strengthened. Strong passwords do not include a name, date, acronym, or word. They consist of the maximum allowable characters, with at least one special character, number, lower-case letter, and upper-case letter. A change in password is recommended.

PIN Command (PING)

Use the **PIN** command to determine if a host is reachable across an IP network and/or if the Ethernet port on the IED is functioning and configured properly.

Command	Description	Access Level
PIN addr^a	Ping address at 1-second intervals until the command is terminated by the user or the 30-minute timeout duration elapses.	1
PIN addr^a iInterval	Ping address at an <i>Interval</i> until the command is terminated by the user or the 30-minute timeout duration elapses (<i>Interval</i> = 1–30 seconds).	1
PIN addr^a tTimeout	Ping address at 1-second intervals until the command is terminated by the user or the <i>Timeout</i> duration elapses (<i>Timeout</i> = 1–60 minutes).	1
PIN addr^a iInterval tTimeout	Ping address at an <i>Interval</i> until the command is terminated by the user or the <i>Timeout</i> duration elapses (<i>Interval</i> = 1–30 seconds; <i>Timeout</i> = 1–60 minutes).	1

^a IP address of device to ping in the format of four decimal number (0–255) separated by periods.

When the IP address parameter is not of a valid format, the relay responds with **Invalid Parameter**. After a valid **PIN** command is issued, the relay sends out an Internet Control Message Protocol (ICMP) echo request message at an interval until the relay receives a carriage return <CR>, a user presses the Q key, or the timeout duration elapses. *Figure 10.10* shows two sample **PIN** command responses.

```
=>PIN 192.168.1.10 <Enter>
Pinging 192.168.1.10
Press <Enter> or Q to Terminate Ping Test.
Reply from 192.168.1.10
Ping test stopped.

Ping Statistics for 192.168.1.10:
Packets: Sent = 7, Received = 7, Lost = 0
Elapsed time: 7 seconds.

=>PIN 192.168.1.10 130 t1 <Enter>
Pinging 192.168.1.10
Press <Enter> or Q to Terminate Ping Test.
Reply from 192.168.1.10
Reply from 192.168.1.10

Ping Statistics for 192.168.1.10:
Packets: Sent = 2, Received = 2, Lost = 0
Elapsed time: 60 seconds.

=>
```

Figure 10.10 Sample PIN Command Responses

PUL Command (Pulse Output Contact)

The **PUL** command allows you to pulse any of the output contacts for a specified length of time. The selected contact will close or open depending on the output contact type (a or b) (see *Output Contacts on page 7.36*).

Command	Description	Access Level
PUL n s	Pulse output <i>n</i> for <i>s</i> seconds. (<i>n</i> = output name; OUT201, OUT202 [all models]; OUT101–OUT108 [models with extra I/O]; <i>s</i> = 1–30 seconds)	B

To pulse OUT101 for five seconds:

```
==>PUL OUT101 5 <Enter>
Are you sure (Y/N)? Y <Enter>
==>
```

If the response to the Are you sure (Y/N) ? prompt is **N** or **n**, the command is aborted.

The **PUL** command is supervised by the main board Breaker Control jumper (see *Figure 2.53*). If the Breaker Control jumper is not in place (OFF), the relay does not execute the **PUL** command and responds:

```
Aborted: No Breaker Jumper
```

The relay generates an event report if any of the output contacts are pulsed. The **PUL** command is primarily used for testing purposes.

QUI Command (Quit Access Level)

The **QUI** command returns the relay to Access Level 0.

Command	Description	Access Level
QUI	Go to Access Level 0.	0

To return to Access Level 0, enter the command:

```
=>QUI <Enter>
```

The relay sets the port access level to 0 and responds:

```
FEEDER 1                               Date: 02/02/09 Time: 08:55:33.986
STATION A
```

```
=
```

The = prompt indicates the relay is back in Access Level 0.

R_S Command (Restore Factory Defaults)

Use the **R_S** command to restore factory-default settings.

Command	Description	Access Level
R_S	Restore the factory-default settings and passwords and reboot the system. ^a	2

^a Only available after a settings or critical RAM failure.

SER Command (Sequential Events Recorder Report)

Use the **SER** command to view the Sequential Events Recorder report. For more information on SER reports (see *Section 12: Analyzing Events*).

Command	Description	Access Level
SER	Display a chronological progression of all available SER rows (as many as 1024 rows). Row 1 is the most recently triggered row and row 1024 is the oldest.	1
SER <i>n</i> SER <i>row1 row2</i> SER <i>date1</i> SER <i>date1 date2</i>	Display a chronological or reverse chronological subset of the SER rows.	
SER C	Clear/reset the SER records.	1

SET Command (Change Settings)

The **SET** command allows the user to view or change the relay settings (see *Table 9.2*).

Command	Description	Access Level
SET <i>n</i>	Change Group <i>n</i> settings, beginning at the first setting in each instance (<i>n</i> = 1–8; if not specified, default is the active settings group).	2
SET D <i>n</i>	Change DNP Map <i>n</i> settings (<i>n</i> = 1, 2, or 3).	2
SET F	Change Front-Panel settings.	2
SET G	Change Global settings.	2
SET L <i>n</i>	Change Logic settings for Settings Group <i>n</i> (<i>n</i> = 1–8; if not specified, default is the active settings group).	2
SET M	Change Modbus settings.	2
SET P <i>p</i>	Change Port settings for Serial Port <i>p</i> (<i>p</i> = 1, 2, 3, F, or 5; if not specified, default is the active port).	2
SET R	Change Report settings.	2
SET ... <i>name</i>	For all SET commands, jump ahead to specific setting by entering setting <i>name</i> .	2
SET ... TERSE	For all SET commands, the TERSE command disables the automatic SHO command after settings entry.	2

SHO Command (Show/ View Settings)

Use the **SHO** command to view relay settings, SELOGIC control equations, Global settings, Serial Port settings, Sequential Events Recorder (SER) settings, and Text Label settings.

Command	Description	Access Level
SHO <i>n</i>	Show Group <i>n</i> settings (<i>n</i> = 1–8; if not specified, default is the active settings group).	1
SHO D <i>n</i>	Show DNP Map <i>n</i> settings (<i>n</i> = 1, 2, or 3).	1
SHO F	Show Front-Panel settings.	1
SHO G	Show Global settings.	1
SHO L <i>n</i>	Show Logic settings for Settings Group <i>n</i> (<i>n</i> = 1–8; if not specified, default is the active settings group).	1
SHO M	Show Modbus settings.	1
SHO P <i>p</i>	Show Port settings for Serial Port <i>p</i> (<i>p</i> = 1, 2, 3, F, or 5; if not specified, default is the active port).	1

Command	Description	Access Level
SHO R	Show Report settings.	1
SHO ... name	For all SHO commands, jump ahead to specific setting by entering setting <i>name</i> .	

You may append a setting name to each of the commands to specify the first setting to display (e.g., **SHO 1 E50P** displays the setting Group 1 relay settings starting with setting E50P). The default is the first setting.

The **SHO** commands display only the enabled settings. To display all settings, including disabled/hidden settings, append an A to the **SHO** command (e.g., **SHO 1 A**).

See *Figure 9.32–Figure 9.41* for example **SHO** command responses for the SEL-651R-2 with factory-default settings.

SLR Command

Use the **SLR** command to view the Security Log Report entries. For more information on SLR entries, see *Appendix M: Cybersecurity Features*.

Command	Description	Access Level
SLR	Display a chronological progression of all available SLR entries (as many as 3000), where the first entry is the most recent.	2
SLR n	Display a chronological subset of the SLR entries.	2
SLR date1	Show all entries from <i>date1</i> to current.	2
SLR date1 date2	Show all entries in the SLR recorded between <i>date1</i> and <i>date2</i> , inclusive.	2
SLR C	Clear/reset the SLR entries.	2
SLR R	Clear/reset the SLR entries.	2

SNS Command

Use the **SNS** command to view the name string of the SER (SER1, SER2, SER3, and SER4) settings (see *Appendix I: Configuration, Fast Meter, and Fast Operate Commands*).

Command	Description	Access Level
SNS	Display the name string of the SER settings.	0

SSI Command (Voltage Sag/Swell/ Interruption Report)

View and manage voltage SSI data with the **SSI** commands. See *Sag/Swell/Interruption (SSI) Report* on page 12.42 for further details on the SSI report, and *Voltage Sag, Swell, and Interruption Elements* on page 4.100 for details on the VSSI elements and Vbase value.

Command	Description	Access Level
SSI n	Display a chronological progression of all SSI report rows. Use the SSI command with parameters to display a chronological or reverse chronological subset of the SSI report rows.	1
SSI row1 row2		
SSI date1		
SSI date1 date2		
SSI T	Manually trigger the VSSI recorder.	1
SSI C	Clear the SSI report from nonvolatile memory.	1
SSI R	Reset the VSSI recorder logic and clear the Vbase value.	1

Parameter	Description
<i>n</i>	Append <i>n</i> to return latest <i>n</i> rows in SSI report (<i>n</i> = 1 to several thousand, where 1 is the most recent entry).
<i>row1 row2</i>	Append <i>row1</i> and <i>row2</i> to return all rows between <i>row1</i> and <i>row2</i> , beginning with <i>row1</i> and ending with <i>row2</i> . Enter the smaller number first to display a numeric progression of rows through the report. Enter the larger number first to display a reverse numeric progression of rows.
<i>date1</i>	Append <i>date1</i> to return all rows with this date.
<i>date1 date2</i>	Append <i>date1</i> and <i>date2</i> to return all rows between <i>date1</i> and <i>date2</i> beginning with <i>date1</i> and ending with <i>date2</i> . Enter the oldest date first to display a chronological progression through the report. Enter the newest date first to display a reverse chronological progression. Date entries are dependent on the date format setting DATE_F.

Viewing the SSI Report

The recorded voltage SSI data can be viewed from any settings group, even if setting ESSI := N. Row 1 is the most recently triggered row. View the SSI report by date or by SSI row number.

See *Figure 12.12* for an example SSI report.

If the requested SSI event report rows do not exist, the recloser control responds with the following:

```
No Voltage Sag/Swell/Interruption Data
```

Clearing the SSI Report

Clear the SSI report from nonvolatile memory with the **SSI C** command, as shown in the following example:

```
=>SSI C <Enter>
Clear the Voltage/Sag/Swell Interruption buffer
Are you sure (Y/N)? Y <Enter>
Clearing Complete
```

The **SSI C** command is available in any settings group and on any serial port.

If the **SSI C** command is issued on one serial port while another serial port is being used to display an SSI report, the clearing action will terminate the SSI report retrieval.

Triggering the SSI Recorder

Manually trigger the voltage SSI Recorder by using the **SSI T** command. The **SSI T** command is available only if Group setting ESSI := Y in the active settings group.

If an **SSI T** command is issued when setting ESSI := N, the recloser control responds as follows:

```
Command is not available
```

If an **SSI T** command is issued before Vbase has initialized, the recloser control responds as follows:

Did Not Trigger

See *Vbase Initialization on page 4.103* for details on the initializing conditions.

Resetting the SSI Recorder Logic

After the recloser control detects satisfactory voltage signals for at least 12 seconds, the SSI Recorder is armed and a Ready entry is written to the SSI archive.

The **SSI R** command is available only if Group setting ESSI := Y in the active settings group. Attempting the **SSI R** command when ESSI := N will display the following:

Command is not available

See *Positive-Sequence Reference Voltage, Vbase on page 4.102* for more details.

STA Command (Relay Self-Test Status)

The **STA** command displays the status report, showing the relay self-test information.

Command	Description	Access Level
STA k	Display the recloser control self-test information <i>k</i> times (<i>k</i> = 1–32767; if not specified, default is 1).	1
STA S	Display the memory and execution utilization for the SELLOGIC control equations.	1
STA C	Reboot the recloser control and clear self-test warning and failure status results.	2

A sample output of an SEL-651R-2 is shown:

```
=>STA <Enter>
Serial Number: xxxxxxxxxxxxxxxx
FEEDER 1 Date: 05/10/2012 Time: 15:58:51.646
STATION A Time Source: external
FID=SEL-651R-2-Rxxx-Vx-Zxxxxx-Dxxxxxx CID=4629
SELF TESTS
Channel Offsets (mV) W=Warn F=Fail
      I1     I2     I3    IN   V1Y   V2Y   V3Y   V1Z   V2Z   V3Z   MOF
      OS     -2     -2     -2    -2    -2    -2    -2    -2    -2    -2
      OSH    -0     -0     -0    -0
Power Supply Voltages (V) W=Warn F=Fail
      +5V_PS  +5V_REG  +15V_PS  -15V_PS  +12V_TC  +5VA_PS  -5VA_PS
      4.97      4.99     15.07    -15.21     11.90      5.04     -5.03
Temperature          RTC          HMI
      30.3 degrees Celsius      OK          OK
Integrated Circuit and Board Status
      RAM      ROM      A/D      FLASH      FPGA      EEPROM  INT_BRD  USB_BRD  COM_BRD
      OK       OK       OK       OK        OK       OK        NA       OK
```

```
Mains, Battery Monitor and Capacitor Monitor
INPBV   12VAUX   CMODE   VBAT    IBAT    TCCAPV
12.21    12.25   FLT_CHG   12.20    0.03    53.1
```

```
Relay Enabled
```

```
=>
```

STA Command Row and Column Definitions

Serial Number	Recloser Control Serial Number.				
FID	Firmware identifier string containing the module firmware revision number.				
CID	Firmware checksum identifier.				
Channel Offsets	Display measured dc offset voltages in millivolts for the current and voltage channels. The MOF (master) status is the dc offset in the A/D circuit when a grounded input is selected.				
Power Supply Voltages	Display power supply voltages in Vdc for the power supply outputs.				
Temperature	Displays the internal module temperature in degrees Celsius.				
Integrated Circuit and Board Status	RAM, ROM, CR_RAM, FLASH, FPGA—These tests verify the SEL-651R-2 memory components. The columns display OK if memory is functioning properly; the columns display FAIL if the memory area has failed.				
A/D—Analog to Digital convert status. INT_BRD—Interface board status. USB_BRD—USB board port status, if supplied. COM_BRD—Communications board status (board with Serial Port 1 and/or Ethernet ports not on the mainboard), if supplied.					
Mains, Battery Monitor, and Capacitor Monitor	INPBV	DC POWER IN voltage (see <i>Figure 2.9</i>)			
	12VAUX	AUXILIARY POWER SUPPLY (see <i>Figure 2.9</i>)			
	CMODE	Battery charger mode (see <i>Table 8.11</i>)			
	VBAT	BATTERY voltage (see <i>Figure 2.9</i>)			
	IBAT	BATTERY current in mA dc (see <i>Figure 2.9</i>). If the battery is discharging, a minus sign precedes the current value.			
	TCCAPV	CAPACITORS voltage (see <i>Figure 2.9</i>)			

Note: W (Warning) or F (Failure) is appended to the values to indicate an out-of-tolerance condition.

The relay latches all self-test warnings and failures to capture transient out-of-tolerance conditions. To reset the self-test statuses, use the **STA C** command from Access Level 2:

```
=>>STA C <Enter>
```

```
USB Board
(Detected)   Installed
```

```

COM BOARD    ETHERNET      SERIAL
(Detected)   2 Copper     EIA-485

MAIN BOARD   TYPE    INPUTS          OUTPUTS
(Detected)   2        7 (12 Vdc)    8

Accept this configuration and reboot the relay.
Are you sure (Y/N)?

```

If you select “N” or “n”, the relay displays the following and aborts the command:

```
Canceled
```

If you select “Y” or “y”, the relay displays:

```
Rebooting the relay
```

The relay then restarts (just like powering down, then powering up relay) and all diagnostics are re-run before the relay is enabled.

Refer to *Table 13.2* for self-test thresholds and corrective actions.

SUM HIF Command (Only Available in Relays That Support Arc Sense Technology)

The **SUM HIF** command displays a long summary of an HIF event report. The long summary contains more information than is available from the **HIS HIF** command, but it is shorter than the full HIF event report. A sample report is shown below. *HIF Event Summary on page 12.48* describes the various fields of information available in the HIF summary event report.

Command	Description	Access Level
SUM HIF <i>n</i>	Displays the HIF summary event report <i>n</i> , where <i>n</i> is the unique event number from the HIS HIF report in the range 10000 to 65535. SUM HIF with no <i>n</i> displays the most recent HIF summary event report.	1

```

=>>SUM HIF <Enter>

651R-2                               Date: 07/31/2012 Time: 16:41:18.481
Station A                             Time Source: internal

Event Number = 10002
Event: HIF Fault                      HIF Phase: B,C
Downed Conductor: NO                  Freq: 60.00
Breaker A: OPEN
Breaker B: OPEN
Breaker C: OPEN

Pre-trigger (A):
IARMS      IBRMS      ICRMS
1.5        1.5        1.6

Post-trigger (A):
1.8        1.5        1.5

Pre-trigger (A):
SDIA       SDIB       SDIC
368.4      336.7      376.1

Post-trigger (A):
10587.0    339.0      374.0

SUM HIF command using the unique event identification number.

```

```
=>>SUM HIF 10002 <Enter>
651R-2                               Date: 07/31/2012 Time: 16:41:18.481
Station A                            Time Source: internal

Event Number = 10002
Event: HIF Fault                      HIF Phase: B,C
Downed Conductor: NO                  Freq: 60.00
Breaker A: OPEN
Breaker B: OPEN
Breaker C: OPEN

Pre-trigger (A):
IARMS      IBRMS      ICRMS
1.5        1.5        1.6

Post-trigger (A):
1.8        1.5        1.5

Pre-trigger (A):
SDIA       SDIB       SDIC
368.4     336.7     376.1

Post-trigger (A):
10587.0   339.0     374.0

=>>
```

TAR Command (Display Relay Element Status)

The **TAR** command displays the status of front-panel target LEDs or relay elements, whether they are asserted or deasserted.

Command	Description	Access Level
TAR	Display Relay Word row 0 or last displayed target row.	1
TAR name k	Display the Relay Word row containing <i>name</i> . Enter <i>k</i> for repeat count (<i>k</i> = 1–32767; if not specified, default is 1).	1
TAR n k	Display Relay Word row number <i>n</i> . Enter <i>k</i> for repeat count (<i>k</i> = 1–32767; if not specified, default is 1).	1
TAR LIST	Display all target rows. If ROW is specified, the relay includes the target row number on each line.	1
TAR R	Clears front-panel tripping targets. Shows Relay Word Row 0.	1
TAR ROW ...	Shows the Relay Word row number at the start of each line, with other selected TAR commands as described above, such as <i>n</i> , <i>name</i> , <i>k</i> , and LIST .	1

The target row elements are listed in rows of eight. The first four rows (0, 1, 2, and 3) correspond to the relay front-panel target LEDs shown in *Table 10.23*. The target row elements are asserted when the corresponding front-panel target LED is illuminated.

The remaining target rows (4–135) correspond to the Relay Word as described in *Table F.1* and *Table F.2*. A Relay Word bit is either at a logical 1 (asserted) or a logical 0 (deasserted). Relay Word bits are used in SELOGIC control equations (see *Relay Word Bits on page 7.2*).

The **TAR** command does not remap the front-panel target LEDs, as is done in some previous SEL relays.

The **TAR** command options are:

TAR <i>n k</i> or TAR ROW <i>n k</i>	Shows Relay Word row number <i>n</i> (0–135). <i>k</i> is an optional parameter to specify the number of times (1–32767) to repeat the Relay Word row display. If <i>k</i> is not specified, the Relay Word row is displayed once. Adding ROW to the command displays the Relay Word Row number at the start of each line.
TAR <i>name k</i> or TAR ROW <i>name k</i>	Shows Relay Word row containing Relay Word bit name (e.g., TAR 50C1 displays Relay Word Row 4). Valid names are shown in <i>Table 10.23</i> , <i>Table F.1</i> , and <i>Table F.2</i> . The value <i>k</i> is an optional parameter to specify the number of times (1–32767) to repeat the Relay Word row display. If <i>k</i> is not specified, the Relay Word row is displayed once. Adding ROW to the command displays the Relay Word Row number at the start of each line.
TAR LIST or TAR ROW LIST	Shows all the Relay Word bits in all of the rows. Adding ROW to the command displays the Relay Word Row number at the start of each line.
TAR R	Clears front-panel tripping target LEDs TRIP , A FAULT , B FAULT , C FAULT , GROUND , SEF , FAST CURVE , DELAY CURVE , HIGH CURRENT , OVER/UNDER FREQUENCY , and OVER/UNDER VOLTAGE . Unlatches the trip logic for testing purposes (see <i>Figure 5.1</i>). Shows Relay Word Row 0.

NOTE: The **TAR R** command cannot reset the latched Targets if a TRIP condition is present.

Table 10.23 Front-Panel Targets and the TAR Command

TAR 0 (Front-Panel LEDs)	EN	TRIPLED	*	*	*	*	*	*
TAR 1 (Front-Panel LEDs)	TLED_08	TLED_07	TLED_06	TLED_05	TLED_04	TLED_03	TLED_02	TLED_01
TAR 2 (Front-Panel LEDs)	TLED_16	TLED_15	TLED_14	TLED_13	TLED_12	TLED_11	TLED_10	TLED_09
TAR 3 (Front-Panel LEDs)	TLED_24	TLED_23	TLED_22	TLED_21	TLED_20	TLED_19	TLED_18	TLED_17

Command **TAR SH13P 10** is executed in the following example:

```

=>TAR SH13P 10 <Enter>
    79RS3P   79CY3P   79LO3P   SH03P   SH13P   SH23P   SH33P   SH43P
  0         0         1         0         0         0         1         0
  0         0         1         0         0         0         1         0
  0         0         1         0         0         0         1         0
  0         0         1         0         0         0         1         0
  0         0         1         0         0         0         1         0
  0         0         1         0         0         0         1         0
  0         0         1         0         0         0         1         0
  0         0         1         0         0         0         1         0
  0         0         1         0         0         0         1         0
  0         0         1         0         0         0         1         0

    79RS3P   79CY3P   79LO3P   SH03P   SH13P   SH23P   SH33P   SH43P
  0         0         1         0         0         0         1         0
  0         0         1         0         0         0         1         0

```

Note that the Relay Word row containing the SH13P bit is repeated 10 times. In this example, the reclosing relay is in the Lockout State (79LO3P = logical 1) and the shot is at shot = 3 (SH33P = logical 1). Command **TAR 64** will report the same data because the SH33P bit is in Row 64 of the Relay Word.

Command **TAR ROW LIST** is executed in the following example.

```
=>TAR ROW LIST <Enter>
Row EN TRIPLED * * * * * *
0 1 0 0 0 0 0 0 0 0
Row TLED_08 TLED_07 TLED_06 TLED_05 TLED_04 TLED_03 TLED_02 TLED_01
1 0 0 0 0 0 0 1 1
Row TLED_16 TLED_15 TLED_14 TLED_13 TLED_12 TLED_11 TLED_10 TLED_09
2 0 1 0 0 0 0 0 0
Row TLED_24 TLED_23 TLED_22 TLED_21 TLED_20 TLED_19 TLED_18 TLED_17
3 0 0 0 0 0 0 0 0
Row 50A1 50B1 50C1 50P1 50A2 50B2 50C2 50P2
4 0 0 0 0 0 0 0 0
.
. (131 rows not shown)
.
Row * * * * * * * * RSTDNP
135 0 0 0 0 0 0 0 0
=>
```

TDP Command

Use the **TDP** command to monitor the status of and configure the SEL Livestream protocol. The Livestream protocol is disabled by default. When enabled, this Ethernet-based protocol streams certain analog/digital quantities by using a continuous stream of UDP packets. The SEL Livestream function is used for HIF testing and research purposes. Contact SEL for additional details.

Command	Description	Access Level
TDP	Show the status of the SEL Livestream protocol. This feature is used for SEL testing and research. Contact SEL for more details.	2
TDP ON	Enable the SEL Livestream protocol stream to the last used IP address and UDP port. Note: If the command has not been previously used, or a TDP reset has been performed, the default IP address and UDP port are used.	2
TDP ON addr	Enable the SEL Livestream protocol stream to the designated IP address and last used UDP port. Note: If the command has not been previously used, or a TDP reset has been performed, the default UDP port is used.	2
TDP ON addr port	Enable the SEL Livestream protocol stream to the designated IP address and UDP port.	2
TDP OFF	Disable the SEL Livestream protocol stream.	2
TDP RESET	Disable the SEL Livestream protocol and reset the IP address and UDP port to defaults.	2

TEST DB Command

Use the **TEST DB** command to temporarily force the relay to send fixed analog and/or digital values over communications interfaces for protocol testing.

Command	Description	Access Level
TES DB	Display the present status of digital and analog overrides.	B
TES DB A name value	Override analog label <i>name</i> with <i>value</i> in communications interface.	B
TES DB A row_x value	Override all Relay Word bits in Relay Word row number <i>row_x</i> with <i>value</i> .	B
TES DB D name value	Override Relay Word bit <i>name</i> with <i>value</i> (Modbus, DNP, and IEC 61850 only).	B
TES DB name OFF	Clear (analog or digital) override for element <i>name</i> .	B
TES DB OFF	Clear all analog and digital overrides.	B

AVOID FALSE OPERATIONS

To reduce the chance of a false operating decision when using the **TEST DB** command, ensure that protocol master device(s) flag the data as "forced or test data." One possible method is to monitor the TESTDB Relay Word bit.

The **TEST DB** command provides a method to override Relay Word bits or analog values to aid testing of communications interfaces. The command overrides values in the communications interfaces (SEL Fast Message, DNP, Modbus, and IEC 61850) only. The actual values used by the relay for protection and control are not changed. However, remote devices may use these analog and digital signals to make control decisions. Ensure that remote devices are properly configured to receive the overridden data before using the **TEST DB** command.

To override analog data in a communications interface, enter the following from Access Level B or higher:

```
=>>TEST DB A name value <Enter>
```

where *value* is a numerical value and *name* is an analog label from *Table G.1*, Analog Quantities, with an "x" in the DNP, Modbus, Fast Meter, or IEC 61850 column.

For example, the **TEST DB** command can be used to force the value of Phase A current magnitude transmitted to a remote device to 100 A:

```
=>>TES DB A IA 100 <Enter>
```

To override digital data in a Modbus, DNP, or IEC 61850 communications interface, enter the following from Access Level B or higher:

```
=>>TES DB D name value <Enter>
```

where *name* is a Relay Word bit (see *Table F.1*) and *value* is 1 or 0.

For example, if Relay Word bit 51PT = logical 0, the **TEST DB** command can be used to effectively force the communicated status of this Relay Word bit to logical 1 to test the communications interface:

```
=>>TES DB D 51PT 1 <Enter>
```

Values listed in the SER triggers SER1, SER2, SER3, and SER4 cannot be overridden.

To override digital data in a Modbus, DNP, SEL Fast Messaging, or IEC 61850 communications interface, enter the following from Access Level B or higher:

```
=>>TES DB A Row_x value <Enter>
```

where *Row_x* is a Relay Word row number (see *Table F.1*) and *value* is 1 to 255 (the integer sum of the individual Relay Word bits to be set).

For example, Relay Word bits 51PR and 51PT are bits 2 and 0, respectively, of Relay Word Row 11. The **TEST DB** command can be used to effectively force the communicated status of these Relay Word bits to logical 1 to test the communications interface:

```
=>>TES DB A Row_11 5 <Enter>
```

where the value of 5 is the integer value to set bits 2 and 0 of the Relay Word row ($2^2 + 2^0 = 5$).

Values listed in the SER triggers SER1, SER2, SER3, and SER4 cannot be overridden.

When the relay is not in Test Mode, the relay responds to either the digital or analog override request with the following message:

```
WARNING: TEST MODE is not a regular operation.  
Communication outputs of the device will be overridden by simulated values.
```

```
Are you sure (Y/N)? Y <Enter>
```

The relay responds:

```
Test Mode Active. Use Test DB OFF command to exit Test Mode.  
Override Added
```

Relay Word bit TESTDB will also assert to indicate that Test Mode is active. If the relay is already in the test mode (overrides are already active), the relay responds:

```
Override Added
```

The **TEST DB** command alone displays the present status of digital and analog overrides. An example **TEST DB** response after two analogs follows:

```
=>>TES DB <Enter>
```

FEEDER 1	Date: 02/02/09 Time: 16:24:38.764
STATION A	Time Source: internal
NAME	OVERRIDE VALUE
IA	100.0000
FREQ	60.0000

```
==>
```

Individual overrides are cleared by using the **TEST DB** command with the OFF parameter:

```
=>TES DB D or A name OFF <Enter>
```

Entering **TEST DB OFF** without name will clear all overrides. The relay will automatically exit the Test Mode and clear all overrides if there are no **TEST DB** commands entered for 30 minutes.

TIM Command (View/Change Time)

TIM displays the relay clock. If a valid IRIG-B or SNTP time synchronization signal is connected to the relay, the **TIM** command cannot be used to set the relay time. See *Configuring High-Accuracy Timekeeping on page J.21* for more details on IRIG time sources.

Command	Description	Access Level
TIM	Display the present internal clock time.	1
TIM hh:mm	Set the internal clock to <i>hh:mm</i> .	1
TIM hh:mm:ss	Set the internal clock to <i>hh:mm:ss</i> .	1
TIM Q	Display time statistics.	1
TIM DST	Display daylight-saving time information.	1

NOTE: After setting the time, allow at least 60 seconds before powering down the relay or the new setting may be lost.

Separate the hours, minutes, and seconds with colons, semicolons, spaces, commas, or slashes. To set the clock to 23:30:00, enter:

```
=>TIM 23:30:00 <Enter>
23:30:00
=>
```

If **TIM** is entered with the Q parameter, time statistics are displayed.

```
=>TIM Q <Enter>

PTR 10000 Date: 04/27/2012 Time: 12:52:29.272
651R-2 Time Source: external

FID=SEL-651R-2-Rxxx-Vx-Zxxxxxx-Dxxxxxxxxx CID=4629

UTC: 19:52:29
UTC Offset: -7.00 hrs

Time Source: HIRIG
Last Update Source: HIRIG
Active IRIG Port: BNC

Last Update Time: 19:52:29 04/27/2012

IRIG Time Quality: 0.001 ms

Internal Clock Period: 20.000172 ns
=>
```

Time Source is HIRIG when Relay Word bit TSOK is asserted. Otherwise, Time Source is OTHER. Last Update Source indicates the source of the last time or date update. Valid update sources are HIRIG, IRIG, DNP, MODBUS, SNTP, ASCII DATE, ASCII TIME, FRONT PANEL DATE, and FRONT PANEL TIME. If the relay time was last updated from the battery-backed clock, such as after a loss of power, Last Update Source is NONV CLK.

When at least one source of IRIG-B time signal is connected, Active IRIG Port displays which source is in use (BNC or Port 2).

If setting IRIGC = C37.118 and TIRIG or TSOK is asserted, IRIG Time Quality displays the time error calculated based on information contained in the control fields of the IRIG-B signal (see *Configuring High-Accuracy Timekeeping on page J.21*).

The internal clock period shows the time associated with the processor clock. This time may change slightly when an IRIG signal is connected.

If **TIM** is entered with the DST parameter and daylight-saving time is enabled (see *Automatic Daylight-Saving Time Settings (Global Settings) on page 9.39*), daylight-saving time information is displayed.

```
=>TIM DST <Enter>
12:51:46
Daylight Saving Time Begin Rule: 2nd Sunday of March at 02:00
Daylight Saving Time End Rule: 1st Sunday of November at 02:00
Daylight Saving Time Active
Next Daylight Saving Time Beginning: 03/10/2013 02:00
Next Daylight Saving Time Ending: 11/04/2012 02:00
=>
```

TRI Command (Trigger Event Report)

Command	Description	Access Level
TRI	Trigger an event report data capture.	1
TRI time	Trigger an event report data capture at specified <i>time</i> .	1
TRI STA	Display the status of a previous TRI time command.	1

Issue the **TRI** command to generate an event report:

```
=>TRI <Enter>
Triggered
=>
```

Use the optional *time* parameter to specify the exact time to trigger an event. If *time* is not specified, the event is triggered at the current time. The *time* should be input in 24-hour format (i.e., 15:11:00). If fractional seconds are input, they will be ignored.

```
=>TRI 16:00:00 <Enter>
An event will trigger at 16:00:00
=>
```

Only one **TRI time** command may be pending on a single port at any one time. If a **TRI time** command is entered while another command is pending, the old request will be canceled and the new request will be pending. **TRI** commands entered without the time parameter will not affect any pending **TRI time** commands.

A **TRI STA** command may be used if a **TRI time** command is pending.

The following shows the output from an SEL-651R-2:

```
=>TRI STA <Enter>
An event will trigger at 16:00:00
=>
```

If the trigger has already been executed, or no trigger was set, the relay responds as follows:

```
=>TRI STA <Enter>
No trigger time set
=>
```

If the serial port AUTO setting = Y, the relay sends the summary event report:

```
=>
FEEDER 1                               Date: 08/05/2011  Time: 14:38:27.000
STATION A                               Time Source: external

Event: TRIG  Location: $$$$$ Shot: 0  Frequency: 60.0
Targets: 10 100000000000 001000000000
Currents (A Pri), ABCQQ:      1     1     1     2     0
=>
```

See *Section 12: Analyzing Events* for more information on event reports.

TRI HIF (Only Available in Relays That Support Arc Sense Technology)

The **TRI HIF** command is used to trigger an HIF event report. The **TRI HIF** command does not support the time or STA parameters. See *High-Impedance Fault (HIF) Event Reporting* on page 12.47 for more information on HIF event reports.

Command	Description	Access Level
TRI HIF	Trigger HIF event report data capture.	1

VEC Command (Show Diagnostic Information)

Issue the **VEC** command only under the direction of SEL.

Command	Description	Access Level
VEC D	Display the standard Vector Report.	2
VEC E	Display the Extended Vector Report.	2

The information contained in a vector report is formatted for SEL in-house use only. Your SEL application engineer or the factory may request a **VEC** command capture to help diagnose a relay or system problem.

VER Command (Show Relay Configuration and Firmware Version)

The **VER** command provides relay configuration and information such as nominal current input ratings.

Command	Description	Access Level
VER	Display information about the configuration of the relay.	1

An example printout of the **VER** command for an SEL-651R-2 follows:

```
=>VER <Enter>

Part Number: 0651R263XAA83A11X3XXXX
Serial Number: xxxxxxxxxxxxxxxx

Analog Voltage Inputs (PT): 300 Vac(VY)-300 Vac(VZ)
Analog Current Inputs (CT): 1 Amp Phase, 0.2 Amp Neutral
Main Board I/O: 3 Form C Outputs, 5 Form A Outputs, 7 Inputs

Relay Features:
  Mirrored Bits
  DNP
  Modbus
  IEEE C37.118
  Fast SER
  Power Quality Monitoring
  Tri-Color LEDs
  One 10/100BASE-T Port

SELboot checksum OK
FID=SEL-651R-2-Rxxx-Vx-Zxxxxx-Dxxxxxx

BFID=SLBT-3CF1-Rxxx-Vx-Zxxxxx-Dxxxxxx

If above information is unexpected. . .
contact SEL for assistance
=>
```

Section 11

Front-Panel Operations

Introduction

The SEL-651R-2 Recloser Control front panel makes power system data collection and system control quick and efficient. Use the front panel to analyze power system operating information, view and change recloser control settings, and perform control functions. The SEL-651R-2 features a straightforward menu-driven control structure presented on the front-panel liquid crystal display (LCD). Front-panel targets and other LED indicators give a quick look at SEL-651R-2 operation status. Perform often-used control actions rapidly by using the large direct-action pushbuttons. The features that help you operate the recloser control from the front panel include the following:

- Reading metering
- Inspecting targets
- Accessing settings
- Controlling recloser control operations

Front-Panel Layout

Figure 11.1 shows and identifies the following regions:

- EIA-232 serial port. See *Section 10: Communications* for details on the serial port.
- Human-machine interface (HMI)
- Status and trip target LEDs
- Operator control pushbuttons and LEDs




Figure 11.1 SEL-651R-2 Front-Panel Pushbuttons—Overview

This versatile front panel supports the following features so you can customize it for your needs:

- Rotating display and control points on the HMI
- Programmable status and trip target LEDs
- Programmable operator control pushbuttons and LEDs
- Slide-in configurable front-panel labels to change the identification of status and trip target LEDs and operator control pushbuttons and LEDs.

Human-Machine Interface

Contrast

NOTE: See the Preface for an explanation of typographic conventions used to describe menus, the front-panel display, and the front-panel pushbuttons.

You can adjust the LCD screen contrast to suit your viewing angle and lighting conditions. To change screen contrast, press and hold the **ESC** pushbutton for two seconds. The SEL-651R-2 displays a contrast adjustment box. Pressing the **Right Arrow** pushbutton increases the contrast. Pressing the **Left Arrow** pushbutton decreases the screen contrast. When you are finished adjusting the screen contrast, press the **ENT** pushbutton; this process is a short cut for changing the LCD contrast setting FP_CONT in the front-panel settings.

Front-Panel Automatic Messages

The recloser control displays an automatic message if a self-test failure occurs.

Front-Panel Security

Front-Panel Access Levels

The SEL-651R-2 front panel typically operates at Access Level 1 and provides viewing of recloser control measurements and settings. Some activities, such as editing settings and controlling output contacts, are restricted to those operators who know the Access Level B or Access Level 2 passwords, or can disable these passwords from the front panel.

In the figures that follow, restricted activities that require the Access Level B password are marked with the padlock symbol shown in *Figure 11.2*. Restricted activities that require the Access Level 2 password are marked with the padlock symbol with the word Set above it.



Figure 11.2 Access Level Security Padlock Symbol

Before you can perform a front-panel menu activity that is marked with the padlock symbol, you must enter the correct Access Level B or Access Level 2 passwords. After you have correctly entered the password, you can perform other Access Level B or Access Level 2 activities without reentering the password.

Access Level Password Entry

When you try to perform an Access Level B or Access Level 2 activity, the recloser control determines whether you have entered the correct Access Level B or Access Level 2 password since the front-panel inactivity timer expired. If you have not, the recloser control displays the screen shown in *Figure 11.3* for you to enter the password.

A screenshot of a password entry interface. At the top, there is a text input field labeled "Password=" with three buttons below it: "Del", "Clr", and "Accept". Below the input field is a grid of characters arranged in rows. The first row contains uppercase letters A through H. The second row contains lowercase letters i through p. The third row contains lowercase letters q through x. The fourth row contains lowercase letters y and z followed by five empty slots. The fifth row contains lowercase letters a through h. The sixth row contains lowercase letters i through p. The seventh row contains lowercase letters q through x. The eighth row contains lowercase letters y and z followed by five empty slots. The ninth row contains digits 0 through 7. The tenth row contains digits 8 and 9 followed by five empty slots. The eleventh row contains punctuation marks !, ", #, \$, %, &, (,), *, +, -, ., /, :, ;, <, =, >, ?, @, [, \,], ^, _, ` (grave accent), {, |, }, and ~.

Figure 11.3 Password Entry Screen

See *PAS Command (Change Passwords)* on page 10.68 for the list of default passwords and for more information on changing passwords.

Front-Panel Time-Out

To help prevent unauthorized access to password-protected functions, the SEL-651R-2 provides a front-panel time-out, setting FP_TO. A timer is reset every time a front-panel pushbutton is pressed. Once the time-out period has expired, the access level is reset to Access Level 1. Manually reset the access level by selecting Reset Access Lvl from the MAIN menu.

Front-Panel Menus and Screens

Navigating the Menus

The SEL-651R-2 front panel gives you access to most of the information that the recloser control measures and stores. You can also use front-panel controls to view or modify recloser control settings.

All of the front-panel functions are accessible using the six-button keypad and LCD display. Use the keypad (shown in *Figure 11.4*) to maneuver within the front-panel menu structure, described in detail throughout the remainder of this section. *Table 11.1* describes the function of each front-panel pushbutton.




Figure 11.4 Front-Panel Pushbuttons


Table 11.1 Front-Panel Pushbutton Functions

Pushbutton	Function
	Up Arrow Move up within a menu or data list. While editing a setting value, increase the value of the underlined digit.
	Down Arrow Move down within a menu or data list. While editing a setting value, decrease the value of the underlined digit.
	Left Arrow Move the cursor to the left.
	Right Arrow Move the cursor to the right.
	ESC Escape from the current menu or display. Hold for 2 seconds to display contrast adjustment screen.
	ENT Move from the rotating display to the MAIN menu. Select the menu item at the cursor. Select the displayed setting to edit that setting.

The SEL-651R-2 automatically scrolls information that requires more space than provided by a 16-character LCD line. Use the **Left Arrow** and **Right Arrow** pushbuttons to suspend automatic scrolling and enable manual scrolling of this information.

SEL-651R-2 Menu

Figure 11.5 describes the menu hierarchy. Menus and displays are available for most SEL-651R-2 functions. Several of these menus and displays are described in detail later in this section.



Continued on next page

Figure 11.5 SEL-651R-2 Front-Panel Menu Hierarchy

Continued from previous page





Figure 11.5 SEL-651R-2 Front-Panel Menu Hierarchy (Continued)

Continued on next page



① Security Menu on page 11.13

Figure 11.5 SEL-651R-2 Front-Panel Menu Hierarchy (Continued)

Reclosing Display

Use the RECLOSING display to see the shot counter progression during reclosing relay testing. Select the RECLOSING menu to access this display on the MAIN menu. *Table 11.2* shows example reclosing displays.

Table 11.2 Reclosing Display

The number (2) in the example display corresponds to the last shot value, which is a function of the number of open intervals, setting E79. There are two set open intervals in these example settings, thus two reclosures (shots) are possible in a reclose sequence.

For three-phase reclosers, the number (0) in the example display corresponds to the present shot value. If the breaker is closed and the reclosing relay is reset, then RECLOSE COUNT = 0. If the breaker is open and the reclosing relay is locked out after a reclose sequence, then RECLOSE COUNT = 2.

For single-phase reclosers, the number (0) in the example displays corresponds to the present shot value for each phase.

Set Reclosures	2
Reclose Count 3P	0
Reclose Count A	0
Reclose Count B	0
Reclose Count C	0
No Reclosing Set	

The example display shows the front-panel LCD when reclosing is disabled.

Targets Menu

Select the TARGETS menu item on the MAIN menu to access the target rows (Relay Word bits). Use the following features to monitor the recloser control during operation and testing.

Navigate to the target row that contains the Relay Word bit you want to access.

Row 12=01000100
Row 13=10110100

Monitor two consecutive rows that contain 16 Relay Word bits with this display.

51G1S=0
51G1R=1

Display the Relay Word bit names and status of two consecutive bits by pressing ENT while the cursor is at the row you want to access. Use the Up Arrow or Down Arrow to navigate to any of the Relay Word bits in the selected row.

Control Menu

The SEL-651R-2 provides great flexibility in power system control through the Control menu. Use the front-panel Control menu to perform these functions:

- Operate local control switches. The output states of these switches are known as local bits.
- Test output contacts (password required).

Local Bits: Menu

Use the local bits menu option to operate as many as 16 local control switches. These local control switches replace traditional panel-mounted control switches. The SEL-651R-2 saves the output states of the local control switches in nonvolatile memory and restores these states at power-up.

NOTE: Any unused local control bits default to the clear (logical 0) state.

Also, any reconfigured local bit retains the existing bit state after you change the bit setting. Disabling a local bit sets that bit to the clear (logical 0) state.




Figure 11.6 OFF/MOMENTARY Local Control Switch

The output of the switch in *Figure 11.6* is a Relay Word bit (LB01–LB16), called a local bit, and repeats for each local bit.

Local Bits: Switch Types

Use the settings in *Table 11.3* to create menu items that aid in using on, off, or momentary switches. Set ELB to the required number of local bits to enable the local bits settings. Use the SET F command (see *Table 9.2*).

Table 11.3 Local Bits Labels


Local Bits Switch Position	Label Setting	Setting Definition	Logic State
	NLBn	Name of local bit	
OFF	CLBn	“Clear” local bit LBn	Logical 0
ON	SLBn	“Set” local bit LBn	Logical 1
MOMENTARY	PLBn	“Pulse” local bit LBn	Logical 1 for one processing interval

Setting NLBn, the local bit name, must always contain a valid name. Enter other local bit label settings to configure the local bit switch type in accordance with *Table 11.4*. Enter NA to clear a setting.


Table 11.4 Local Bits Switch Configuration

Local Bits Switch Type	Label NLBn	Label CLBn	Label SLBn	Label PLBn
ON/OFF	x	x	x	
OFF/MOMENTARY	x	x		x
ON/OFF/MOMENTARY	x	x	x	x

ON/OFF Switch. Local bit LBn can be in the ON (LBn = logical 1) or OFF (LBn = logical 0) position.

**Figure 11.7 ON/OFF Local Control Switch**

OFF/MOMENTARY Switch. Local bit LBn is maintained in the OFF (LBn = logical 0) position and pulses to the MOMENTARY (LBn = logical 1) position for one processing interval (1/4 cycle).

**Figure 11.8 OFF/MOMENTARY Local Control Switch**

ON/OFF/MOMENTARY Switch. Local bit LB_n can be in the ON (LB n = logical 1) position, OFF (LB n = logical 0) position, or is maintained in the OFF (LB n = logical 0) position and pulses to the MOMENTARY (LB n = logical 1) position for one processing interval (1/4 cycle).




Figure 11.9 ON/OFF/MOMENTARY Local Control Switch

Local Bits: Operation

Table 11.5 shows examples of the local bit displays using setting names.

Table 11.5 Local Bits Menu

Select the Local Bits menu item on the CONTROL menu to access the local control switches.

CONTROL
Local Bits

The LCD displays a menu empty of local bits if no local bits are enabled or programmed.

LOCAL BITS

The LCD will display a menu of local bits in numerical order if at least one local bit is enabled and programmed. The menu also shows the present position of the local control switches. Use the cursor keys to move to the desired local bit and press ENT to select it.

LOCAL BITS
NLB01 = CLB01
NLB02 = CLB02
⋮
NLB31 = CLB31
NLB32 = CLB32

Use the cursor keys to move to the desired position (SLB01, CLB01, or PLB01) and press ENT to select that position.

NLB01 = CLB01
SLB01
PLB01

Use the cursor keys to move to Yes and press ENT to activate that position. The local bit present state updates to the new position.

SLB01
No Yes

Local Bits: Nonvolatile State

The SEL-651R-2 stores local bit states in nonvolatile memory and retains these switch states during power loss. When power is restored, the recloser control restores the local bit states. If a local control switch is in the ON position (corresponding local bit is asserted to logical 1) when power is lost, this switch returns to the ON position (corresponding local bit is still asserted to logical 1) when power is restored. If a local control switch is in the OFF position (corresponding local bit is deasserted to logical 0) when power is lost, this switch returns to the OFF position (corresponding local bit is still deasserted to logical 0) when power is restored. This feature makes the local

bit feature behave as a traditional installation with panel-mounted control switches. If power is lost to the panel, the front-panel control switch positions remain unchanged.

If a local bit is routed to a programmable output contact and control power is lost, the SEL-651R-2 stores the state of the local bit in nonvolatile memory but the output contact goes to the de-energized state. When the control power is reapplied to the recloser control, the programmed output contact returns to the local bit state after recloser control initialization.

Local Bits: Application Example

An example of manual trip and close functions using local bits LB03 and LB04 follows. The following label settings configure the local bits as OFF/MOMENTARY switches (enable local bits first with front-panel setting ELB := 4 or greater).

Table 11.6 Local Bits Example Settings

Local Bit	Function	Setting
LB03	Name	NLB03 = MANUAL TRIP
	OFF Position	CLB03 = RETURN
	ON Position	SLB03 =
	MOMENTARY Position	PLB03 = TRIP
LB04	Name	NLB04 = MANUAL CLOSE
	OFF Position	CLB04 = RETURN
	ON Position	SLB04 =
	MOMENTARY Position	PLB03 = CLOSE

Use the following steps to change the local bits state.

Select the Local Bits menu item on the CONTROL menu to access the local control switches.

LOCAL BITS
MANUAL TRIP = RETURN

Press the Down Arrow cursor key to display both the MANUAL TRIP and MANUAL CLOSE local bits.

MANUAL TRIP = RETURN
MANUAL CLOSE = RETURN

Use the cursor keys to select the MANUAL CLOSE menu item and press ENT to select that item.

MANUAL CLOSE = RETURN
CLOSE

Use the cursor keys to move to Yes and press ENT to activate that position. This is an OFF/MOMENTARY switch; the MANUAL CLOSE switch moves momentarily to the CLOSE position and then moves back to the RETURN position.

CLOSE
No Yes

Press **ESC** to return to the CONTROL menu. Use the cursor keys to move to the MANUAL TRIP menu item and press **ENT** to select that item.

Use the cursor keys to move to Yes and press **ENT** to activate that position. This is an OFF/MOMENTARY switch; the MANUAL TRIP switch moves momentarily to the TRIP position and then moves back to the RETURN position.

MANUAL TRIP = RETURN
TRIP

TRIP
No Yes

Local Bits: Application Ideas

The preceding settings example is for an OFF/MOMENTARY switch. Local bits configured as ON/OFF switches can be used for other applications, such as the following:

- Reclosing relay enable/disable
- Ground element enable/disable
- Remote control supervision
- Sequence coordination enable/disable

Output Contacts: Menu

Use the Output Contacts menu item to test recloser control output contacts and associated circuits. You can pulse trip outputs, close outputs, and general-purpose contact outputs from this menu.

Press the **ENT** pushbutton to pulse the output.

OUTPUT CONTACTS
Pulse OUT202

The LCD displays a password screen if a password is required. Enter your Level B or Level 2 password.

Password= _
Del Clr Accept

Press the **Right Arrow** to select Yes and then press **ENT**.

Pulse OUT202
No Yes

SET/SHOW Menu

The SEL-651R-2 settings are arranged in easy-to-understand categories. The settings structure simplifies setting the recloser control. Access the settings class (group, global, port, or front-panel) and instance (i.e., Group 1, Group 2, etc.) required by performing the following steps, which are similar to issuing the appropriate SET/SHOW command:

- Step 1. Select the SET/SHOW menu item on the MAIN menu to view or modify the settings (refer to *SEL-651R-2 Menu on page 11.5*).
- Step 2. Select the settings class or select the active group, date/time, or password settings from the SET/SHOW menu.
- Step 3. If necessary, select an instance of the setting class.

Each settings class includes headings that create subgroups of associated settings. These headings are displayed in the settings screen captures in *Factory-Default Settings on page 9.63*. Select the heading that contains the setting of interest. An example of the GROUP 1 headings is shown in *Figure 11.10*.




Figure 11.10 GROUP 1 Heading Example

NOTE: Report settings (those displayed by the **SET R** command) and general logic settings (those displayed by the **SET Ln** command) are not available on the front-panel HMI. Other SELogic control equations can be viewed but not edited.

Navigate to the setting of interest. View or edit the setting by pressing **ENT**. For text settings, use the four navigation pushbuttons to scroll through available alphanumeric and special character settings. For numeric settings, use the **Left Arrow** and **Right Arrow** pushbuttons to select the digit to change and the **Up Arrow** and **Down Arrow** pushbuttons to change the value. Press **ENT** to enter the new setting.

Setting changes can also be made by using ACCELERATOR QuickSet SEL-5030 Software or ASCII communications commands.

Security Menu

In the event that Port 5 Setting EPORTSEC = N, the MACsec menu will still be visible from the front panel; however, all of the MACsec submenus will show COMMAND UNAVAILABLE on the front panel. See *Appendix M: Cybersecurity Features* for more information on the MACsec STATUS submenu. The SECURE PORT 5 submenu is only available when Port 5 setting MSECCKEY = AUTO and Relay Word bit MSOK = 0. The CLEAR CONNECTION submenu is only available when Relay Word bit MSOK = 1.

During the front panel commissioning window, there is a two-step join process with unique time-outs for each step. The commissioning process times out if no KS activity is detected within one minute. After a KS is found, the commissioning process may also time out during the Joining Connectivity Association step if both a CAK and SAK are not distributed within 30 seconds. These time-outs are not configurable. For more information on MACsec, see *Appendix M: Cybersecurity Features*.

Rotating Display

Meters and indicating panel lights can be replaced by the SEL-651R-2 rotating display. This feature rotates screens of information on the LCD when the front-panel menus are not in use.

After front-panel time-out, the LCD presents each of the display screens in the following sequence:

- Any active (filled) display points screens
- Enabled metering screens

Screen Scrolling

The rotating display has two screen scrolling modes: auto-scrolling mode and manual-scrolling mode.

Press the **ESC** pushbutton while in the **MAIN** menu to enter the rotating display mode. The SEL-651R-2 automatically begins auto-scrolling the enabled metering and display points screens.

Press the **Up Arrow** or **Down Arrow** pushbutton while in the rotating display mode to begin manual scrolling and to navigate to the desired screen. The recloser control remains in manual scrolling mode for 60 seconds, at which time the front-panel LCD resumes auto-scrolling.

The front-panel setting **SCROL'D** determines how long each screen of the rotating display mode is displayed, settable from 1 to 60 seconds.

Press the **ENT** or **ESC** key to exit the rotating display and view the **MAIN** menu.

Display Points

Use the 32 display points to show the status of Relay Word bits or display the value of analog quantities (analog values, settings). Set **EDP** to the required number of display points to enable the display point settings.

See *Table F.1* for a list of digital quantities that can be used with display points. Select the following:

- Relay Word bit
- Alias
- String to display when bit is set
- String to display when bit is cleared

See *Table G.1* for a list of analog quantities that can be used with display points. Select the following:

- Analog quantity
- Formatting, scaling, and programmable text


Status Indications

Circuit breaker auxiliary contacts, front-panel switches, SCADA contacts, and other devices activate traditional indicating panel lights. These indicators signal conditions, such as the following:

- Circuit Breaker or Recloser Open/Closed
- Reclosing Relay Enabled/Disabled

Figure 11.11 shows traditional indicating panel lights wired in parallel with SEL-651R-2 optoisolated inputs. Input IN101 provides circuit breaker status to the recloser control and input IN102 enables/disables reclosing via the following SELOGIC control equation settings:


52A_3P := **IN101** (Circuit breaker status)
79DTL3P := **NOT IN102** (Reclosing Drive-to-Lockout Setting)

**Figure 11.11 Traditional Panel Light Installations**

The **79 ENABLED** panel light illuminates when the **79 ENABLE** switch is closed. When the **79 ENABLE** switch is open, the **79 ENABLED** panel light extinguishes, indicating that the reclosing relay is disabled.

The **BREAKER CLOSED** panel light illuminates when the 52a circuit breaker auxiliary contact is closed. When the 52a circuit breaker auxiliary contact is open, the **BREAKER CLOSED** panel light extinguishes and it is understood that the breaker is open.

The indicating panel lights are not needed with the rotating display feature in the SEL-651R-2. *Figure 11.12* shows how to eliminate the indicating panel lights by using the rotating display.

**Figure 11.12 Rotating Display Replaces Traditional Panel Light Installations**

Setting Syntax

NOTE: DPxx indicates DP01 ... DP32.

Use the following syntax to display the given entry (Relay Word bits or analog quantities) exactly as seen in the navigational menu (name, value, and units).

DPxx := **Name** (see examples later in this section)

Use the following syntax to display the given entry (Relay Word bits or analog quantities) as seen in the navigational menu, replacing the name of the value with the given alias string. Relay Word bits require one row, while analog quantities require two rows.

DPxx := **Name, "Alias"** (see examples later in this section)

Use the following syntax to display the given entry (Relay Word bits only), with the given alias. If the Relay Word bit is asserted (logical 1), the LCD displays the set string in the place of the value. If the Relay Word bit is deasserted (logical 0), the LCD displays the clear string in the place of the value. One or all of Alias, Set String, or Clear String can be empty. If Alias is empty, then the LCD displays only the Set or Clear Strings. If either Set String or Clear String is empty, then the item is not visible when the bit matches that

state. If an empty line is required in this case, instead of hiding the line altogether, then use empty curly braces ({}) for the Set or Clear String. This entry requires at most one display row.

DPxx := Name, "Alias", "Set String", "Clear String" (see examples later in this section)

Use the following syntax to display the given entry (analog quantities only) with the given text and formatting. Formatting must be in the form {Width.Decimal,Scale} with the value of Name, scaled by Scale, formatted with total width Width and Decimal decimal places. The width value includes the decimal point and sign character, if applicable. The scale value is optional; if omitted, the scale factor is processed as 1. If the numeric value is smaller than the field size requested, the field is padded with spaces to the left of the number. If the numeric value will not fit within the field width given, the field grows (to the left of the decimal point) to accommodate the number. All display points formatted in this manner occupy one, and only one, line on the display at all times. You can use multiple display points to simulate multiple lines.

DPxx := Name, "Text1 {Width.Decimal,Scale} Text2" (see examples later in this section)

Relay Word Bits Settings Examples

The following settings examples use optoisolated inputs IN101 and IN102 in the display points settings. Local bits (LB01–LB16), latch bits (LT01–LT16), remote bits (RB01–RB16), settings group indicators (SG1–SG6), and any other Relay Word bits can also be used. These examples use the following syntax:

DPxx := Name, "Alias", "Set String", "Clear String"

Example: Continually Display a Message. To always display the message SEL-651R CONTROL on the rotating display, enter the display point setting DP01 as follows:

Setting	
DP01 := 1, "SEL-651R CONTROL"	SEL-651R CONTROL

Example: Reclosing Relay Status Indication. Enter SELOGIC control equation display point setting DP02 as follows to display 79 ENABLED when input IN102 asserts and display 79 DISABLED when IN102 deasserts.

Settings	IN102 is Asserted	IN102 is Deasserted
DP02 := IN102, , "79 ENABLED", "79 DISABLED"	79 ENABLED	79 DISABLED

Example: Circuit Breaker Status Indication. Use one of the following setting methods to display the circuit breaker status.

Settings	IN101 is Asserted	IN101 is Deasserted
52A_3P := IN101 DP03 := 52A3P	52A3P=1	52A3P=0
52A_3P := IN101 DP03 := 52A3P, , “BREAKER CLOSED”, “BREAKER OPEN”	BREAKER CLOSED	BREAKER OPEN
52A_3P := IN101 DP03 := 52A3P, “BREAKER”, “CLOSED”, “OPEN”	BREAKER=CLOSED	BREAKER=OPEN

Example: Display Only One Message. Enter settings 52A_3P and DP03 as follows to display BREAKER CLOSED when input IN101 asserts, but display nothing when input IN101 deasserts.

Settings	IN102 is Asserted	IN102 is Deasserted
52A_3P := IN101 DP03 := 52A3P, , “BREAKER CLOSED”	BREAKER CLOSED	

Analog Quantities Settings Examples

These examples use the following setting syntax:

DPxx := Name, “Text1 {Width.Decimal,Scale} Text2”

Example: Display A-Phase RMS Current. Set display point DP04 by using one of the following methods to display IA rms current.

Setting	
DP04 := IAR	IA XXX.X A
DP04 := IAR, “IA={7.2} A RMS” DP05 := IBR, “IB={7.2} A RMS”	IA=XXXX.XX A RMS IB=XXXX.XX A RMS

Setting	
DP04 := IAR, “IA={6.2,0.001} KA RMS” DP05 := IBR, “IB={6.2,0.001} KA RMS”	IA=xxx.xx KA RMS IB=xxx.xx KA RMS
DP04 := IAR, “A-PH RMS Current”	A-PH RMS CURRENT xxx.x A

Example: Display Time-Overcurrent Pickup. Set display point DP06 by using one of the following methods to display time-overcurrent pickup current:

Setting	
DP06 := 51PJP	51PJP x.xx A sec
DP06 := 51PJP, “TOC PICKUP J={3.0}” DP07 := 51PKP, “TOC PICKUP K={3.0}”	TOC PICKUP J=xxx TOC PICKUP K=xxx
DP06 := 51PJP, “TIMEO/C Pickup J”	TIMEO/C PICKUP J x.xx A sec

Example: Display Time-Overcurrent Curve and Time Dial. Set display points DP07–DP10 by using one of the following methods to display time-overcurrent curve and time dial for a “fast” phase curve (e.g., 51PJC = A, 51PJTD = 0.94) and a “slow” phase curve (e.g., 51PKC = U3, 51PKTD = 13.58).

Setting	
DP07 := 51PJC	51PJC A curve
DP08 := 51PJTD	51PJTD 0.94 time dial
DP09 := 51PKC	51PKC U3 curve
DP10 := 51PKTD	51PKTD 13.58 time dial
DP07 := 51PJC, “fast ph curve = {}” DP08 := 51PJTD, “Fast PH Time DL = {0.2}”	FAST PH CURVE = A FAST PH TIME DL = 0.94

Setting	
DP09 := 51PKC, “Slow Ph Curve={}” DP10 := 51PKTD, “Slow ph Time dl={0.2}”	SLOW PH CURVE=U3 SLOW PH TIME DL= 13.58
DP07 := 51PJC, “fast Curve-phase”	FAST CURVE-PHASE A curve
DP08 := 51PJTD, “fast time Dial-phase”	FAST TIME DIAL-PHASE 0.94 time dial
DP09 := 51PKC, “Slow curve-phase”	SLOW CURVE-PHASE U3 curve
DP10 := 51PKTD, “slow time dial-phase”	SLOW TIME DIAL-PHASE 13.58 time dial

Some of the examples above show text continuing to the right of the front-panel display (longer than the 16 horizontal spaces of the front-panel display). In these display situations, the text will automatically scroll to the left to display all the text.

In the examples above, where all the information for a curve or time dial value is displayed in a single line, note the bracket values {} for curve display settings and {0.2} for time-dial display settings. No other variation of these bracket values is needed for displaying curve or time-dial values, respectively, in a single-line fashion.

Metering Screens

The SEL-651R-2 displays enabled metering screens in the following order:

Setting	
Use setting FPNGD to select IA, IB, IC, IN or IA, IB, IC, IG currents or to disable the screen.	IA=xxxx IB=xxxx IC=xxxx IN=xxxx or IA=xxxx IB=xxxx IC=xxxx IG=xxxx
Use setting FPVYD to enable/disable the Y-Side Voltages screen.	VAY VBY VCY xx.x xx.x xx.xkV
Use setting FPVZD to enable/disable the Z-Side Voltages screen.	VAZ VBZ VCZ xx.x xx.x xx.xkV

Status and Trip Target LEDs

Programmable LEDs

The SEL-651R-2 provides quick confirmation of recloser control conditions via status and trip target LEDs. *Figure 11.13* and *Figure 11.14* show this region with factory-default text on the front-panel configurable labels.




Figure 11.13 Factory-Default Front-Panel LEDs (Dual-Door Enclosure)




Figure 11.14 Factory-Default Front-Panel LEDs (Single-Door Enclosure)

You can reprogram all of these indicators except the **ENABLED** and **TRIP** LEDs to reflect operating conditions other than the factory-default programming described in this subsection. This front-panel region provides tricolor (red, green, or amber) LEDs for the **ENABLED** and **TRIP** LEDs. Use settings **LEDENAC** and **LEDTRAC** to select the assert color. The target LED color setting **LEDTRAC** (for the **TRIP** LED) is only present when tricolor LEDs are ordered for the SEL-651R-2. If tricolor LEDs are not ordered, the **TRIP** LED is red.

Settings Tn_LED are SELOGIC control equations that, when asserted during a recloser control trip event, illuminate the corresponding LED. Parameter n is a number from 1–24 that indicates each LED. Program setting $TnLEDL := Y$ to latch the LEDs during trip events; when you set $TnLEDL := N$, trip latch supervision has no effect and the LED follows the state of the Tn_LED SELOGIC control equation. With the tricolor LED option, target LED settings Tn_LEDC select the assert color. After setting the target LEDs, issue the **TAR R** command to reset the target LEDs. For a concise listing of the default programming on the front-panel LEDs, see *Table 5.3*.

The SEL-651R-2 features slide-in labels for custom LED designations that match custom LED logic. Use the slide-in labels to mark the LEDs with these custom names. The configurable label templates to print labels for the slide-in label carrier are available for download at selinc.com.

The **ENABLED** LED indicates that the recloser control is powered correctly, is functional, and has no self-test failures. Trip events illuminate the **TRIP** LED. The prominent location of the **TRIP** LED in the top target area aids in recognizing trip events quickly. See *Front-Panel Target LEDs ENABLED and TRIP on page 5.15*.

Figure 11.13 shows the arrangement of the status and trip target LEDs region into seven areas. See *Table 11.7* for a description of these areas.

Table 11.7 Target LED Areas

Target LED Area	Description
Operational	ENABLED , TRIP
Power	SUPPLY and BATTERY PROBLEM LEDs indicate whether the control is powered from the power supply mains and whether the battery is healthy.
Fault Type	Use these LEDs to determine whether A FAULT , B FAULT , C FAULT , GROUND , or SEF were involved in the fault.
Protection Type	Use these LEDs to determine whether FAST CURVE , DELAY CURVE , HIGH CURRENT , OVER/UNDERFREQUENCY , or OVER/UNDERVOLTAGE protection caused the trip.
Recloser State	79 RESET , 79 CYCLE , and 79 LOCKOUT LEDs indicate the state of the recloser.
Status	ABOVE MIN TRIP , COLD LOAD SCHEME ON , and REVERSE POWER indicate important operating conditions.
Voltage State	VAY ON , VBY ON , VCY ON , VAZ ON , VBZ ON , and VCZ ON LEDs indicate whether the phase voltages are above a programmable threshold.

See *Front-Panel Target LEDs on page 5.13* for additional details on the functionality of these status and trip target LEDs.

TARGET RESET Pushbutton

TARGET RESET

For a trip event, the SEL-651R-2 latches the trip-involved target LEDs. Press the **TARGET RESET** pushbutton to reset the latched target LEDs. When a new trip event occurs and the previously latched trip targets have not been reset, the recloser control clears the latched targets and displays the new trip targets. Pressing and holding the **TARGET RESET** pushbutton illuminates all the LEDs. Upon release of the **TARGET RESET** pushbutton, two possible trip situations can exist: the conditions that caused the recloser control to trip have cleared, or the

trip conditions remain present at the recloser control inputs. If the trip conditions have cleared, the latched target LEDs turn off. If the trip event conditions remain, the recloser control re-illuminates the corresponding target LEDs.

Lamp Test

The **TARGET RESET** pushbutton also provides a front-panel lamp test. Pressing and holding **TARGET RESET** illuminates all the front-panel LEDs, and these LEDs remain illuminated for as long as **TARGET RESET** is pressed. The target LEDs return to a normal operational state after release of the **TARGET RESET** pushbutton.

Wake Up

Use this pushbutton to reconnect the battery to the recloser control when external power is not present and the recloser control has disconnected the battery. Once the battery has been reconnected, the SEL-651R-2 will automatically initiate its startup sequence and then enable protection. The battery was initially disconnected after external power was removed and the PWRDN_AC (power-off delay after ac loss) timer expired. The battery will be disconnected again when the PWRDN_WU (power-off delay after wake up) timer expires or 15 minutes after the last front-panel pushbutton is pushed, once the timer begins running. Use these timers to manage the remaining battery capacity. See *Battery System Monitor* on page 8.42 for more information.

Other Target Reset Options

Use the ASCII command **TAR R** to reset the target LEDs; see *TAR Command (Display Relay Element Status)* on page 10.78 for more information. Programming specific conditions in the SELOGIC control equation RSTTRGT is another method for resetting the targets LEDs. Access RSTTRGT in the Global settings (Data Reset Control). See *Section 9: Settings* for further information. The target LEDs can also be reset by performing a target reset through the DNP or Modbus protocols (see *Appendix E: DNP3 Communications* and *Appendix K: Modbus RTU and TCP Communications*.)

Operator Controls

The SEL-651R-2 front panel features large operator control pushbuttons coupled with amber annunciator LEDs for local control. *Figure 11.15* shows this region of the SEL-651R-2 front panel with factory-default text on the front-panel configurable labels.




Figure 11.15 Operator Control Pushbuttons and LEDs (Dual-Door Enclosure)




Figure 11.16 Operator Control Pushbuttons and LEDs (Single-Door Enclosure)

Factory-Default Settings

With the tricolor LED option, pushbutton LED settings $PBnLEDC$ select the asserted and deasserted colors.

Factory-default programming associates specific recloser control functions with the 12 pushbuttons and LEDs, as listed in *Table 11.8*. *Table 11.9* describes the factory-default settings for the operator controls.

Table 11.8 Operator Control Pushbuttons and LEDs—Factory Defaults

LED	Pushbutton	Function
GROUND ENABLED	GROUND ENABLED	Enable ground overcurrent tripping
RECLOSE ENABLED	RECLOSE ENABLED	Enable auto reclosing
REMOTE ENABLED	REMOTE ENABLED	Enable remote control
ALT SETTINGS	ALT SETTINGS	Change to alternate settings
FAST CURVE ENABLED	FAST CURVE ENABLED	Enable fast curve
PUSHBUTTONS LOCKED	PUSHBUTTONS LOCKED	Engage/disengage pushbutton lock
HOT LINE TAG	HOT LINE TAG	Enable hot-line tag
AUX 1	AUX 1	Programmable
AUX 2	AUX 2	Programmable
AUX 3	AUX 3	Programmable
RECLOSER CLOSED	CLOSE	Close recloser or circuit breaker
RECLOSER OPEN	TRIP	Open recloser or circuit breaker

Press the operator control pushbuttons momentarily to toggle on and off the functions listed adjacent to each LED/pushbutton combination. This applies to all operator control pushbuttons except the **PUSHBUTTONS LOCKED**, which must be pressed continually for three or more seconds, and the **AUX 1**, **AUX 2**, **AUX 3**, and **REMOTE ENABLED** pushbuttons, which are not programmed with factory-default functionality. The **CLOSE** and **TRIP** pushbuttons momentarily assert the close and trip outputs.

Table 11.9 Operator Controls (Sheet 1 of 3)


Operator Control Pushbutton	Relay Word Bit Output	SELOGIC Factory-Default LED Setting and Color	Function
	PB01 PB01_PUL	PB01_LED := LT01 PB01LEDC := AO (AO is Amber, Off)	Press the GROUND ENABLED operator control pushbutton to enable/disable ground overcurrent element tripping. The corresponding LED illuminates to indicate the enabled state.
	PB02 PB02_PUL	PB02_LED := LT02 PB02LEDC := AO (AO is Amber, Off)	Press the RECLOSE ENABLED operator control pushbutton to enable/disable auto reclosing. The corresponding LED illuminates to indicate the enabled state. The RECLOSE ENABLED operator control is overridden by operating the HOT LINE TAG operator control in the following scenario: Initial state: RECLOSE ENABLED is on or off and HOT LINE TAG is off. Action: Press the HOT LINE TAG operator control pushbutton. Result: RECLOSE ENABLED is off and HOT LINE TAG is on. The RECLOSE ENABLED operator control is now nonfunctional (remains off). RECLOSE ENABLED cannot be turned on again until HOT LINE TAG is turned off. Once HOT LINE TAG is off, the RECLOSE ENABLED operator control is then functional, but remains off until the RECLOSE ENABLED operator control pushbutton is pressed again.

Table 11.9 Operator Controls (Sheet 2 of 3)

Operator Control Pushbutton	Relay Word Bit Output	SELogic Factory-Default LED Setting and Color	Function
	PB03 PB03_PUL	PB03_LED := 0 PB03LEDC := AO (AO is Amber, Off)	Press the REMOTE ENABLED operator control pushbutton to enable/disable remote control. The corresponding LED illuminates to indicate the enabled state. Note: This operator control does not perform any function with the factory settings.
	PB04 PB04_PUL	PB04_LED := NOT(SG1) PB04LEDC := AO (AO is Amber, Off)	Press the ALT SETTINGS operator control pushbutton to switch the active settings group between the main settings group (Settings Group 1) and the alternate settings group (Settings Group 2). The corresponding LED illuminates to indicate that the alternate settings group is active.
	PB05 PB05_PUL	PB05_LED := LT04 PB05LEDC := AO (AO is Amber, Off)	Press the FAST CURVE ENABLED operator control pushbutton to enable/disable the fast curve; this leaves the slow curve enabled. The corresponding LED illuminates to indicate the enabled state.
	PB06 PB06_PUL	PB06_LED := NOT(LT05 AND NOT(SV01T AND PB06 AND NOT(SC01QU)) OR NOT(LT05) AND SV01T AND PB06 AND NOT(SC01QU)) PB06LEDC := AO (AO is Amber, Off)	Continually press the PUSHBUTTONS LOCKED operator control pushbutton for three (3) or more seconds to engage/disengage the lock function. While this pushbutton is pressed, the corresponding LED flashes on and off, indicating a pending engagement or disengagement of the lock function. The LED illuminates constantly to indicate the engaged state. While the lock function is engaged, the following operator controls are locked in position (assuming factory-default settings): GROUND ENABLED HOT LINE TAG RECLOSE ENABLED AUX 1 REMOTE ENABLED AUX 2 ALT SETTINGS AUX 3 FAST CURVE ENABLED While locked in position, these operator controls cannot change state if pressed—the corresponding LEDs remain in the same state. When the lock function is engaged, the CLOSE operator control cannot close the breaker, but the TRIP operator control can still trip the breaker.
	PB07 PB07_PUL	PB07_LED := NOT(LT06) PB07LEDC := AO (AO is Amber, Off)	Press the HOT LINE TAG operator control pushbutton to enable/disable the hot-line tag function. The corresponding LED illuminates to indicate the enabled state. While the hot-line tag function is enabled, no closing or auto reclosing can take place via the control (e.g., the CLOSE operator control is inoperative). The HOT LINE TAG operator overrides the RECLOSE ENABLED operator control (see previous RECLOSE ENABLED operator control description).
	PB08 PB08_PUL	PB08_LED := 0 PB08LEDC := AO (AO is Amber, Off)	Press the AUX 1 , AUX 2 , or AUX 3 operator control pushbutton to enable/disable user-programmed auxiliary control. Program the corresponding LED to indicate the required state. Note: These operator controls do not perform any function with the factory settings.
	PB09 PB09_PUL	PB09_LED := 0 PB09LEDC := AO (AO is Amber, Off)	
	PB10 PB10_PUL	PB10_LED := 0 PB10LEDC := AO (AO is Amber, Off)	

Table 11.9 Operator Controls (Sheet 3 of 3)

Operator Control Pushbutton	Relay Word Bit Output	SELOGIC Factory-Default LED Setting and Color	Function
	PB11 PB11_PUL	PB11_LED := 52A3P PB11LEDC := RO (RO is Red, Off)	Press the CLOSE operator control pushbutton to close the breaker. The corresponding RECLOSER CLOSED LED illuminates to indicate the breaker is closed.
	PB12 PB12_PUL	PB12_LED := NOT(52A3P) PB12LEDC := GO (GO is Green, Off)	Press the TRIP operator control pushbutton to trip the breaker and take the SEL-651R-2 to the lockout state. The corresponding RECLOSER OPEN LED illuminates to indicate the breaker is open. If the recloser is a regular Traditional Retrofit recloser, SELOGIC setting PB12_LED can be changed, if desired. See the <i>Motor-Operated Traditional Retrofit Reclosers</i> on page 2.64 for more detail.

Behavior of Operator Control Pushbutton Logic Outputs

Refer to the Relay Word Bit Output column in *Table 11.9*. Each operator control pushbutton has two corresponding Relay Word bit outputs. For example, the **GROUND ENABLED** operator control pushbutton has Relay Word bit outputs PB01 and PB01_PUL:

- PB01 asserts and remains asserted (= logical 1) as long as the **GROUND ENABLED** operator control pushbutton is pressed.
- PB01_PUL asserts to logical 1 for only a processing interval (PB01_PUL “pulses”) when the **GROUND ENABLED** operator control pushbutton is initially pressed. PB01_PUL can only “pulse” again if the **GROUND ENABLED** operator control pushbutton is released (not pressed) and then pressed again.

The Relay Word bits corresponding to the other operator control pushbuttons operate similarly.

Custom Settings

Use SELOGIC control equations to change the default pushbutton and LED functions. Use the slide-in labels to mark the pushbuttons and pushbutton LEDs with custom names to reflect any programming changes. The Operator Control Labels are keyed and can be inserted in only one position on the front panel. The configurable label templates for printing side labels are available for download at selinc.com. See *SEL-651R-2 Configurable Labels* instructions for more information on changing the slide-in labels.

Change the function of the operator control LEDs with settings PB01_LED through PB12_LED, found in the SELOGIC Factory-Default LED Setting and Color column in *Table 11.9*. You can change the LED indications to fit specific control and operational requirements. This programmability allows great flexibility and provides operator confidence and safety, especially in indicating the status of functions that are controlled both locally and remotely. The **RECLOSER CLOSED** and **RECLOSER OPEN** LEDs feature tricolor LEDs. Use settings PB11LEDC and PB12LEDC to select whether the asserted and deasserted colors are red, green, or amber. Additional asserted/deasserted color settings PB01LEDC–PB10LEDC are available when the tricolor option is ordered.

Section 12

Analyzing Events

Introduction

The SEL-651R-2 Recloser Control features numerous reports to analyze power system conditions. The relay provides the following analysis tools:

- Standard 15/30/60-Cycle Event Reports
- Sequential events recorder (SER) report
- Sag/Swell/Interruption (SSI) report
- High-Impedance Fault Event Reporting

All four reports are stored in nonvolatile memory, ensuring that a loss of power supply to the SEL-651R-2 module will not result in lost data.

Standard 15/30/60-Cycle Event Reporting

Event reports capture highly detailed information over a relatively brief period of time (15, 30, or 60 cycles). Information stored includes the following:

- Date and time of the event report trigger with 1 ms resolution.
- Individual sample analog input oscillography (currents and voltages, plus frequency) at 4, 16, 32, or 128 samples per cycle.
- Digital element states of all Relay Word bits at 4 samples per cycle and optoisolated inputs as fast as 16 samples per cycle.
- Event summary, including the front-panel target states at the time of tripping, fault location, and fault type.
- Group, logic, global, and report settings (that were in service when the event was recorded).
- 10 μ s precision trigger time stamp and relative sample times (available when a high-accuracy IRIG-B time source is connected to the control).

An adjustable prefault recording period allows system conditions to be captured prior to the actual event report trigger. Event reports are stored to nonvolatile memory a short time after an event trigger is processed.

Event reports are useful in commissioning tests, system disturbance analysis, and protective device or scheme performance analysis. ACCELERATOR Analytic Assistant SEL-5601 Software and ACCELERATOR QuickSet SEL-5030 Software can read Compressed ASCII and COMTRADE file format versions of the event report, which contain even more information than the standard ASCII event report. With this software, oscillographic traces and digital element traces can be produced on the PC display. A phasor analysis screen allows the protection engineer to analyze the prefault, fault, and post-fault intervals, observing both the directly measured inputs, as well as the calculated sequence component signals.

Sequential Events Recorder (SER)

The SER report captures detailed digital element state changes over a long time period. Programmable trigger lists allow as many as 96 Relay Word bits to be monitored, in addition to the automatically generated triggers for recloser control startup, settings changes, and active settings group changes. State changes are time-tagged to the nearest millisecond.

SER report data are useful in commissioning tests and during operation for system monitoring and control.

SER information is stored when state changes occur.

Sag/Swell/Interruption (SSI) Report

NOTE: SSI is not available on models ordered with a single voltage input.

The SSI report captures power quality data related to voltage disturbances over a long period of time. Data captured includes the magnitude of currents, one set of three-phase voltages, a reference voltage, and the status of the voltage sag/swell/interrupt (VSSI) Relay Word bits (see *Voltage Sag, Swell, and Interruption Elements on page 4.100*).

SSI report information is useful for analyzing power quality disturbances, or protective device actions that last longer than the time window of a conventional event report.

The SSI recording rate varies from fast to slow, depending on changes in the triggering elements. SSI data are stored to nonvolatile memory just after this information is generated.

High-Impedance Fault Event Reporting

HIF event information is available when the relay supports HIF detection. The relay provides user-programmable event report sizes and triggering conditions; stores a historical summary of HIF events with summary information available of each individual event; and generates Compressed ASCII and COMTRADE file format event reports to display analog data and the state of related Relay Word bits from the nonharmonic HIF fault detection and load reduction algorithms. HIF event data are stored to nonvolatile memory. Use QuickSet and ACSELERATOR Analytic Assistant SEL-5601 Software to collect and analyze event data for HIF alarm and fault conditions.

Standard 15/30/60-Cycle Event Reports

See *Figure 12.8* for an example event report. Note that *Figure 12.8* is on multiple pages.

Filtered and Unfiltered Event Reports

The SEL-651R-2 samples the basic power system measurands (ac voltage and ac current) 128 times per power system cycle. The recloser control filters the measurands at 32 samples-per-cycle to remove transient signals. The recloser control operates on the filtered fundamental values and reports them in the event report.

To view the raw inputs to the recloser control, select the unfiltered event report (e.g., **CEV R**). Use the unfiltered event reports to observe:

- Power system transients on channels IA, IB, IC, IN, VAY, VBY, VCY, VAZ, VBZ, and VCZ.
- Decaying dc offset during fault conditions on channels IA, IB, and IC.

- Voltage transducer response to power system transients.
- Power system harmonics (with appropriate analytical PC software tools).
- For unfiltered event reports (e.g., **CEV R**), optoisolated input contact bounce on channels IN101–IN107 and IN201–IN206 updated at 16 samples per cycle.

The filters for ac current and voltage are fixed. You can adjust the optoisolated input debounce via debounce settings (see *Figure 7.18* and *Figure 7.19*).

Current and Voltage Connection Settings: Effect on Event Reports

IG CURRENT COLUMN

The IG current column in this discussion is a fixed column in traditional event reports retrieved with the EVE command (see Table 12.4 and the traditional event report in *Figure 12.8*). The other event report formats (compressed event reports [CEV] or COMTRADE file format event reports; see Accessing Event Reports on page 12.12) do not have a fixed event report column structure. Thus, the IG current value available in these CEV and COMTRADE event reports is always $IG = 3I_0$ (and channel IN current is also separately available). Relay Word bit GNDSW indicates which current value ($3I_0$ or IN) ground protection elements are operating on. See Ground Switch Logic on page 4.117 for more details.

The Global settings IPConn, EGNDsw, CTPOL, VYCONN, VZCONN, EPHANT, VSELECT, and FSELECT are fully described in *Settings Explanations on page 9.27*. These settings are briefly presented in this section to allow their effects on the event report analog values to be explained.

The IPConn setting controls which of the three current input terminals (I1, I2, and I3) gets routed to each of the internal analog channels IA, IB, and IC. This feature is called phase rolling for the current channels, and it allows system phasing and current transformer (CT) connections to be matched inside the SEL-651R-2 without the need to rewire. All SEL-651R-2 event reports display the rolled current values.

The EGNDsw setting selects the function of the neutral (IN) channel. When the IN channel is connected to a zero-sequence current source, such as the standard residual connection with terminals I1, I2, and I3, set EGNDsw := Y. In this state, the IG column in SEL-651R-2 event reports will automatically switch between displaying the IN channel data for small signals and the calculated (residual) $3I_0$ data for large signals, such as most ground faults.

Relay Word bit GNDSW captures the IG source for each row of the event report: when GNDSW = logical 1, $IG = IN$; when GNDSW = logical 0, $IG = \text{calculated } 3I_0$. Setting EGNDsw := N disables the “ground switch” feature, and the IG column will always display the calculated $3I_0$ data (and GNDSW is permanently = logical 0).

The CTPOL setting allows the current phase polarity to be reversed to facilitate utility or industrial metering direction preferences, without the need to disconnect and reconnect CT wires. In the SEL-651R-2 event reports, channels IA, IB, and IC are always affected by the CTPOL setting. Channel IN is only affected by the CTPOL setting when Global setting EGNDsw := Y.

The VYCONN setting controls which of the three Y-terminal voltage inputs (V1Y, V2Y, and V3Y) get routed to each of the internal analog channels VAY, VBY, and VCY. The VZCONN setting performs a similar function with the V1Z, V2Z, V3Z terminals and VAZ, VBZ, VCZ channels.

This feature is called phase rolling for the voltage channels, and it allows system phasing and potential transformer (PT) connections to be matched inside the SEL-651R-2 without the need to rewire. All SEL-651R-2 event reports display the rolled voltage values.

The EPHANT setting allows three-phase metering to be performed with only a single PT connected. The EPHANT setting has **no effect** on event reports—it is only used in the metering functions (see *Phantom Voltage Function on page 8.4*).

NOTE: All 6 voltage terminals are represented in the event report analog channels, even if VYCONN and/or VZCONN is set to contain fewer than three phase letters. See *Figure 9.21* for further detail.

The VSELECT setting designates which set of input terminals (VY or VZ) are used in various recloser control functions. The only effect VSELECT has on event reports is to determine which set of voltages (VAY, VBY, VCY; or VAZ, VBZ, VCZ) is used in the fault locator function.

The FSELECT setting determines which voltage input is used for frequency measurement and frequency tracking (see *Frequency Source Selection Setting (FSELECT) on page 9.33*). The frequency column in the event report and event summary is affected by this setting.

Event Report Length (Settings LER and PRE)

The SEL-651R-2 provides user-selectable event report length and prefault length. Event report length is either 15, 30, or 60 cycles. Prefault length ranges from 1 to 59 cycles, depending upon LER setting (see *Table 12.1*). Prefault length is the first part of the total event report length (LER) and precedes the event report triggering point.

Raw event reports display one extra cycle of data at the beginning of the report (or two extra cycles when 128 samples per cycle is specified).

Set the prefault length with the PRE setting. See the **SET R** command in *Table 9.2* and corresponding *Report Settings on page SET.72* for instructions on setting the LER and PRE settings.

Changing the LER setting erases all events stored in nonvolatile memory. Changing the PRE setting has no effect on the stored reports.

Event Report Capacity

NOTE: During testing, be aware that once the relay event report memory is full, triggering a new event can displace the oldest events.

The event report capacity depends on the selected event report length (LER) setting, as shown in *Table 12.1*.

Table 12.1 Event Report Length Settings

LER Setting	Prefault Length (PRE setting) Range	Number of Event Reports Stored
15 cycles (factory default)	1–14	40
30 cycles	1–29	25
60 cycles	1–59	15

The SEL-651R-2 stores event reports in nonvolatile memory soon after the events are captured. If the power supply is interrupted during the saving of an event report, the relay reports **Invalid Data** for the event that was not fully stored.

Event Report Triggering

The recloser control triggers (generates) a standard event report when any of the following occur:

- Relay Word bit TRIP3P, TRIPA, TRIPB, or TRIPC asserts
- Programmable SELOGIC control equation setting ER asserts to logical 1 (in Report settings)
- **TRI** (Trigger Event Reports) serial port command executed
- Output contacts OUT101–OUT108, OUT201, or OUT202 are pulsed via the serial port or front-panel **PUL** (Pulse Output Contact) command

Relay Word Bits TRIP3P, TRIPA, TRIPB, TRIPC

Refer to *Figure 5.1*. If Relay Word bit TRIP3P, TRIPA, TRIPB, or TRIPC asserts to logical 1, an event report is automatically generated. Thus, any condition that causes a trip does **not** have to be entered in SELOGIC control equation setting ER.

For example, SELOGIC control equation trip setting TR3P is unsupervised. Any trip condition that asserts in setting TR3P causes the TRIP3P Relay Word bit to assert immediately. The factory-default setting for trip setting TR3P is:

TR3P := 51PT OR 51G1T OR PB12_PUL OR OC3

If any of the individual conditions 51PT, 51G1T, PB12_PUL, or OC3 assert, Relay Word bit TRIP3P asserts, and an event report is automatically generated. Thus, these conditions do **not** have to be entered in SELOGIC control equation setting ER.

Relay Word bit TRIP3P (in *Figure 5.1*) is usually assigned to an output for tripping a recloser (such as SELOGIC control equation setting RCTR1 := TRIP3P, in Group settings).

Programmable SELOGIC Control Equation Setting ER

The programmable SELOGIC control equation event report trigger setting ER is set to trigger standard event reports for conditions other than trip conditions (see *Report Settings on page SET.72*). When setting ER detects a logical 0 to logical 1 transition, it generates an event report (if the SEL-651R-2 is not already generating a report that encompasses the new transition). The factory-default setting is:

ER := R_TRIG 51P OR R_TRIG 51G1

The elements in this example setting are:

51P Maximum phase current above pickup setting 51PPJ or 51PKP for phase time-overcurrent element 51PT (see *Figure 4.16*).

51G1 Ground current above pickup setting 51G1JP or 51G1KP for residual ground time-overcurrent element 51G1T (see *Figure 4.22* or *Figure 4.23*).

Note the rising edge operator R_TRIG in front of each of these elements. See *R_TRIG Operator on page 7.4* for more information on rising edge operators and SELOGIC control equations in general.

Rising edge operators are especially useful in generating an event report at fault inception and then generating another later if a breaker failure condition occurs. For example, at the inception of a ground fault, pickup indicator 51G1 asserts and an event report is generated:

ER := ... OR R_TRIG 51G1 OR ... = logical 1 (for one processing interval)

Even though the 51G1 pickup indicator will remain asserted for the duration of the ground fault, the rising edge operator R_TRIG in front of 51G1 (R_TRIG 51G1) causes setting ER to be asserted for only one processing interval.

Falling edge operators F_TRIG are also used to generate event reports. See *F_TRIG Operator on page 7.5* for more information on falling edge operators.

TRI (Trigger Event Report) and PUL (Pulse Output Contact) Commands

The sole function of the **TRI** serial port command is to generate event reports, primarily for testing purposes.

The **PUL** command asserts the output contacts for testing purposes or for remote control. If output contact OUT101–OUT108, OUT201, or OUT202, asserts via the **PUL** command, the recloser control triggers a standard event report. The **PUL** command is available at the serial port and the recloser control front panel via **MAIN > Control > Output Contacts**.

See *Section 10: Communications* for more information on the **TRI** (Trigger Event Report) and **PUL** (Pulse Output Contact) commands. See *Control Menu on page 11.8* for front-panel-initiated output contact testing.

Back-to-Back Event Report Capability

The SEL-651R-2 is capable of recording successive “back-to-back” event reports for as many as 300 cycles. When back-to-back events are triggered, the relay shortens the prefault portion of the latter event report(s).

Figure 12.1 shows an example of back-to-back event report behavior with factory-default Global settings LER := 15 cycles and PRE := 4 cycles. When the first event report is triggered, the relay records data from 4 cycles before the trigger to 11 cycles after the trigger. An additional event report trigger received during the 15-cycle event report time is ignored. The next event report trigger received after the end of the 11-cycle post-trigger recording period is processed in one of two ways:

- If the next trigger processed is within the 4-cycle (PRE) period from the end of the previous event report, the second event report shall contain fewer than 4 cycles of pretrigger data, and the second event report analog data shall be a continuation of the first event report.
- If the next trigger is processed beyond the 4-cycle (PRE) period from the end of the previous event report, the second event report shall contain the usual 4 cycles of PRE data, and there will be an unrecorded period between the event reports.




Figure 12.1 Example Behavior for Back-to-Back Event Reports

Event Summaries

NOTE: The SEL-651R-2 uses the trigger row to determine the shot count for event reports. This is different than legacy SEL-651R recloser controls.

Each time the recloser control generates a standard event report, it also generates a corresponding event summary (see *Figure 12.2*). Event summaries contain the following information:

- Recloser control and terminal identifiers (settings RID and TID)
- Date and time when the event was triggered
- Event type
- Fault location
- Recloser shot count at the trigger row of the event report
- System frequency at the start of the event report
- Front-panel fault targets at the time of trip
- Phase (IA, IB, IC), ground (I_G), and negative-sequence ($3I_2$) current magnitudes in amperes primary measured at the largest phase current magnitude in the triggered event report

The recloser control includes the event summary in the standard event report. The identifiers, date, and time information is at the top of the standard event report, and the other information follows at the end. See *Figure 12.8*.

NOTE: Figure 12.8 is on multiple pages.

The example event summary in *Figure 12.2* corresponds to the full-length standard 15-cycle event report in *Figure 12.8*.

```

FEEDER 1                               Date: 03/20/2012 Time: 15:21:36.005
STATION A                               Time Source: internal

FID=SEL-651R-2-Rxxx-Vx-Zxxxxxx-Dxxxxxxxxx CID=xxxx

Event: BG Location: 3.02 Shot: 0 Frequency: 60.01
Targets: 11 100101001000 001000000111
Currents (A Pri), ABCGQ: 400 3320 377 3019 3032
  
```

Figure 12.2 Example Event Summary

The recloser control sends event summaries to all serial ports with setting AUTO := Y each time an event triggers.

Event Type

The Event: field shows the event type. The possible event types and their descriptions are shown in *Table 12.2*. Note the correspondence to the preceding event report triggering conditions (see *Event Report Triggering on page 12.4*).

Table 12.2 Event Types

Event Type	Description
AG, BG, CG	Single phase-to-ground faults. Appends T if TRIP p^a asserted.
ABC	Three-phase faults. Appends T if TRIP p^a asserted.
AB, BC, CA	Phase-to-phase faults. Appends T if TRIP p^a asserted.
ABG, BCG, CAG	Phase-to-phase-to-ground faults. Appends T if TRIP p^a asserted.
TRIP	Assertion of Relay Word bit TRIP p^a (phase involvement is indeterminate, so just TRIP is displayed).
ER	SELOGIC control equation setting ER. Phase involvement is indeterminate.
TRIG	Execution of TRIGGER command.
PULSE	Execution of PULSE command.

^a p = A, B, C, or 3P.

The event type designations AG–CAG in *Table 12.2* are only entered in the Event: field if the fault type is determined successfully. If the fault type is not determined successfully, just TRIP or ER is displayed.

Fault Location

NOTE: The fault locator will not operate properly unless three-phase voltages are connected.

NOTE: The fault locator is most accurate when the fault currents last longer than two cycles.

The recloser control reports the fault location if the EFLOC setting := Y and the fault locator operates successfully after an event report is generated. If the fault locator does not operate successfully, or if EFLOC := N, \$\$\$\$\$\$ is listed in the field. Fault location is based upon the line impedance settings Z1MAG, Z1ANG, Z0MAG, and Z0ANG; and corresponding line length setting LL (see *Line Length (Group Setting) on page 9.51* and *Line Impedance Conversions (Group Settings) on page 9.52* and *Line Parameter Settings on page SET.10*).

Fault Detector Elements

The fault locator algorithm uses the overcurrent elements 50P1–50P4, 51P, 51A, 51B, 51C, 50G1–50G4, 51G1, 51G2, 50Q1T, 50Q2T, 50Q3T, 50Q4T, and 51Q as fault detectors. If any of these elements are set to low pickup values for use as load indicators, they may be asserted during nonfault conditions. In this situation, even though these elements are not being used for tripping the relay, they may still affect the operation of the fault locator, because the start of the disturbance may be unclear. If load detectors are required in your application, use the highest-numbered instantaneous overcurrent elements 50P5, 50P6, 50N5, 50N6, 50G5, 50G6, 50Q5, or 50Q6, because these are not used by the fault locator algorithm.

Fault Locator Operating Window

NOTE: Do not use the phase overcurrent elements discussed in Section 4: Protection Functions for load current detection if the fault locator is enabled (setting EFLOC := Y). Set these elements above load current levels, so that the fault locator will work correctly. Use the 50L element instead for load current detection (see Figure 5.6).

NOTE: Do not use the ground- and negative-sequence overcurrent elements discussed in Section 4: Protection Functions for load unbalance current detection if the fault locator is enabled (setting EFLOC := Y). Set these elements above load unbalance current levels so that the fault locator will work correctly.

The SEL-651R-2 uses a 15-cycle subset of the event report data to calculate the event type and fault location. For Global setting LER = 30 and LER = 60, the relay processes the portion of stored data that includes the event report trigger. For LER = 15, the entire event report is available for calculation of the event type and fault location. The relay calculates fault location by using a number of event report rows from the 15-cycle subset. When the fault evolves, the fault location is calculated using rows that represent the predominant fault type.

It is possible for the event type or fault location to be calculated from a different portion of the event report than expected. For example (with default settings), when the event report is first triggered by overcurrent element pickup (ER := R_TRIG 51P OR R_TRIG 51G1), but the trip occurs more than 12 cycles later, the conditions at the time of trip are not considered (unless covered by a new event report). If the fault type changed between pickup and tripping, the event type may not match the front-panel target LEDs. See *Front-Panel Target LEDs* on page 5.13 for details on the target LED operation.

Shot Count

NOTE: The SEL-651R-2 uses the trigger row to determine the shot count for event reports. This is different than legacy SEL-651R recloser controls.

When three-phase reclosing is enabled, the SEL-651R-2 reports the reclosing recloser control shot count present at the trigger row of the event report. When single-phase reclosing is enabled, the SEL-651R-2 reports the highest reclosing recloser control shot count present at the trigger row of the event report. When the reclosing recloser control is defeated, the shot count field contains a blank.

Targets

The recloser control reports the targets from the last row of the event report. The targets are displayed in binary format. The order of the binary targets is shown in *Figure 12.3* and *Table 12.3*. See Front-Panel LEDs in *Table 5.3* and *Figure 11.13*.

Table 12.3 Target LED Relay Word Bits and Binary Target Positions

Left-Hand Target Column of SEL-651R-2			Right-Hand Target Column of SEL-651R-2		
Relay Word Bit of LED	SELLOGIC Setting	Binary Target Position	Relay Word Bit of LED	SELLOGIC Setting	Binary Target Position
EN	N/A	L1			
TRIPLED	N/A	L2			
TLED_01	T01_LED	1	TLED_13	T13_LED	13
TLED_02	T02_LED	2	TLED_14	T14_LED	14
TLED_03	T03_LED	3	TLED_15	T15_LED	15
TLED_04	T04_LED	4	TLED_16	T16_LED	16
TLED_05	T05_LED	5	TLED_17	T17_LED	17
TLED_06	T06_LED	6	TLED_18	T18_LED	18
TLED_07	T07_LED	7	TLED_19	T19_LED	19
TLED_08	T08_LED	8	TLED_20	T20_LED	20
TLED_09	T09_LED	9	TLED_21	T21_LED	21
TLED_10	T10_LED	10	TLED_22	T22_LED	22
TLED_11	T11_LED	11	TLED_23	T23_LED	23
TLED_12	T12_LED	12	TLED_24	T24_LED	24

The sample target data presented in *Figure 12.3* indicate that EN and TRIP LEDs were asserted in the last row of the event report, plus the programmable targets TLED_01, TLED_04, TLED_05, TLED_06, TLED_09, TLED_15, TLED_16, TLED_19, TLED_20, and TLED_21.

Binary Target Position	L1	L2	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
Sample Target Data	1	1	1	0	0	1	1	1	0	0	1	0	0	0	0	0	1	1	0	0	1	1	1	0	0	0

Figure 12.3 Event Summary Targets' Correspondence to Front-Panel Targets

Currents

The Currents (A pri), ABCG0: field shows the currents present in the event report row containing the maximum phase current. The listed currents are:

Phase (A = channel IA, B = channel IB, C = channel IC)

Ground ($I_G = 3I_0$, calculated from channels IA, IB, and IC; or $I_G = \text{channel IN}$, depending on the state of the GNDSW Relay Word bit in the peak current row. See *Ground Switch Logic on page 4.117*.)

Negative-sequence ($Q = 3I_2$; calculated from channels IA, IB, and IC)

Event History (HIS)

The event history gives you a quick look at recent recloser control activity. The recloser control labels each new event in reverse chronological order with 1 as the most recent event. If the E parameter is used with the HIS command, the event number is replaced by a unique event identification number from 10000 to 65535 (see *HIS Command (Event Summaries/History) on page 10.55* for details). The unique identifier increments by 1 for each new event. See *Figure 12.4* for a sample event history.

The event history contains the following:

- Standard report header
 - Recloser control and terminal identification
 - Date and time of report
- Event number or unique event identification
- Event date and time
- Event type
- Location of fault (if applicable)
- Maximum phase current from summary fault data
- Power system frequency at start of event report
- Active group at the trigger instant
- Reclosing recloser control shot count (same as standard Event Report Summary)
- Targets

Figure 12.4 is a sample event history from a terminal.

Event History (HIS)							
#	DATE	TIME	EVENT	LOCAT	CURR	FREQ	GST
1	07/02/2003	17:06:35.965	BG	3.02	3320	60.0	101 100101001000 001000000111
2	06/18/2003	13:45:49.020	TRIG	\$\$\$\$	291	60.0	100 100000000000 100000111111

Event History (HTS E)							
#	DATE	TIME	EVENT	LOCAT	CURR	FREQ	GST
10001	07/02/03	17:06:35.965	BG	3.02	3320	60.0	101 100101001000 001000000111
10000	06/18/03	13:45:49.020	TRIG	\$\$\$\$	291	60.0	100 100000000000 100000111111

Figure 12.4 Sample Event History

Fault location data can be indeterminate (for example, when you trigger an event and there is no fault on the power system). If this is the case, the recloser control displays \$\$\$\$. \$\$ for the location entry in the event history. The SEL-651R-2 also displays \$\$\$\$. \$\$ if the fault location enable setting EFLOC := N.

The event types in the event history are the same as the event types in the event summary. See *Table 12.2* for event types.

Viewing the Event History

Access the history report from the communications ports or the Human Machine Interface. View and download history reports from Access Level 1 and higher. You can also clear or reset history data from Access Levels 1 and higher. Clear/reset history data at any communications port.

Use the **HIS** command from a terminal to obtain the event history. You can specify the number of the most recent events that the recloser control returns. See *HIS Command (Event Summaries/History) on page 10.55* for information on the **HIS** command.

Use the front-panel MAIN > Events > Display Events menu to display event history data on the SEL-651R-2 LCD (see *Figure 11.5*).

Use the QuickSet software to retrieve the recloser control event history. View the Recloser Control Event History dialog box via the **Analysis > Get Event Files** menu (see *QuickSet Event Analysis on page 3.18*).

Clearing Standard Event Report Buffer

Via SEL ASCII

The **HIS C** command clears the event summaries and corresponding standard event reports from nonvolatile memory. The **HIS C** command does not reset the unique event identification number to 10000. See *Section 10: Communications* for more information on the **HIS** (Event Summaries/History) command.

Via DNP or Modbus

The DNP binary output DRST_HIS can be used to reset the event summaries and corresponding standard event reports from nonvolatile memory, and is similar in function to the **HIS C** command. See *Appendix E: DNP3 Communications* for more details.

The Modbus protocol can be used to reset the event summaries and corresponding standard event reports from nonvolatile memory, with functions similar to the **HIS C** command. Two methods are available:

- Writing to the Reset History Data output coil.
- Writing a specific analog value to the RSTDAT register.

See *Appendix K: Modbus RTU and TCP Communications* for details.

Reset Via SELOGIC Control Equation

The Global setting RST_HIS SELOGIC control equation setting can be used to reset the event summaries and corresponding standard event reports from nonvolatile memory. The relay resets the function when the setting first asserts (rising edge, e.g., a logical 0 to a logical 1 transition).

Accessing Event Reports

The relay generates event reports to display analog data, digital data, and relay settings. The event reports provide a complete description of the data that the relay recorded in response to an event trigger. The standard event reports in the SEL-651R-2 can be retrieved in the following formats:

- COMTRADE File Format Reports
- ASCII Format Report
 - Event Reports (EVE)
 - Compressed Event Reports (CEV)

Use a terminal or SEL-supplied PC software to retrieve event report files stored in the relay and transfer these files to your computer. Both QuickSet and Analytic Assistant read the compressed and binary event files that the relay generates for an event. See *QuickSet Event Analysis on page 3.18* for instructions on viewing event report oscillography with QuickSet.

COMTRADE File Format Event Reports

The SEL-651R-2 stores high-resolution raw data oscillography in binary format and uses COMTRADE file types to output these data:

- .HDR—header file
- .CFG—configuration file
- .DAT—high-resolution raw data file

The .HDR file contains summary information about the event in ASCII format. The .CFG file is an ASCII configuration file that describes the layout of the .DAT file. The .DAT file is in binary format and contains the values for each input channel for each sample in the record. These data conform to the IEEE C37.111-1999 COMTRADE standard.

.HDR File

The .HDR file contains the summary and relay settings (comma-delimited) information that appears in the event report for the data capture (see *HIF Event Summary on page 12.48*). Figure 12.5 shows a sample COMTRADE .HDR file.

```

FEEDER 1
STATION A
Date: 08/06/2012 Time: 17:14:40.056
Time Source: external

Event: CA T Location: 7.28 Shot: 0 Frequency: 60.01
Targets: 10 110001001011 110001001011
Currents (A Pri), ABCQQ: 472 472 472 2 3

[1]
RID, "FEEDER 1"
TID, "STATION A"
CTR, "1000.0"
CTRN, "1000.0"
PTRY, "120.00"
PTRZ, "120.00"
.
.
SAM/CYC_A = 128
SAM/CYC_D = 4
SAM/CYC_INPUTS = 16

```

Summary Event Information

Relay Settings

Analog, Digital, and Input samples per cycle data

Figure 12.5 Sample COMTRADE .HDR Header File

.CFG File

The .CFG file contains data that are used to reconstruct the input signals to the relay and status of Relay Word bits during the event report (see *Figure 12.6*). A <CR><LF> follows each line. If control inputs or control outputs are not available because of board loading and configuration, the relay does not report these inputs and outputs in the analog and digital sections of the .CFG file.

```

<RID setting>,FID=SEL-651R-2-Rxxx-Vx-Zxxxxxx-Dxxxxxxxx,1999 _____ COMTRADE Standard
#T, #A, #D _____ Total Channels, Analog, Digital
1,IA,A,,A,scale_factor1,0,0,-32767,32767,[CTR],1,P
2,IB,B,,A,scale_factor1,0,0,-32767,32767,[CTR],1,P
3,IC,C,,A,scale_factor1,0,0,-32767,32767,[CTR],1,P
4,IN,,A,scale_factor1,0,0,-32767,32767,[CTRN],1,P
5,3IO,,A,scale_factor1,0,0,-32767,32767,[CTR],1,P
6,VAY,A,,kV,scale_factor1,0,0,-32767,32767,[PTRY],1,P
7,VBY,B,,kV,scale_factor1,0,0,-32767,32767,[PTRY],1,P
8,VCY,C,,kV,scale_factor1,0,0,-32767,32767,[PTRY],1,P
9,VAZ,A,,kV,scale_factor1,0,0,-32767,32767,[PTRZ],1,P
10,VBZ,B,,kV,scale_factor1,0,0,-32767,32767,[PTRZ],1,P
11,VCZ,C,,kV,scale_factor1,0,0,-32767,32767,[PTRZ],1,P
12,FREQ,,,Hz,0.01,0,0,0,12000,1,1,P
1,rwb_label12,3,,0
2,rwb_label12,3,,0
.
.
.
nnnn4,rwb_label12,3,,0
<NFREQ>
0
0,<# of samples>
dd/mm/yyyy, hh:mm:ss.ssssss _____ First Data Point
dd/mm/yyyy, hh:mm:ss.ssssss _____ Trigger Point
BINARY
<time stamp multiplication factor>

```

- 1 scale_factor is the value used to convert the equivalent channel analog data in the DAT file to primary units (A or kV peak-to-peak).
- 2 rwb_label will be replaced with Relay Word bit labels as seen in Table F.1.
- 3 Place holders denoted by asterisk (*), will be labeled as UNUSEDxxx (where xxx is the number of the associated label).
- 4 nnnn = number of the last Relay Word bit.

Figure 12.6 Sample COMTRADE .CFG Configuration File Data

The configuration file has the following format:

- Station name, device identification, COMTRADE standard year
- Number and type of channels
- Channel name units and conversion factors
- Digital relay word bit names
- System frequency
- Sample rate and number of samples
- Date and time of first data point
- Date and time of trigger point
- Data file type
- Time stamp multiplication factor

.DAT File

The .DAT file follows the COMTRADE binary standard. The format of the binary data files is sample number, time stamp, data value for each analog channel, and digital channel status data for each sample in the file. There are no data separators or carriage return/line feed characters in the binary file. The sequential position of the data in the binary file determines the data translation. Refer to the *IEEE Standard Common Format for Transient Data Exchange (COMTRADE) for Power Systems, IEEE C37.111–1999* for more information. Many programs read the binary COMTRADE files. These programs include Analytic Assistant and QuickSet.

Retrieving COMTRADE Event Files

COMTRADE files are available as read-only files that can be retrieved using the **FILE** command and Ymodem file transfer, Ethernet File Transfer Protocol (FTP), or Manufacturing Messaging Specification (MMS). MMS is only available in models that support IEC 61850 and only when IEC 61850 is enabled (E61850 = Y). See *FIL Command on page 10.50*, *File Transfer Protocol (FTP) and MMS File Transfer on page 10.18*, and *MMS on page L.4* for additional information. You can also use QuickSet (see *QuickSet Event Analysis on page 3.18*).

ASCII Event Reports

The latest event reports are stored in nonvolatile memory. Each event report includes five sections:

- Analog values of current, voltage, and frequency, and digital states of the various trip, close, 52A_—, and ground switch Relay Word bits (**EVE** command option A).
- Digital states of the Protection and Control elements, including overcurrent, voltage, synchronism check, and frequency elements, plus reclosing recloser control status and digital output and input states (**EVE** command option D).
- Digital states of the MIRRORED BITS, Communications, and Automation Elements, including power elements, and operator control pushbutton status (**EVE** command option M).
- Event Summary.
- Recloser Control Settings in service at the time of event trigger, consisting of Group, Logic, Global, and Report settings classes.

NOTE: Use the **HIS** command to obtain a brief listing of all of the event reports in nonvolatile memory, including the event number "n" (see *HIS Command (Event Summaries/History) on page 10.55*).

Use the **EVE** command to retrieve the reports. There are several options to customize the report format. The general command format is:

EVE [n Sx Ly L R P A D V C M]

where:

- n** Event number (1–number of events stored) or unique event identifier (10000–65535). Defaults to 1 if not listed, where 1 is the most recent event.
- Sx** Display *x* samples per cycle (4, 16, 32, or 128), defaults to 4 if not listed. If **Sx** parameter is present, it overrides the **L** parameter. **S128** is available as unfiltered (raw) data only and thus must be accompanied by the **R** parameter (**EVE S128 R**).
- Ly** Display *y* cycles of data (1–LER). Defaults to LER value if not listed. Unfiltered reports (**R** parameter) display one extra cycle of data, and **S128** unfiltered reports display two extra cycles of data.
- L** Display 32 samples per cycle; same as the **S32** parameter.
- R** Specifies the unfiltered (raw) event report. Defaults to 32 samples per cycle unless overridden with the **Sx** parameter.
- A** Specifies that only the analog section of the event is displayed.
- D** Specifies that only the digital section (Protection and Control Elements) of the event is displayed.
- V** Specifies variable scaling for analog values.
- C** Display the report in Compressed ASCII format. Defaults to 1/16-cycle analog and 1/4-cycle digital resolution.

where:

- M** Specifies only the MIRRORED BITS, Communication, and Automation Elements section of the event is displayed.
- P** Precise to synchrophasor level accuracy for signal content at nominal frequency. This option is available only for events triggered when TSOK = logical 1. The P option implies R as only raw analog data are available with this accuracy. When M or D are specified with P, then the P option is ignored because it only pertains to analog data.

Below are **EVE** command examples:

NOTE: SEL-651R-2 ASCII event reports (**EVE** command) will not display properly in Analytic Assistant. When retrieving events for use with PC software, use the Compressed ASCII **CEV** command.

NOTE: **EVE** options have no specific order (e.g., **EVE 2 D** functions the same as **EVE D 2**).

Serial Port Command	Description
EVE	Display the most recent event report at 1/4-cycle resolution (analog and digital).
EVE 2	Display the second event report at 1/4-cycle resolution.
EVE S32 L10	Display 10 cycles of the most recent report at 1/32-cycle resolution.
EVE C 2	Display the second report in Compressed ASCII format at 1/16-cycle resolution.
EVE L	Display most recent report at 1/32-cycle resolution.
EVE S128 R	Display most recent report at 1/128-cycle resolution; analog data are unfiltered (raw).
EVE 2 D L10	Display 10 cycles of the protection and control elements section of the second event report at 1/4-cycle resolution.
EVE 2 A R S4 V	Display the unfiltered analog section of the second event report at 1/4-cycle resolution, with variable scaling of the analog values.

If an event report is requested that does not exist, the recloser control responds:

Invalid Event

Standard EVE Report Column Definitions

Refer to the example event report in *Figure 12.8* to view event report columns. This example event report displays rows of information each 1/4 cycle and was retrieved with the **EVE** command.

NOTE: Figure 12.8 is on multiple pages.

The columns contain ac current, ac voltage, frequency, output, input, and protection and control element information.

Current, Voltage, and Frequency Columns. *Table 12.4* summarizes the event report current, voltage, and frequency columns.

Table 12.4 Standard Event Report Current, Voltage, and Frequency Columns (Sheet 1 of 2)

Column Heading	Definition
IA	Current measured by channel IA ^a (primary A)
IB	Current measured by channel IB ^a (primary A)
IC	Current measured by channel IC ^a (primary A)

Table 12.4 Standard Event Report Current, Voltage, and Frequency Columns (Sheet 2 of 2)

Column Heading	Definition
IG	Ground current IG = 3I0, calculated from channels IA, IB, and IC when Relay Word bit GNDSW = logical 0; or IG = channel IN, when GNDSW = logical 1 (primary A)
VAY	Voltage measured on Y-terminal, A-phase ^b (primary kV)
VBY	Voltage measured on Y-terminal, B-phase ^b (primary kV)
VCY	Voltage measured on Y-terminal, C-phase ^b (primary kV)
VAZ	Voltage measured on Z-terminal, A-phase ^b (primary kV)
VBZ	Voltage measured on Z-terminal, B-phase ^b (primary kV)
VCZ	Voltage measured on Z-terminal, C-phase ^b (primary kV)
Freq ^c	Frequency measured on VY terminals when FSELECT := VY or OFF, VZ terminals when FSELECT := VZ
DT ^d	Difference time referenced to previous row (microseconds)

^a Global setting IPConn determines the current phase assignment (see Table 9.8).^b Global settings VYCONN or VZCONN determine the voltage phase assignment (see Table 9.9).^c Not available with P parameter.^d Only available with P parameter (see Synchrophasor-Level Accuracy in Event Reports on page 12.31).

Note that the ac values change from plus to minus (–) values in *Figure 12.8*, indicating the sinusoidal nature of the waveforms.

Other figures help in understanding the information available in the event report current columns:

Figure 12.9 shows how event report current column data relate to the actual sampled current waveform and rms current values.

Figure 12.10 shows how event report current column data can be converted to phasor rms current values.

Variable Scaling for Analog Values. The following example shows the difference between two cycles of the analog values of an event report without variable scaling (command EVE) and with variable scaling (command EVE V). Variable scaling event reports display data for currents less than 10 A with two decimal places and data for voltages less than 10 kV with three decimal places.

Example without variable scaling (EVE):

```
=>EVE <Enter>
:
      Currents (Amps Pri)          Voltages (kV Pri)          TC2N
      IA     IB     IC     IG     VAY     VBY     VCY     VAZ     VBZ     VCZ   Freq   RLAD   5G
[1]    185   -306    122    -0   11.2   -13.4    2.2   11.2   -13.4    2.2  60.02 ..*N
      247     36   -284    0    9.0     5.2   -14.2    9.0     5.2  -14.2  60.02 ..*N
     -185   306   -122    0   -11.2   13.4   -2.2   -11.2   13.4   -2.2  60.02 ..*N
     -247   -36    283    0   -9.0    -5.2   14.2    -9.0    -5.2   14.2  60.02 ..*N
[2]    185   -306    122    -0   11.2   -13.4    2.2   11.2   -13.4    2.2  60.02 ..*N
      247     36   -284    -0   9.0     5.2   -14.2    9.0     5.2  -14.2  60.02 ..*N
     -185   306   -122    0   -11.2   13.4   -2.2   -11.2   13.4   -2.2  60.02 ..*N
     -247   -36    284    0   -9.0    -5.2   14.2    -9.0    -5.2   14.2  60.02 ..*N
:
```

Example with variable scaling (EVE V):

NOTE: The "V" option has no effect for compressed event reports (EVE C) because the analog values automatically have variable scaling. Variable scaling for compressed data displays both currents less than 10 A and voltages less than 10 kV with three decimal places.

```
=>EVE V <Enter>
:
Currents (Amps Pri)          Voltages (kV Pri)          5G
IA    IB    IC    IG    VAY    VBY    VCY    VAZ    VBZ    VCZ Freq RLAD
[1]
 185   -306   122   -0.02   11.2   -13.4   2.154   11.2   -13.4   2.155 60.02 ..*N
 247     36   -284   0.01  8.968   5.230   -14.2   8.968   5.231   -14.2 60.02 ..*N
 -185   306   -122   0.04  -11.2   13.4   -2.155   -11.2   13.4   -2.155 60.02 ..*N
 -247    -36   283   0.06  -8.970   -5.232   14.2   -8.969   -5.233   14.2 60.02 ..*N
[2]
 185   -306   122   -0.07   11.2   -13.4   2.153   11.2   -13.4   2.153 60.02 ..*N
 247     36   -284   -0.06  8.968   5.232   -14.2   8.966   5.233   -14.2 60.02 ..*N
 -185   306   -122   0.05  -11.2   13.4   -2.154   -11.2   13.4   -2.154 60.02 ..*N
 -247    -36   284   0.01  -8.966   -5.236   14.2   -8.966   -5.237   14.2 60.02 ..*N
:
```

Output, Input, and Protection, and Control Columns. *Table 12.5* summarizes the event report output, input, protection and control columns. See *Table F.1* and *Table F.2* for more information on Relay Word bits shown in *Table 12.5*.

Table 12.5 Output, Input, and Protection, and Control Element Event Report Columns (Sheet 1 of 14)

Column Heading	Corresponding Elements (Relay Word Bits)	Symbol	Definition
All columns		*	Element/input/output not picked up or not asserted, unless otherwise stated
TR	TRIP3P	*	Trip (TRIP3P asserted)
	TRIPA	A	A-phase trip (TRIPA asserted)
	TRIPB	B	B-phase trip (TRIPB asserted)
	TRIPC	C	C-phase trip (TRIPC asserted)
		a	A and B-phase trip (TRIPA and TRIPB asserted)
		b	B and C-phase trip (TRIPB and TRIPC asserted)
		c	C and A-phase trip (TRIPC and TRIPA asserted)
		3	Three-phase trip (TRIPA, TRIPB, and TRIPC asserted)
CL	CLOSE3P	*	Close (CLOSE3P asserted)
	CLOSEA	A	A-phase close (CLOSEA asserted)
	CLOSEB	B	B-phase close (CLOSEB asserted)
	CLOSEC	C	C-phase close (CLOSEC asserted)
		a	A and B-phase close (CLOSEA and CLOSEB asserted)
		b	B and C-phase close (CLOSEB and CLOSEC asserted)
		c	C and A-phase close (CLOSEC and CLOSEA asserted)
		3	Three-phase close (CLOSEA, CLOSEB, and CLOSEC asserted)

NOTE: TRIP3P is only available when Group setting ESPB := N.

NOTE: TRIPA, TRIPB, and TRIPC are only available when Group setting ESPB := Y.

NOTE: CLOSE3P is only available when Group setting ESPB := N.

NOTE: CLOSEA, CLOSEB, and CLOSEC are only available when Group setting ESPB := Y.

Table 12.5 Output, Input, and Protection, and Control Element Event Report Columns (Sheet 2 of 14)

Column Heading	Corresponding Elements (Relay Word Bits)	Symbol	Definition
52A	52A3P 52AA 52AB 52AC	*	Breaker closed (52A3P asserted) A-phase breaker closed (52AA asserted) B-phase breaker closed (52AB asserted) C-phase breaker closed (52AC asserted)
		A	A-phase breaker closed (52AA asserted)
		B	B-phase breaker closed (52AB asserted)
		C	C-phase breaker closed (52AC asserted)
		a	A and B-phase breakers closed (52AA and 52AB asserted)
		b	B and C-phase breakers closed (52AB and 52AC asserted)
		c	C and A-phase breakers closed (52AC and 52AA asserted)
		3	3 breakers closed (52AA, 52AB, and 52AC asserted)
GND	GNDSW	G	IG = 3I0 calculated (GNDSW deasserted)
		N	IG = IN measured (GNDSW asserted)
51A	51A, 51AT, 51AR, 51AS	.	51p element is reset
51B	51B, 51BT, 51BR, 51BS	R	51p J-element timing to reset
51C	51C, 51CT, 51CR, 51CS	P	51p J-element picked up and timing
51P	51P, 51PT, 51PR, 51PS	T	51p J-element timed out
51G1	51G1, 51G1T, 51G1R, 51G1S	r	51p K-element timing to reset
51G2	51G2, 51G2T, 51G2R, 51G2S	p	51p K-element picked up and timing
51G2	51G2, 51G2T, 51G2R, 51G2S	t	51p K-element timed out
51Q	51Q, 51QT, 51QR, 51QS	1	51p element is performing a one-cycle reset (only when 51pRS := N)
51VR	51VR, 51VRT, 51VRR		
51VC	51VC, 51VCT, 51VCR		
50 ABC	50A, 50B, 50C	A	Single-phase instantaneous overcurrent element 50A picked up
		B	Single-phase instantaneous overcurrent element 50B picked up
		C	Single-phase instantaneous overcurrent element 50C picked up
		a	Both 50A and 50B picked up
		b	Both 50B and 50C picked up
		c	Both 50C and 50A picked up
		3	50A, 50B, and 50C picked up

NOTE: 52AA, 52AB, and 52AC are only available when Global setting BKTPY := 1.

NOTE: p = A, B, C, P, G1, G2, Q, VC, or VR.

Table 12.5 Output, Input, and Protection, and Control Element Event Report Columns (Sheet 3 of 14)

Column Heading	Corresponding Elements (Relay Word Bits)	Symbol	Definition
50 P	50P1, 50P2, 50P3, 50P4	4	Instantaneous o/c element 50p4 picked up; levels 1, 2, and 3 not picked up
50 N	50N1, 50N2, 50N3, 50N4	3	Instantaneous o/c element 50p3 picked up; levels 1 and 2 not picked up
50 G	50G1, 50G2, 50G3, 50G4		Instantaneous o/c element 50p2 picked up; level 1 not picked up
50 Q	50Q1, 50Q2, 50Q3, 50Q4	2	Instantaneous o/c element 50p1 picked up
		1	
32 PQ	F32P R32P F32Q R32Q	P p Q q	Forward positive-sequence voltage-polarized directional element F32P picked up Reverse positive-sequence voltage-polarized directional element R32P picked up Forward negative-sequence voltage-polarized directional element F32Q picked up Reverse negative-sequence voltage-polarized directional element R32Q picked up
32 G	F32QG R32QG F32V R32V	Q q V v	Forward negative-sequence voltage-polarized directional element F32QG picked up Reverse negative-sequence voltage-polarized directional element R32QG picked up Forward zero-sequence voltage-polarized directional element F32V picked up Reverse zero-sequence voltage-polarized directional element R32V picked up
Dm PQ	PDEM, QDEM	P Q b	Phase demand ammeter element PDEM picked up Negative-sequence demand ammeter element QDEM picked up Both PDEM and QDEM picked up
Dm NG	NDEM, GDEM	N G b	Neutral ground demand ammeter element NDEM picked up Residual ground demand ammeter element GDEM picked up Both NDEM and GDEM picked up
27 Y P	27YA1, 27YA2, 27YB1, 27YB2, 27YC1, 27YC2	A B	A-phase instantaneous undervoltage element 27YA1 or 27YA2 picked up B-phase instantaneous undervoltage element 27YB1 or 27YB2 picked up

NOTE: p = P, N, G, or Q.**NOTE:** 50N_ elements are only enabled when Global setting EGNDSW := N.**NOTE:** NDEM element is only enabled when Global setting EGNDSW := N.

Table 12.5 Output, Input, and Protection, and Control Element Event Report Columns (Sheet 4 of 14)

Column Heading	Corresponding Elements (Relay Word Bits)	Symbol	Definition
		C	C-phase instantaneous undervoltage element 27YC1 or 27YC2 picked up
		a	27YA_ and 27YB_ elements picked up
		b	27YB_ and 27YC_ elements picked up
		c	27YC_ and 27YA_ elements picked up
		3	27YA_, 27YB_, and 27YC_ elements picked up
27 Y PP	27YAB1, 27YBC1, 27YCA1	A	AB phase-to-phase instantaneous undervoltage element 27YAB1 picked up
		B	BC phase-to-phase instantaneous undervoltage element 27YBC1 picked up
		C	CA phase-to-phase instantaneous undervoltage element 27YCA1 picked up
		a	27YAB1 and 27YCA1 elements picked up
		b	27YAB1 and 27YBC1 elements picked up
		c	27YBC1 and 27YCA1 elements picked up
		3	27YAB1, 27YBC1, and 27YCA1 elements picked up
59 Y P	59YA1, 59YA2, 59YB1, 59YB2, 59YC1, 59YC2	A	A-phase instantaneous overvoltage element 59YA1 or 59YA2 picked up
		B	B-phase instantaneous overvoltage element 59YB1 or 59YB2 picked up
		C	C-phase instantaneous overvoltage element 59YC1 or 59YC2 picked up
		a	59YA_ and 59YB_ elements picked up
		b	59YB_ and 59YC_ elements picked up
		c	59YC_ and 59YA_ elements picked up
		3	59YA_, 59YB_, and 59YC_ elements picked up
59 Y PP	59YAB1, 59YBC1, 59YCA1	A	AB phase-to-phase instantaneous overvoltage element 59YAB1 picked up
		B	BC phase-to-phase instantaneous overvoltage element 59YBC1 picked up
		C	CA phase-to-phase instantaneous overvoltage element 59YCA1 picked up
		a	59YAB1 and 59YCA1 elements picked up
		b	59YAB1 and 59YBC1 elements picked up
		c	59YBC1 and 59YCA1 elements picked up
		3	59YAB1, 59YBC1, and 59YCA1 elements picked up

Table 12.5 Output, Input, and Protection, and Control Element Event Report Columns (Sheet 5 of 14)

Column Heading	Corresponding Elements (Relay Word Bits)	Symbol	Definition
59 Y V1	59YV1	*	Positive-sequence instantaneous overvoltage element 59YV1 picked up
59 Y N	59YN1, 59YN2	1	Zero-sequence instantaneous overvoltage element 59YN1 picked up
		2	Zero-sequence instantaneous overvoltage element 59YN2 picked up
		b	Both 59YN1 and 59YN2 picked up
59 Y Q	59YQ1	*	Negative-sequence instantaneous overvoltage element 59YQ1 picked up
27 Z P	27ZA1, 27ZA2, 27ZB1, 27ZB2, 27ZC1, 27ZC2	A	A-phase instantaneous undervoltage element 27ZA1 or 27ZA2 picked up
		B	B-phase instantaneous undervoltage element 27ZB1 or 27ZB2 picked up
		C	C-phase instantaneous undervoltage element 27ZC1 or 27ZC2 picked up
		a	27ZA_ and 27ZB_ elements picked up
		b	27ZB_ and 27ZC_ elements picked up
		c	27ZC_ and 27ZA_ elements picked up
		3	27ZA_, 27ZB_, and 27ZC_ elements picked up
27 Z PP	27ZAB1, 27ZBC1, 27ZCA1	A	AB phase-to-phase instantaneous undervoltage element 27ZAB1 picked up
		B	BC phase-to-phase instantaneous undervoltage element 27ZBC1 picked up
		C	CA phase-to-phase instantaneous undervoltage element 27ZCA1 picked up
		a	27ZAB1 and 27ZCA1 elements picked up
		b	27ZAB1 and 27ZBC1 elements picked up
		c	27ZBC1 and 27ZCA1 elements picked up
		3	27ZAB1, 27ZBC1, and 27ZCA1 elements picked up
59 Z P	59ZA1, 59ZA2, 59ZB1, 59ZB2, 59ZC1, 59ZC2	A	A-phase instantaneous overvoltage element 59ZA1 or 59ZA2 picked up
		B	B-phase instantaneous overvoltage element 59ZB1 or 59ZB2 picked up
		C	C-phase instantaneous overvoltage element 59ZC1 or 59ZC2 picked up
		a	59ZA_ and 59ZB_ elements picked up
		b	59ZB_ and 59ZC_ elements picked up
		c	59ZC_ and 59ZA_ elements picked up.
		3	59ZA_, 59ZB_, and 59ZC_ elements picked up

Table 12.5 Output, Input, and Protection, and Control Element Event Report Columns (Sheet 6 of 14)

Column Heading	Corresponding Elements (Relay Word Bits)	Symbol	Definition
59 Z PP	59ZAB1, 59ZBC1, 59ZCA1	A B C a b c 3	AB phase-to-phase instantaneous over-voltage element 59ZAB1 picked up BC phase-to-phase instantaneous over-voltage element 59ZBC1 picked up CA phase-to-phase instantaneous over-voltage element 59ZCA1 picked up 59ZAB1 and 59ZCA1 elements picked up 59ZAB1 and 59ZBC1 elements picked up 59ZBC1 and 59ZCA1 elements picked up 59ZAB1, 59ZBC1, and 59ZCA1 elements picked up
59 Z V1	59ZV1	*	Positive-sequence instantaneous over-voltage element 59ZV1 picked up
59 Z N	59ZN1, 59ZN2	1 2 b	Zero-sequence instantaneous over-voltage element 59ZN1 picked up Zero-sequence instantaneous over-voltage element 59ZN2 picked up Both 59ZN1 and 59ZN2 picked up
59 Z Q	59ZQ1	*	Negative-sequence instantaneous over-voltage element 59ZQ1 picked up
59 V	59VP, 59VS	P S b	Phase voltage window element 59VP picked up (used in synchronism check) Channel VS voltage window element 59VS picked up (used in synchronism check) Both 59VP and 59VS picked up
25 SF	SF	*	Slip frequency element SF picked up (used in synchronism check)
25 A	25A1, 25A2	1 2 b	Synchronism-check element 25A1 element picked up Synchronism-check element 25A2 element picked up Both 25A1 and 25A2 picked up
27B	27B81	*	Frequency logic instantaneous undervoltage element 27B81 picked up
81 12	81D1, 81D2	1 2 b	Frequency element 81D1 picked up Frequency element 81D2 picked up Both 81D1 and 81D2 picked up
81 34	81D3, 81D4	3 4 b	Frequency element 81D3 picked up Frequency element 81D4 picked up Both 81D3 and 81D4 picked up
81 56	81D5, 81D6	5 6 b	Frequency element 81D5 picked up Frequency element 81D6 picked up Both 81D5 and 81D6 picked up

Table 12.5 Output, Input, and Protection, and Control Element Event Report Columns (Sheet 7 of 14)

Column Heading	Corresponding Elements (Relay Word Bits)	Symbol	Definition
NOTE: Relay Word bits RCSF3P, CF3P, 79RS3P, 79CY3P, and 79LO3P are used when Group setting ESPB := N.	79		
NOTE: Relay Word bits RCSFA, CFA, 79RSA, 79CYA, and 79LOA are used when Group setting ESPB := Y.			
NOTE: Relay Word bits OPTMN3P, RSTMN3P, SH03P, SH13P, SH23P, SH33P, and SH43P are used when Group setting ESPB := N.			
NOTE: Relay Word bits OPTMNA, RSTMNA, SHOA, SH1A, SH2A, SH3A, and SH4A are used when Group setting ESPB := Y.			
Time	OPTMN3P, RSTMN3P OPTMNA, RSTMNA	o r	Recloser open interval timer is timing Recloser reset interval timer is timing
Shot	SH03P, SH13P, SH23P, SH33P, SH43P SH0A, SH1A, SH2A, SH3A, SH4A	. 0 1 2 3 4	Reclosing relay nonexistent shot = 0 (SH0_) shot = 1 (SH1_) shot = 2 (SH2_) shot = 3 (SH3_) shot = 4 (SH4_)
B79	RCSFB, CFB, 79RSB, 79CYB, 79LOB	.	Reclosing relay nonexistent
		S	Reclose supervision failure condition (RCSFB asserts for only 1/4 cycle)
		F	Close failure condition (CFB asserts for only 1/4 cycle)
		R	Reclosing relay in Reset State (79RSB)
		C	Reclosing relay in Reclose Cycle State (79CYB)
		L	Reclosing relay in Lockout State (79LOB)
B Time	OPTMNB, RSTMNB	o r	Recloser open interval timer is timing Recloser reset interval timer is timing
B Shot	SH0B, SH1B, SH2B, SH3B, SH4B	. 0 1 2 3 4	Reclosing relay nonexistent shot = 0 (SH0B) shot = 1 (SH1B) shot = 2 (SH2B) shot = 3 (SH3B) shot = 4 (SH4B)

Table 12.5 Output, Input, and Protection, and Control Element Event Report Columns (Sheet 8 of 14)

Column Heading	Corresponding Elements (Relay Word Bits)	Symbol	Definition
C79	RCSFC, CFC, 79RSC, 79CYC, 79LOC	.	Reclosing relay nonexistent
		S	Reclose supervision failure condition (RCSFC asserts for only 1/4 cycle)
		F	Close failure condition (CFC asserts for only 1/4 cycle)
		R	Reclosing relay in Reset State (79RSC)
		C	Reclosing relay in Reclose Cycle State (79CYC)
		L	Reclosing relay in Lockout State (79LOC)
C Time	OPTMNC, RSTMNC	o	Recloser open interval timer is timing
		r	Recloser reset interval timer is timing
C Shot	SH0C, SH1C, SH2C, SH3C, SH4C	.	Reclosing relay nonexistent
	0	shot = 0 (SH0C)	
	1	shot = 1 (SH1C)	
	2	shot = 2 (SH2C)	
	3	shot = 3 (SH3C)	
	4	shot = 4 (SH4C)	
Zld	ZLIN, ZLOUT	i	Load encroachment “load in” element ZLIN picked up
		o	Load encroachment “load out” element ZLOUT picked up
LOP	LOP	*	Loss-of-potential element LOP picked up
PS	PWR_SRC1	1	SEL-651R-2 power supply input energized
TCAP	TCCAP	*	Trip and close capacitor voltage above minimum acceptable value
200 (Out) 12	OUT201, OUT202	1	Output contact OUT201 asserted
	2	Output contact OUT202 asserted	
	b	Both OUT201 and OUT202 asserted	
200 In 12	IN201, IN202	1	Status Input IN201 asserted
	2	Status Input IN202 asserted	
	b	Both IN201 and IN202 asserted	
200 In 34	IN203, IN204	3	Status Input IN203 asserted
	4	Status Input IN204 asserted	
	b	Both IN203 and IN204 asserted	
200 In 56	IN205, IN206	5	Status Input IN205 asserted
	6	Status Input IN206 asserted	
	b	Both IN205 and IN206 asserted	
100 Out 12	OUT101, OUT102	1	Output contact OUT101 asserted
	2	Output contact OUT102 asserted	
	b	Both OUT101 and OUT102 asserted	

NOTE: Output contacts OUT201 and OUT202 are C-type contacts (see Figure 7.28).

Table 12.5 Output, Input, and Protection, and Control Element Event Report Columns (Sheet 9 of 14)

NOTE: Event report columns for output contacts OUT101-OUT108 are only shown when the SEL-651R-2 is ordered with the extra inputs and outputs option. OUT101-OUT 105 are A-type contacts, OUT106-OUT108 are C-type contacts (see Section 2: Installation and Figure 7.28).

NOTE: Event report columns for optoisolated inputs IN101-IN107 are only shown when the SEL-651R-2 is ordered with the extra inputs and outputs option.

NOTE: Relay Word bits SPO, SPOA, SPOB, and SPOC only available when Global setting BKTYP := 1.

Column Heading	Corresponding Elements (Relay Word Bits)	Symbol	Definition
100 Out 34	OUT103, OUT104	3	Output contact OUT103 asserted
		4	Output contact OUT104 asserted
		b	Both OUT103 and OUT104 asserted
100 Out 56	OUT105, OUT106	5	Output contact OUT105 asserted
		6	Output contact OUT106 asserted
		b	Both OUT105 and OUT106 asserted
100 Out 78	OUT107, OUT108	7	Output contact OUT107 asserted.
		8	Output contact OUT108 asserted.
		b	Both OUT107 and OUT108 asserted.
100 In 12	IN101, IN102	1	Optoisolated input IN101 asserted
		2	Optoisolated input IN102 asserted
		b	Both IN101 and IN102 asserted
100 In 34	IN103, IN104	3	Optoisolated input IN103 asserted
		4	Optoisolated input IN104 asserted
		b	Both IN103 and IN104 asserted
100 In 56	IN105, IN106	5	Optoisolated input IN105 asserted
		6	Optoisolated input IN106 asserted
		b	Both IN105 and IN106 asserted
100 In 7	IN107	7	Optoisolated input IN107 asserted
PO	3PO, SPO, SPOA, SPOB, SPOC	3	Three-pole open condition, 3PO asserted
		A	A-phase open (SPOA AND NOT 3PO)
		B	B-phase open (SPOB AND NOT 3PO)
		C	C-phase open (SPOC AND NOT 3PO)
		a	A- and B-phases open (SPOA AND SPOB AND NOT 3PO)
		b	B- and C-phases open (SPOB AND SPOC AND NOT 3PO)
		c	C- and A-phases open (SPOC AND SPOA AND NOT 3PO)
		S	Single pole open delay timer dropping out
SOTF	SOTFE	*	Switch-onto-fault SOTF enable asserted
TMB A 12	TMB1A, TMB2A	1	MIRRORED BITS channel A transmit bit 1 TMB1A asserted
		2	MIRRORED BITS channel A transmit bit 2 TMB2A asserted
		b	Both TMB1A and TMB2A asserted
TMB A 34	TMB3A, TMB4A	3	MIRRORED BITS channel A transmit bit 3 TMB3A asserted
		4	MIRRORED BITS channel A transmit bit 4 TMB4A asserted
		b	Both TMB3A and TMB4A asserted

Table 12.5 Output, Input, and Protection, and Control Element Event Report Columns (Sheet 10 of 14)

Column Heading	Corresponding Elements (Relay Word Bits)	Symbol	Definition
TMB A 56	TMB5A, TMB6A	5	MIRRORED BITS channel A transmit bit 5 TMB5A asserted
		6	MIRRORED BITS channel A transmit bit 6 TMB6A asserted
		b	Both TMB5A and TMB6A asserted
TMB A 78	TMB7A, TMB8A	7	MIRRORED BITS channel A transmit bit 7 TMB7A asserted
		8	MIRRORED BITS channel A transmit bit 8 TMB8A asserted
		b	Both TMB7A and TMB8A asserted
RMB A 12	RMB1A, RMB2A	1	MIRRORED BITS channel A receive bit 1 RMB1A asserted
		2	MIRRORED BITS channel A receive bit 2 RMB2A asserted
		b	Both RMB1A and RMB2A asserted
RMB A 34	RMB3A, RMB4A	3	MIRRORED BITS channel A receive bit 3 RMB3A asserted
		4	MIRRORED BITS channel A receive bit 4 RMB4A asserted
		b	Both RMB3A and RMB4A asserted
RMB A 56	RMB5A, RMB6A	5	MIRRORED BITS channel A receive bit 5 RMB5A asserted
		6	MIRRORED BITS channel A receive bit 6 RMB6A asserted
		b	Both RMB5A and RMB6A asserted
RMB A 78	RMB7A, RMB8A	7	MIRRORED BITS channel A receive bit 7 RMB7A asserted
		8	MIRRORED BITS channel A receive bit 8 RMB8A asserted
		b	Both RMB7A and RMB8A asserted
TMB B 12	TMB1B, TMB2B	1	MIRRORED BITS channel B transmit bit 1 TMB1B asserted
		2	MIRRORED BITS channel B transmit bit 2 TMB2B asserted
		b	Both TMB1B and TMB2B asserted
TMB B 34	TMB3B, TMB4B	3	MIRRORED BITS channel B transmit bit 3 TMB3B asserted
		4	MIRRORED BITS channel B transmit bit 4 TMB4B asserted
		b	Both TMB3B and TMB4B asserted
TMB B 56	TMB5B, TMB6B	5	MIRRORED BITS channel B transmit bit 5 TMB5B asserted
		6	MIRRORED BITS channel B transmit bit 6 TMB6B asserted
		b	Both TMB5B and TMB6B asserted

Table 12.5 Output, Input, and Protection, and Control Element Event Report Columns (Sheet 11 of 14)

Column Heading	Corresponding Elements (Relay Word Bits)	Symbol	Definition
TMB B 78	TMB7B, TMB8B	7	MIRRORED BITS channel B transmit bit 7 TMB7B asserted
		8	MIRRORED BITS channel B transmit bit 8 TMB8B asserted
		b	Both TMB7B and TMB8B asserted
RMB B 12	RMB1B, RMB2B	1	MIRRORED BITS channel B receive bit 1 RMB1B asserted
		2	MIRRORED BITS channel B receive bit 2 RMB2B asserted
		b	Both RMB1B and RMB2B asserted.
RMB B 34	RMB3B, RMB4B	3	MIRRORED BITS channel B receive bit 3 RMB3B asserted
		4	MIRRORED BITS channel B receive bit 4 RMB4B asserted
		b	Both RMB3B and RMB4B asserted
RMB B 56	RMB5B, RMB6B	5	MIRRORED BITS channel B receive bit 5 RMB5B asserted
		6	MIRRORED BITS channel B receive bit 6 RMB6B asserted
		b	Both RMB5B and RMB6B asserted
RMB B 78	RMB7B, RMB8B	7	MIRRORED BITS channel B receive bit 7 RMB7B asserted
		8	MIRRORED BITS channel B receive bit 8 RMB8B asserted
		b	Both RMB7B and RMB8B asserted
ROK	ROKA, ROKB	A	MIRRORED BITS channel A receive ok ROKA asserted
		B	MIRRORED BITS channel B receive ok ROKB asserted
		b	Both ROKA and ROKB asserted
RBAD	RBADA, RBADB	A	MIRRORED BITS channel A extended outage RBADA asserted
		B	MIRRORED BITS channel B extended outage RBADB asserted
		b	Both RBADA and RBADB asserted
CBAD	CBADA, CBADB	A	MIRRORED BITS channel A unavailability CBADA asserted
		B	MIRRORED BITS channel B unavailability CBADB asserted
		b	Both CBADA and CBADB asserted
LBOK	LBOKA, LBOKB	A	MIRRORED BITS channel A loop back ok LBOKA asserted
		B	MIRRORED BITS channel B loop back ok LBOKB asserted
		b	Both LBOKA and LBOKB asserted

Table 12.5 Output, Input, and Protection, and Control Element Event Report Columns (Sheet 12 of 14)

Column Heading	Corresponding Elements (Relay Word Bits)	Symbol	Definition
Lcl 12	LB01, LB02	1 2 b	Local bit LB01 asserted Local bit LB02 asserted Both LB01 and LB02 asserted
Lcl 34	LB03, LB04	3 4 b	Local bit LB03 asserted Local bit LB04 asserted Both LB03 and LB04 asserted
Lcl 56	LB05, LB06	5 6 b	Local bit LB05 asserted Local bit LB06 asserted Both LB05 and LB06 asserted
Rem 12	RB01, RB02	1 2 b	Remote bit RB01 asserted Remote bit RB02 asserted Both RB01 and RB02 asserted
Rem 34	RB03, RB04	3 4 b	Remote bit RB03 asserted Remote bit RB04 asserted Both RB03 and RB04 asserted
Rem 56	RB05, RB06	5 6 b	Remote bit RB05 asserted Remote bit RB06 asserted Both RB05 and RB06 asserted
Rem 78	RB07, RB08	7 8 b	Remote bit RB07 asserted Remote bit RB08 asserted Both RB07 and RB08 asserted
Rem OP	OC3 OCA OCB OCC	3 A B C	OPE command executed OPE A command executed OPE B command executed OPE C command executed
Rem CL	CC3 CCA CCB CCC	3 A B C	CLO command executed CLO A command executed CLO B command executed CLO C command executed
Ltch 12	LT01, LT02	1 2 b	Latch bit LT01 asserted Latch bit LT02 asserted Both LT01 and LT02 asserted
Ltch 34	LT03, LT04	3 4 b	Latch bit LT03 asserted Latch bit LT04 asserted Both LT03 and LT04 asserted
Ltch 56	LT05, LT06	5 6 b	Latch bit LT05 asserted Latch bit LT06 asserted Both LT05 and LT06 asserted

NOTE: Relay Word bits OC3, OCA, OCB, OCC, CC3, CCA, CCB, and CCC are checked in the order shown. The letter for the first bit found asserted will be displayed.

Table 12.5 Output, Input, and Protection, and Control Element Event Report Columns (Sheet 13 of 14)

Column Heading	Corresponding Elements (Relay Word Bits)	Symbol	Definition
Ltch 78	LT07, LT08	5 6 b	Latch bit LT07 asserted Latch bit LT08 asserted Both LT07 and LT08 asserted
Ltch 90	LT09, LT10	9 0 b	Latch bit LT09 asserted Latch bit LT10 asserted Both LT09 and LT10 asserted
Ltch 112	LT11, LT12	1 2 b	Latch bit LT11 asserted Latch bit LT12 asserted Both LT11 and LT12 asserted
SELOGIC Var01 SELOGIC Var02 SELOGIC Var03 SELOGIC Var04 SELOGIC Var05 SELOGIC Var06 SELOGIC Var07 SELOGIC Var08 SELOGIC Var09 SELOGIC Var10 SELOGIC Var11 SELOGIC Var12 SELOGIC Var13 SELOGIC Var14 SELOGIC Var15 SELOGIC Var16	SV01, SV01T SV02, SV02T SV03, SV03T SV04, SV04T SV05, SV05T SV06, SV06T SV07, SV07T SV08, SV08T SV09, SV09T SV10, SV10T SV11, SV11T SV12, SV12T SV13, SV13T SV14, SV14T SV15, SV15T SV16, SV16T	p T d	SELOGIC control equation variable timer input SV nn asserted; timer timing on pickup time; timer output SV nn T not asserted. SELOGIC control equation variable timer input SV nn asserted; timer timed out on pickup time; timer output SV nn T asserted. SELOGIC control equation variable timer input SV nn not asserted; timer previously timed out on pickup time; timer output SV nn T remains asserted while timer timing on dropout time.
PWR 3P 12	3PWR1, 3PWR2	1 2 b	Level 1 three-phase power element 3PWR1 picked up Level 2 three-phase power element 3PWR2 picked up Both 3PWR1 and 3PWR2 picked up
PWR 3P 34	3PWR3, 3PWR4	3 4 b	Level 3 three-phase power element 3PWR3 picked up Level 4 three-phase power element 3PWR4 picked up Both 3PWR3 and 3PWR4 picked up
PB 19	PB01, PB01_PUL PB02, PB02_PUL PB03, PB03_PUL PB04, PB04_PUL PB05, PB05_PUL PB06, PB06_PUL PB07, PB07_PUL PB08, PB08_PUL PB09, PB09_PUL	1 2 3 4 5 6 7 8 9	PB01 OR PB01_PUL asserted PB02 OR PB02_PUL asserted PB03 OR PB03_PUL asserted PB04 OR PB04_PUL asserted PB05 OR PB05_PUL asserted PB06 OR PB06_PUL asserted PB07 OR PB07_PUL asserted PB08 OR PB08_PUL asserted PB09 OR PB09_PUL asserted

NOTE: nn = 01-16.

NOTE: Relay Word Bits PB nn and PB nn _PUL are checked from top to bottom. The letter for the first bit found asserted will be displayed.

Table 12.5 Output, Input, and Protection, and Control Element Event Report Columns (Sheet 14 of 14)

Column Heading	Corresponding Elements (Relay Word Bits)	Symbol	Definition
PB 02	PB10, PB10_PUL	0	PB10 OR PB10_PUL asserted
	PB11, PB11_PUL	1	PB11 OR PB11_PUL asserted
	PB12, PB12_PUL	2	PB12 OR PB12_PUL asserted

Compressed ASCII Event Reports, Event Summaries, and History

NOTE: Compressed ASCII Event Reports contain the following, separate analog data:
IN channel,
IG (= 3I0, calculated from channels IA, AB, and IC)

NOTE: Compressed ASCII Event Reports contain all of the Relay Word bits and automatic variable analog scaling and are easily analyzed using no-cost software. Regular, uncompressed event reports only contain a subset of the Relay Word bits, do not have automatic variable scaling, and are not fully supported by software. SEL recommends that you use compressed event reports for all event analysis.

The SEL-651R-2 provides Compressed ASCII event reports to facilitate event report storage and display. SEL communications processors, QuickSet, and Analytic Assistant take advantage of the Compressed ASCII format. Use the **CHIS** command to display Compressed ASCII event history information. Use the **CSUM** command to display Compressed ASCII event summary information. Use the **EVE C** command or **CEVENT** command to display Compressed ASCII event reports.

See the Compressed ASCII commands in *Appendix C: Compressed ASCII Commands* for further information. You can also use the **Tools > Events > Get Events** menu in QuickSet to collect events.

Use of Compressed ASCII event reports is the preferred means for retrieving event data because the machine-readable format allows the use of time-saving software. Standard ASCII event reports are best suited for rapid analysis, and for situations where only a portion of the event data is under study.

Synchrophasor-Level Accuracy in Event Reports

The SEL-651R-2 provides the option to display event report data aligned to a high-accuracy time source by adding the P parameter. The header indicates the availability of a high-accuracy time source by displaying the status of Relay Word bit TSOK. The Time: value in the header includes three additional digits. These represent 100 µs, 10 µs, and 1 µs. The Time: value contains the time stamp of the analog value associated with the trigger point.

Furthermore, the FREQ column in the analog section of the report is replaced by a DT column. DT means “difference time.” It represents the difference time in units of microseconds from another row. The trigger point shall have a DT value of 0000 because the trigger time corresponds to the time displayed in the event report header. The DT value for rows preceding the trigger point is referenced to the following row (so they increment backwards in time). The DT value for rows following the trigger point is referenced to the previous row (so they increment forward in time). If TSOK = logical 0, this event report display option is not available.

Figure 12.7 shows how an event report is modified with the P parameter. Because event report information is stored at a sample rate that depends on the power system frequency, the DT data show a minimally changing number when the power system frequency is stable. If the power system frequency changes during the event reporting window and the relay is connected to a voltage reference, the sample rate may vary during the event report and the DT values may vary accordingly.

=>EVE P <Enter>																
FEEDER 1 STATION A					Date: 04/02/2012 Time: 09:08:26.377989 TSOK = 1											
FID=SEL-651R-2-Rxxx-Vx-Zxxxxxx-Dxxxxxxxx CID=xxxx																
5G																
Currents (Amps Pri)																
IA	IB	IC	IG	VAY	VBY	VCY	VAZ	VBZ	VCZ	TC2N						
[0]	6	-4	2	3	-0.0	0.0	-0.0	-0.0	-0.0	625 ...N						
	6	-3	2	5	-0.0	0.0	-0.0	-0.0	-0.0	625 ...N						
	7	-3	3	6	-0.0	0.0	-0.0	-0.0	-0.0	625 ...N						
	7	-3	3	6	-0.0	0.0	-0.0	-0.0	-0.0	625 ...N						
.						
[4]	6	-4	1	3	-0.0	0.0	-0.0	-0.0	-0.0	625 ...N						
	6	-4	1	4	-0.0	0.0	-0.0	-0.0	-0.0	625 ...N						
	6	-4	2	5	-0.0	0.0	-0.0	-0.0	-0.0	625 ...N						
	6	-4	2	3	-0.0	0.0	-0.0	-0.0	-0.0	625 ...N						
	6	-5	1	2	-0.0	0.0	-0.0	-0.0	-0.0	625 ...N						
	6	-4	1	2	-0.0	0.0	-0.0	-0.0	-0.0	625 ...N						
	6	-4	2	4	-0.0	0.0	-0.0	-0.0	-0.0	625 ...N						
	9	-290	302	22	0.0	-2.4	2.4	0.0	2.6	-2.6 625 ...N						
	106	-856	758	8	0.9	-6.4	5.5	1.0	5.5	-6.5 625 ...N						
	324	-1002	673	-5	2.5	-7.3	4.7	2.6	4.6	-7.3 625 ...N						
	537	-998	450	-11	4.1	-7.2	3.1	4.1	3.0	-7.2 625 ...N						
	716	-952	222	-14	5.3	-6.9	1.5	5.4	1.4	-6.9 625 ...N						
	854	-860	-10	-16	6.3	-6.2	-0.2	6.3	-0.3	-6.1 625 ...N						
	946	-720	-245	-19	7.0	-5.1	-1.9	7.0	-1.9	-5.1 625 ...N						
	986	-541	-467	-22	7.2	-3.8	-3.5	7.2	-3.5	-3.7 625 ...N						
	968	-332	-663	-27	7.1	-2.2	-4.9	7.0	-4.9	-2.2 625 ...N						
	899	-107	-813	-21	6.5	-0.6	-6.0	6.5	-6.0	-0.5 625 ...N						
	782	125	-924	-17	5.6	1.1	-6.8	5.6	-6.8	1.2 625 ...N						
	620	351	-986	-15	4.4	2.8	-7.2	4.3	-7.2	2.8 625 ...N						
	423	557	-994	-14	3.0	4.3	-7.2	2.9	-7.2	4.3 626 ...N						
	203	728	-945	-14	1.3	5.5	-6.8	1.3	-6.8	5.5 625 ...N						
	-28	862	-846	-12	-0.4	6.5	-6.1	-0.4	-6.0	6.5 625 ...N						
	-258	947	-700	-11	-2.0	7.1	-5.0	-2.1	-4.9	7.0 625 ...N						
	-474	978	-517	-13	-3.6	7.3	-3.6	-3.7	-3.5	7.2 625 ...N						
	-663	957	-304	-10	-5.0	7.1	-2.0	-5.0	-2.0	7.0 625 ...N						
	-817	880	-75	-12	-6.0	6.5	-0.4	-6.1	-0.3	6.4 625 ...N						
	-924	755	157	-12	-6.8	5.5	1.3	-6.8	1.4	5.5 625 ...N						
	-983	588	382	-13	-7.2	4.3	2.9	-7.2	3.0	4.2 625 ...N						
	-984	389	583	-12	-7.2	2.8	4.4	-7.2	4.4	2.7 625 ...N						
	-931	167	750	-14	-6.8	1.2	5.6	-6.7	5.6	1.1 625 ...N						
	-830	-67	878	-19	-6.0	-0.6	6.5	-5.9	6.5	-0.6 625 ...N						
	-682	-295	955	-22	-4.9	-2.2	7.1	-4.8	7.1	-2.3 0000>...N						
.						
[5]	-494	-508	980	-22	-3.5	-3.8	7.2	-3.4	7.2	-3.8 625 ...N						
	-283	-692	950	-25	-1.9	-5.1	7.0	-1.8	6.9	-5.2 625 ...N						
	-55	-840	869	-26	-0.2	-6.2	6.3	-0.2	6.3	-6.2 625 ...N						
	178	-941	738	-25	1.5	-6.9	5.4	1.5	5.3	-6.9 625 ...N						
.						
=>>																

Figure 12.7 Example Synchrophasor-Level Precise Event Report 1/32-Cycle Resolution

Example 15-Cycle Event Report

The following example standard 15-cycle event report in *Figure 12.8* also corresponds to the example SER report in *Figure 12.11*. The circled numbers in *Figure 12.8* correspond to the SER row numbers in *Figure 12.11*. The row explanations follow *Figure 12.11*.

In *Figure 12.8*, the arrow (>) in the column following the Freq column identifies the “trigger” row. This is the row that corresponds to the Date and Time values at the top of the event report.

The asterisk (*) in the column following the Freq column identifies the row with the maximum phase current. The maximum phase current is calculated from the row identified with the asterisk and the row one quarter-cycle previous (see *Figure 12.9* and *Figure 12.10*). These currents are listed at the end of the event report in the

event summary. If the trigger row (>) and the maximum phase current row (*) are the same row, the * symbol takes precedence.

FEEDER 1 STATION A												
Date: 03/20/2012 Time: 15:21:36.005 Time Source: internal												
FID=SEL-651R-2-Rxxx-Vx-Zxxxxxx-Dxxxxxxxxx CID=xxxx												
Event Number=10009												
5G												
Currents (Amps Pri) Voltages (kV Pri)												
IA	IB	IC	IG	VAY	VBY	VCY	VAZ	VBZ	VCZ	Freq	RLAD	TC2N
[1]	185	-306	122	-0	11.2	-13.4	2.2	11.2	-13.4	2.2	60.02	..*N
	247	36	-284	0	9.0	5.2	-14.2	9.0	5.2	-14.2	60.02	..*N
	-185	306	-122	0	-11.2	13.4	-2.2	-11.2	13.4	-2.2	60.02	..*N
	-247	-36	283	0	-9.0	-5.2	14.2	-9.0	-5.2	14.2	60.02	..*N
[2]	185	-306	122	-0	11.2	-13.4	2.2	11.2	-13.4	2.2	60.02	..*N
	247	36	-284	0	9.0	5.2	-14.2	9.0	5.2	-14.2	60.02	..*N
	-185	306	-122	0	-11.2	13.4	-2.2	-11.2	13.4	-2.2	60.02	..*N
	-247	-36	284	0	-9.0	-5.2	14.2	-9.0	-5.2	14.2	60.02	..*N
[3]	184	-307	122	-0	11.2	-13.4	2.2	11.2	-13.4	2.2	60.02	..*N
	247	37	-284	0	9.0	5.2	-14.2	9.0	5.2	-14.2	60.02	..*N
	-185	306	-122	0	-11.2	13.4	-2.2	-11.2	13.4	-2.2	60.02	..*N
	-247	-37	284	0	-9.0	-5.2	14.2	-9.0	-5.2	14.2	60.02	..*N
[4]	185	-306	122	-0	11.2	-13.4	2.2	11.2	-13.4	2.2	60.02	..*N
	247	37	-283	0	9.0	5.2	-14.2	9.0	5.2	-14.2	60.02	..*N
	-215	472	-151	156	-11.4	13.0	-2.3	-11.4	13.0	-2.3	60.02	..*N
	-254	867	274	884	-8.9	-5.1	14.3	-8.9	-5.1	14.3	60.02>..*N	
[5]	280	-1492	217	-1060	11.6	-12.3	2.5	11.6	-12.3	2.5	60.02	..*N
	254	-2077	-272	-2093	8.7	4.7	-14.5	8.7	4.7	-14.5	60.02	..*N
	-316	2304	-254	1808	-11.7	12.1	-2.6	-11.7	12.1	-2.6	60.02	..*N
	-246	2388	279	2418	-8.6	-4.5	14.5	-8.6	-4.5	14.5	60.02	..*N
[6]	316	-2305	254	-1808	11.7	-12.1	2.6	11.7	-12.1	2.6	60.02	..*N
	246	-2389	-279	-2418	8.6	4.5	-14.5	8.6	4.5	-14.5	60.02	*..N
	-315	2304	-254	1808	-11.7	12.1	-2.6	-11.7	12.1	-2.6	60.02	*..N
	-246	2388	279	2418	-8.6	-4.5	14.5	-8.6	-4.5	14.5	60.02	*..N
[7]	315	-2304	254	-1808	11.7	-12.1	2.6	11.7	-12.1	2.6	60.02	*..N
	246	-2389	-279	-2419	8.6	4.5	-14.5	8.6	4.5	-14.5	60.02	*..N
	-316	2303	-253	1807	-11.7	12.1	-2.6	-11.7	12.1	-2.6	60.02	*..N
	-246	2388	278	2419	-8.6	-4.5	14.5	-8.6	-4.5	14.5	60.02	*..N
[8]	315	-2304	253	-1807	11.7	-12.1	2.6	11.7	-12.1	2.6	60.04	*..N
	246	-2389	-278	-2419	8.6	4.5	-14.5	8.6	4.5	-14.5	60.04	*..N
	-316	2304	-254	1808	-11.7	12.1	-2.6	-11.7	12.1	-2.6	60.04	*..N
	-246	2387	279	2418	-8.6	-4.5	14.5	-8.6	-4.5	14.5	60.04	*..N
[9]	315	-2305	254	-1808	11.7	-12.1	2.6	11.7	-12.1	2.6	60.04	*..N
	246	-2388	-279	-2418	8.6	4.5	-14.5	8.6	4.5	-14.5	60.04	*..N
	-315	2304	-254	1807	-11.7	12.1	-2.6	-11.7	12.1	-2.6	60.04	*..N
	-246	2388	279	2418	-8.6	-4.5	14.5	-8.6	-4.5	14.5	60.04	*..N
[10]	316	-2305	254	-1808	11.7	-12.1	2.6	11.7	-12.1	2.6	60.04	*..N
	246	-2389	-279	-2419	8.6	4.5	-14.5	8.6	4.5	-14.5	60.04	*..N
	-271	2025	-175	1636	-9.9	9.1	-0.8	-11.6	12.4	-2.5	60.04	*..N
	-149	1496	212	1554	-5.2	-4.0	10.3	-8.7	-4.7	14.5	60.04	*..N
[11]	113	-874	48	-732	4.1	-3.1	-0.5	11.4	-13.2	2.3	60.04	*..N
	26	-303	-72	-345	0.9	1.7	-3.0	9.0	5.0	-14.4	60.04	*..N
	-0	-1	0	-0	-0.0	-0.0	-0.0	-11.3	13.5	-2.2	60.04	*..N
	-0	-1	-0	0	-0.0	0.0	-0.0	-9.1	-5.3	14.4	60.04	*..N
[12]	0	-1	0	0	0.0	0.0	0.0	11.3	-13.5	2.2	60.04	*..N
	-0	0	0	-0	0.0	-0.0	-0.0	9.1	5.3	-14.4	60.04	*..N
	0	-1	0	-0	-0.0	0.0	-0.0	-11.3	13.5	-2.2	60.04	*..N
	0	-1	-0	0	-0.0	0.0	-0.0	-9.1	-5.3	14.4	60.04	*..N
[13]	-0	0	-1	0	0.0	0.0	0.0	11.3	-13.5	2.2	60.04	*..N
	0	0	0	-0	-0.0	0.0	-0.0	9.1	5.3	-14.4	60.04	*..N
	0	0	0	0	-0.0	-0.0	-0.0	-11.3	13.5	-2.2	60.04	*..N
	-1	-0	-0	0	-0.0	0.0	-0.0	-9.1	-5.3	14.4	60.04	*..N
[14]	-0	-1	-0	0	0.0	-0.0	-0.0	11.3	-13.5	2.2	60.04	*..N
	1	0	0	-0	-0.0	-0.0	-0.0	9.1	5.3	-14.4	60.04	*..N
	0	-0	0	0	-0.0	-0.0	-0.0	-11.3	13.5	-2.2	60.04	*..N
	-1	-0	-0	0	-0.0	0.0	-0.0	-9.1	-5.3	14.4	60.04	*..N
[15]	0	0	-0	-0	0.0	0.0	-0.0	11.3	-13.5	2.2	60.04	*..N
	0	-0	0	0	-0.0	-0.0	-0.0	9.1	5.3	-14.4	60.04	*..N
	-0	1	-0	0	-0.0	-0.0	-0.0	-11.3	13.5	-2.2	60.04	*..N
	-0	-0	-0	0	-0.0	-0.0	-0.0	-9.1	-5.3	14.4	60.04	*..N

See Figure 12.9 and
Figure 12.10

Figure 12.8 Example Standard 15-Cycle Event Report 1/4-Cycle Resolution

Protection and Control Elements

	51	50	32	Dm	27	59	27	59	25	81	TS	TS	TS	T	200	100
	A		Y	Y	Z	Z	5	2	ih	Bih	Cih	ZL	C	In	Out	In
GG	B	P	PN	P	PV	P	PV	9S	7135	7mo	7mo	7mo	10	PA	1135	13571357
ABCP12QCPNGQ	QG	QG	PP	PP1NQ	PP	PP1NQ	VFA	B246	9et	9et	9et	dP	SP	2246	2468246	
[1]	3.....	3.....	R.O	1*	1.b.
	3.....	3.....	R.O	1*	1.b.
	3.....	3.....	R.O	1*	1.b.
	3.....	3.....	R.O	1*	1.b.
[2]	3.....	3.....	R.O	1*	1.b.
	3.....	3.....	R.O	1*	1.b.
	3.....	3.....	R.O	1*	1.b.
	3.....	3.....	R.O	1*	1.b.
[3]	3.....	3.....	R.O	1*	1.b.
	3.....	3.....	R.O	1*	1.b.
	3.....	3.....	R.O	1*	1.b.
	3.....	3.....	R.O	1*	1.b.
[4]	3.....	3.....	R.O	1*	1.b.
	3.....	3.....	R.O	1*	1.b.
	p.	3.....	3.....	R.O	1*	1.b.
	pp.	3.....	3.....	R.O	1*	1.b.	>
[5]pp.	3.....	3.....	R.O	1*	1.b.
pp.	3.....	3.....	R.O	1*	1.b.
pp.	3.....	3.....	R.O	1*	1.b.
pp.	3.....	3.....	R.O	1*	1.b.
[6]pp.	3.....	3.....	R.O	1*	1.b.
pp.	3.....	3.....	R.O	1*	1.b.
pt.	3.....	3.....	L.O	1*	1.b.
pt.	3.....	3.....	Lr3	1*	1.b.
[7]pt.	3.....	3.....	Lr3	1*	1.b.
pt.	3.....	3.....	Lr3	1*	1.b.
pt.	3.....	3.....	Lr3	1*	1...
pt.	3.....	3.....	Lr3	1*	1...
[8]pt.	3.....	3.....	Lr3	1*	1...
pt.	3.....	3.....	Lr3	1*	1...
pt.	3.....	3.....	Lr3	1*	1...
[9]pt.	3.....	3.....	Lr3	1*	1...
pt.	3.....	3.....	Lr3	1*	1...
[10]pt.	3.....	3.....	Lr3	1*	1...
pt.	3.....	3.....	Lr3	1*	1...
pt.	3.....	3.....	Lr3	1*	1.3...
pt.	3.....	3.....	Lr3	1*	1.3...
[11]pt.	3.....	3.....	Lr3	1*	1.3...
pt.	3.....	3.....	Lr3	1*	1.3...
rt.	3.....	3.....	Lr3	1*	1.3...
[12]r1.	3.....	3.....	Lr3	1*	1.3...
r1.	3.....	3.....	Lr3	1*	1b3...
	r1.	3.....	3.....	Lr3	1*	1b3...
1.	3.....	3.....	L.3	1*	1b3...
[13]	3.....	3.....	L.3	1*	1b3...
	3.....	3.....	L.3	1*	1b3...
	3.....	3.....	L.3	1*	1b3...
[14]	3.....	3.....	L.3	1*	1b3...
	3.....	3.....	L.3	1*	1b3...
	3.....	3.....	L.3	1*	1b3...
[15]	3.....	3.....	L.3	1*	1b3...

These columns are only displayed if extra Inputs/Outputs are ordered

Figure 12.8 Example Standard 15-Cycle Event Report 1/4-Cycle Resolution (Continued)

```
Mirrored Bits, Communication and Automation Elements
S TMB RMB TMB RMB RRCL Lcl Rem Ltch SELogic PWR
O A A B B OBBB 1 Variable 3P PB
PT 1357 1357 1357 1357 KAAO 135 13570C 135791 1111111 13 10
OF 2468 2468 2468 2468 DDK 246 2468PL 246802 1234567890123456 24 92
[1]
..... 1.b...
..... 1.b...
..... 1.b...
..... 1.b...
[2]
..... 1.b...
..... 1.b...
..... 1.b...
..... 1.b...
[3]
..... 1.b...
..... 1.b...
..... 1.b...
..... 1.b...
[4]
..... 1.b...
..... 1.b...
..... 1.b...
..... 1.b...
..... 1.b... >
[Six cycles of data not shown in this example]
[11]
..... 1.b...
..... 1.b...
..... 1.b...
..... 1.b...
[12]
..... 1.b...
..... 1.b...
..... 1.b...
3. .... 1.b...
[13]
3. .... 1.b...
3. .... 1.b...
3. .... 1.b...
3. .... 1.b...
[14]
3. .... 1.b...
3. .... 1.b...
3. .... 1.b...
3. .... 1.b...
[15]
3. .... 1.b...
3. .... 1.b...
3. .... 1.b...
3. .... 1.b...
```

```
Event: BG Location: 3.02 Shot: 0 Frequency: 60.01
Targets: 11 100101001000 001000000111
Currents (A Pri), ABCGQ: 400 3320 377 3019 3232
```

Group Settings

```
Identifier and Instrument Transformer Settings:
RID :=MOUNTAIN F-22
TID :=P180
CTR := 1000.0 CTRN := 1000.0 PTRY := 120.00 PTRZ := 120.00
.
.
.
```

[The remainder of the Group settings are not shown in this example]

see Figure 12.2

Logic Settings

```
.
.
.
```

[The Logic settings are not shown in this example]

Figure 12.8 Example Standard 15-Cycle Event Report 1/4-Cycle Resolution (Continued)

12.36 | Analyzing Events
Standard 15/30/60-Cycle Event Reports

```
Global Settings:  
General Settings:  
NFREQ := 60      PHROTR := ABC      DATE_F := MDY  
PWRDN_AC:= 180    PWRDN_WU:= 20  
TESTBATT:=NA  
FAULT :=51P OR 51G1  
Current and Voltage Connection Settings:  
IPCONN := ABC     EGND_SW := Y       CTPOL := POS  
BKTYP := 1  
VYCONN := ABC     VZCONN := OFF  
VSELECT := VY     FSELECT := VY      METHRES := N  
. .  
[The remainder of the Global settings are not shown in this example]  
Report Settings  
Sequential Events Recorder Trigger Lists:  
SER1 :=TRIP3P,51P,51PT,51G1,51G1T,PB12_PUL,OC3  
SER2 :=CLOSE3P,52A3P,CF3P,79RS3P,79CY3P,79L03P,RCSF3P,SH03P,SH13P,SH23P  
SH33P,SH43P,PB11_PUL,CC3  
SER3 :=PWR_SRC1,TOSLP,BTFAIL,DTFAIL  
SER4 :=0  
Event Report Settings:  
LER := 15        PRE := 4  
ER :=R_TRIG 51P OR R_TRIG 51G1  
. .  
[The remainder of the Report settings are not shown in this example]  
PARTNO=0651R2XXXXXXXXXXXXXX  
=>
```

Figure 12.8 Example Standard 15-Cycle Event Report 1/4-Cycle Resolution (Continued)

Figure 12.9 and Figure 12.10 look in detail at one cycle of A-phase current (channel IA) identified in Figure 12.8. Figure 12.9 shows how the event report ac current column data relate to the actual sampled waveform and rms values. Figure 12.10 shows how the event report current column data can be converted to phasor rms values. Voltages are processed similarly.

NOTE: Current and voltage analogs are scaled by $1/\sqrt{2}$ so that the event report oscillography displays a sine wave with a peak value that matches the rms magnitude.




Figure 12.9 Derivation of Event Report Current Values and RMS Current Values From Sampled Current Waveform

In *Figure 12.9*, note that any two rows of current data from the event report in *Figure 12.8*, 1/4 cycle apart, can be used to calculate rms current values.

12.38 | Analyzing Events
Standard 15/30/60-Cycle Event Reports




Figure 12.10 Derivation of Phasor RMS Current Values From Event Report Current Values

In *Figure 12.10*, note that two rows of current data from the event report in *Figure 12.8*, $\frac{1}{4}$ cycle apart, can be used to calculate phasor rms current values. In *Figure 12.10*, at the present sample, the phasor rms current value is:

$$I_A = 400 \text{ A} \angle -38.0^\circ \quad \text{Equation 12.1}$$

The present sample ($I_A = 315 \text{ A}$) is a real rms current value that relates to the phasor rms current value:

$$400 \text{ A} * \cos(-38.0^\circ) = 315 \text{ A} \quad \text{Equation 12.2}$$

Sequential Events Recorder (SER) Report

See *Figure 12.11* for an example SER report.

SER Triggering

The recloser control triggers (generates) an entry in the SER report for a change of state of any one of the elements listed in the SER1, SER2, SER3, and SER4 trigger settings. The factory-default settings are:

```
SER1 := TRIP3P, 51P, 51PT, 51G1, 51G1T, PB12_PUL, 0C3
SER2 := CLOSE3P, 52A3P, CF3P, 79RS3P, 79CY3P, 79LO3P, RCSF3P, SH03P, SH13P,
        SH23P, SH33P, SH43P, PB11_PUL, CC3
SER3 := PWR_SRC1, TOSLP, BTFAIL, DTFAIL
SER4 := 0
```

The elements are Relay Word bits referenced in *Table F.1*. The recloser control monitors each element in the SER lists every 1/4 cycle. If an element changes state, the recloser control time-tags the changes in the SER. For example, setting SER1 contains:

- Ground time-overcurrent element picked-up status (51G1)
- Ground time-overcurrent element timed-out status (51G1T)

If a ground fault occurs, the 51G1 element will assert and the change will be time-tagged in the SER (shown as 51G1 Asserted). If the fault clears before the ground time-overcurrent element times-out (indicating that a load-side device or another element operated to clear the fault), the 51G1 element deassertion is time-tagged in the SER (shown as 51G1 Deasserted).

If the ground fault did not get cleared by another device, then the 51G1T element would have asserted, and this state change would also appear in the SER (51G1T Asserted).

In addition to the programmable SER trigger lists, the recloser control adds preprogrammed messages to the SER for certain occurrences, as shown in *Table 12.6*.

Table 12.6 Automatic SER Triggers

Event	SER Entry ^a	Reference
Recloser control powered up after being shut off	Relay restarted	<i>Section 9: Settings</i>
Recloser control settings changed (except port settings)	Settings changed	<i>Section 9: Settings, Appendix L: IEC 61850</i>
Active settings group changed	Group changed	<i>Section 7: SELOGIC Control Equation Programming</i>
SER C command issued	SER archive cleared	<i>Clearing SER Report on page 12.40</i>
Start of SER data loss	SER data loss begin	<i>SER Memory Operation on page 12.40</i>
End of SER data loss	SER data loss end	
Invalid SER data	Invalid Data	
Data overwritten while recloser control is responding to SER command	Command aborted, data overwrite occurred	
Diagnostic restart	Diagnostic restart	<i>Section 13: Testing and Troubleshooting</i>
Recloser control shuts down while running on batteries	Going to sleep	<i>Section 13: Testing and Troubleshooting</i>

^a Each entry in the SER except Invalid Data and Command aborted, data overwrite occurred includes a date and time stamp.

Making SER Trigger Settings

Enter as many as 24 element names in each of the SER settings via the **SET R** command. See *Table F.1* for references to valid recloser control element (Relay Word bit) names. See the **SET R** command in *Table 9.2* and corresponding *Report Settings* on page *SET.72*. Use commas to delimit the elements. For example, if you enter setting SER1 as:

```
SER1:=51P,51G1,51PT,,51G1T , 50P1, ,50P2
```

The recloser control displays the setting as:

```
SER1 := 51P,51G1,51PT,51G1T,50P1,50P2
```

The recloser control can monitor as many as 96 elements in the SER (24 in each of SER1, SER2, SER3, and SER4).

Make SER Settings With Care

The recloser control triggers a row in the SER report for any change of state in any one of the elements listed in the SER1, SER2, SER3, or SER4 trigger settings. Nonvolatile memory is used to store the latest 1024 rows of the SER report so they can be retained during power loss. The nonvolatile memory is rated for a finite number of write cycles. Exceeding the limit can result in a FLASH self-test failure. *An average of one (1) state change every three minutes can be made for a 25-year recloser control service life.*

Retrieving SER Reports

See *SER Command (Sequential Events Recorder Report)* on page *10.71* for details on the **SER** command.

Clearing SER Report

NOTE: If any elements change state during the clearing process, the SER entries for these elements may be reported with time stamps that are prior to the SER archive cleared message.

Clear the SER report from nonvolatile memory with the **SER C** command as shown in the following example:

```
=>SER C <Enter>
Clear the SER
Are you sure (Y/N) ? Y <Enter>
Clearing Complete
```

To indicate when the SER memory was cleared, an entry is added to the SER as shown in *Table 12.6*.

SER Memory Operation

The Sequential Events Recorder (SER) nonvolatile memory is updated soon after new SER data are generated. During some conditions, such as during event report capture, the update of SER data is momentarily interrupted, and then SER updating of nonvolatile memory resumes.

In rare cases with rapidly occurring SER triggers, the new SER information may arrive faster than the memory system can store it. When this occurs, the relay inserts a pair of entries in the SER to indicate the start and end of data loss, as shown in *Table 12.6*. This is normally seen only during testing. Normal SER operation resumes after the data loss.

Another situation that can affect SER data storage is when the power supply to the SEL-651R-2 is interrupted while data are being recorded. If this results in incomplete data, the **SER** command may report **Invalid Data** for the incomplete entry, as shown in *Table 12.6*. Normal SER operation resumes after the relay is powered up.

Example SER Report

The following example SER report in *Figure 12.11* also corresponds to the example standard 15-cycle event report in *Figure 12.8*.

```
=>SER <Enter>
FEEDER 1 Date: 03/21/2012 Time: 15:53:49.924
STATION A Time Source: internal

FID=SEL-651R-2-Rxxx-Vx-Zxxxxxx-Dxxxxxxxx CID=xxxx

# Date Time Element State
22 01/06/2012 11:47:41.430 Relay restarted
21 01/06/2012 11:47:41.430 52A3P Asserted
20 01/06/2012 11:47:41.430 PWR_SRC1 Asserted
19 01/06/2012 11:47:41.430 SH33P Asserted
18 01/06/2012 11:47:41.430 79L03P Asserted
17 01/06/2012 11:47:51.522 79L03P Deasserted
16 01/06/2012 11:47:51.522 79RS3P Asserted
15 01/06/2012 11:47:51.526 SH33P Deasserted
14 01/06/2012 11:47:51.526 SH03P Asserted
13 03/02/2012 17:06:35.961 51G1 Asserted
12 03/02/2012 17:06:35.965 51P Asserted
11 03/02/2012 17:06:35.994 51G1T Asserted
10 03/02/2012 17:06:35.994 79L03P Asserted
9 03/02/2012 17:06:35.994 79RS3P Deasserted
8 03/02/2012 17:06:35.994 TRIP3P Asserted
7 03/02/2012 17:06:35.999 SH33P Asserted
6 03/02/2012 17:06:35.999 SH03P Deasserted
5 03/02/2012 17:06:36.082 51P Deasserted
4 03/02/2012 17:06:36.086 51G1 Deasserted
3 03/02/2012 17:06:36.099 52A3P Deasserted
2 03/02/2012 17:06:36.103 51G1T Deasserted
1 03/02/2012 17:06:36.665 TRIP3P Deasserted
```

=>

Figure 12.11 Example SER Report

The SER report rows in *Figure 12.11* are explained in *Table 12.7*, numbered in correspondence to the # column. The circled comments in *Figure 12.8* also correspond to the # column numbers in *Figure 12.11*. The SER report in *Figure 12.11* contains records of events that occurred before and after the standard event report in *Figure 12.8*.

Table 12.7 Example SER Detailed Description^a

SER Row No.	Explanation
22–20	SEL-651R-2 powered up. ^b
19–14	Reclosing relay initialization after turning on.
13	Ground #1 time-overcurrent element pickup (51G1). Starts timing at fault inception.
12	Maximum-phase time overcurrent element pickup (51P). Also starts timing.
11–8	Ground #1 time-overcurrent element times out (51G1T) and asserts trip logic (TRIP3P). Reclosing relay goes into the lockout state. Lockout occurs because Reclose Enabled operator control (= LT02) is deasserted.
7–6	Reclosing relay shot counter moves to last shot.
5–4	Time overcurrent elements drop out (51P and 51G1) as recloser contacts interrupt the fault current.
3	Recloser status change—52A3P registers as open.
2	Ground #1 time-overcurrent element completes 1-cycle reset interval (51G1T deasserts).
1	Trip logic drops out.

^a Corresponds to Figure 12.13.^b The date is a few months before the event report in Figure 12.8.

Sag/Swell/Interruption (SSI) Report

See *Figure 12.12* for an example SSI report.

SSI Triggering and Recording

NOTE: SSI is not available on models ordered with a single voltage input.

The SEL-651R-2 can perform automatic voltage disturbance monitoring for three-phase systems. The SSI Recorder uses the SSI Relay Word bits to determine when to start (trigger) and when to stop recording. The recorded data are available through the SSI Report.

See *Voltage Sag, Swell, and Interruption Elements on page 4.100* for details on the operation of the SSI Relay Word bits.

The SSI recorder operates (adds new entries to the stored SSI report) only when Group setting ESSI := Y in the active settings group, although the SSI report can be viewed at any time.

The SSI recorder uses nonvolatile memory, so any stored SSI data will not be erased by de-energizing the recloser control. The recloser control needs some time to store new SSI data in nonvolatile memory, so if a system power outage also causes the recloser control power to fail, there may not be an SSI record of the disturbance. The battery system in the SEL-651R-2 will normally keep the recloser control operating through any voltage disturbances.

The recloser control triggers (generates) entries in the SSI report upon the assertion of any sag, swell, or interruption element (Relay Word bits SAG_p, SW_p, INT_p, where p = A, B, or C), when manually triggered by the **SSI T** command or when the **SSI_TRIG** SELOGIC control equation solves to logical 1. See *Voltage Sag/Swell/Interrupt on page SET.41* for the **SSI_TRIG** equation.

SSI Report Entries

GLOBAL SETTING EGNDSW
See Ground Switch Logic on page 4.117.

- Entry number (1 is the most recent entry)
- Date and time stamp of entry
- Phase current magnitudes (I_a, I_b, I_c) as a percentage of the nominal current rating of the phase current inputs (1 A)
- Ground current magnitude (I_g) as a percentage of the nominal current rating of the phase current inputs (1 A)

Note: When Global setting EGNDSW := Y, the Ig percentage magnitude is based on channel IN data for small signals when Relay Word bit GNDSW is asserted. The percentage value displayed will be 1/5 of the displayed In percentage value, because of the difference in nominal channel ratings; the 1 A phase channel nominal rating is five times the 0.2 A nominal neutral channel rating.

For large signals, the Ig quantity is based on a calculated residual zero-sequence current $3I_0 = IA + IB + IC$ when Relay Word bit GNDSW is deasserted. When Global setting EGNDSW := N, Ig is always based on the calculated $3I_0$ quantity.

- Neutral current magnitude (I_n) as a percentage of the nominal current rating of the neutral current input (0.2 A)

- Phase-neutral voltage magnitudes (V_a , V_b , V_c) as a percentage of V_{base}

Global setting VSELECT determines which input terminals are monitored by the SSI elements, as shown in the SSI report. For example, if VSELECT := VZ, quantities VAZ, VBZ, and VCZ are reported. The other three voltage quantities (VAY, VBY, and VCY) have no effect on the SSI elements or the SSI report.

- Base voltage magnitude (V_{base}) in kV primary
 V_{base} = memorized positive-sequence voltage, V_1
- Phase A, B, and C SSI element status columns (see *Table 12.8*)
- Trigger state, * if present (in the column marked S)
- SSI recorder status (see *Table 12.9*)

NOTE: Any current or voltage value greater than 999 percent will be replaced by " \$\$ " in the SSI report.

Table 12.8 SSI Element Status Columns

Symbol	Meaning (for Each Column A, B, or C)
	Column A represents $p = A$ Column B represents $p = B$ Column C represents $p = C$
•	No SSI bits asserted for phase p
O	Overvoltage (SW p asserted)
U	Undervoltage (SAG p asserted)
I	Interruption (INT p asserted; SAG p asserted, unless setting VSAG := OFF)

Table 12.9 Recorder Status Column

Symbol	Meaning (Action)	Duration
R	Ready (when the SSI logic first acquires a valid V_{BASE} value)	Single entry
P	Predisturbance (4 samples per cycle). Always signifies a new disturbance.	12 samples (3 cycles)
F	Fast recording mode (4 samples per cycle)	Varies. At least one SSI element must be asserted.
E	End (post-disturbance at 4 samples per cycle)	As long as 16 samples (4 cycles). No SSI elements asserted.
M	Medium recording mode (one sample per cycle)	Maximum of 176 cycles
S	Slow recording mode (one sample per 64 cycles)	Maximum of 4096 cycles
D	Daily recording mode (one sample per day, just after midnight)	Indefinite
X	Data overflow (single entry that indicates that data were lost prior to the present entry)	Single entry

See *Figure 12.12* for an example SSI report.

SSI Recorder Operation: Overview

The SSI recorder operation can be summarized as follows: When power is first applied to the recloser control and setting ESSI := Y, (or setting ESSI is changed from N to Y), the recloser control measures the voltage inputs specified by Global setting VSELECT to determine if a valid three-phase signal is present. When the conditions are satisfied for at least twelve seconds,

the positive-sequence voltage, V_1 , is memorized as the Vbase reference voltage. This causes a single R entry to be placed in the SSI archive, which indicates that the recorder is armed, or ready. The Vbase value is allowed to change on a gradual basis to follow normal system voltage variations, but is locked when a disturbance occurs.

When any SSI Relay Word Bit asserts, the SSI_TRIG SELOGIC control equation is asserted, or the **SSI T** serial port command is issued, the recorder will begin recording.

When operating, the SSI Recorder archives the following information:

- Currents I_a , I_b , I_c , I_g , and I_n as a percentage of the nominal current rating (shown in the report heading)
- Voltages V_a , V_b , and V_c as a percentage of the Vbase quantity
- The Vbase quantity in kV primary
- The state of the SSI Relay Word bits by phase
- The trigger status
- The recorder status

Entries are made at a varying recording rate: fastest when the SSI Relay Word bits are changing states, and slowest if the SSI Relay Word bits are quiet. Eventually, it can get as slow as one sample per day. The faster recording mode will be initiated from any of the slower recording modes, as soon as any SSI bit or the **SSI T** condition changes state.

Recording is stopped when all SSI Relay Word bits and the trigger condition stay deasserted for at least four cycles.

The Group setting SSI_TRIG is a SELOGIC control equation that can be used to force the SSI recorder to trigger, regardless of the applied voltages, provided that the recorder was previously armed. The SSI_TRIG setting is treated the same as a Sag/Swell/Interruption Relay Word bit. An example application is to set SSI_TRIG := PB08_PUL for testing purposes. When the Operator Control pushbutton **AUX 1** is pressed, the SSI recorder would act as if the **SSI T** command was issued (see *Table 11.9*).

Make SSI_TRIG Setting With Care

Take care to set the SSI_TRIG equation so that it does not constantly assert and deassert, because the resulting stream of SSI triggers causes excessive data recording. Excessive recording reduces the usefulness of the SSI report for actual power system disturbance analysis because real disturbance data could be overwritten before an operator could retrieve the information. Additionally, because the SSI data are stored in nonvolatile memory that is rated for a finite number of write cycles, constant SSI triggering could lead to a FLASH self-test failure and a reduction in the recloser control service life.

SSI Recorder Operation: Detailed Description

From the SSI Recorder Ready state, upon the initial assertion of one of the SSI Relay Word bits or a manual trigger condition, the recloser control records SSI data in the following sequence:

- **Predisturbance recording:** Record pretrigger entries at 1/4-cycle intervals with the SSI recorder status field displaying P. Because no SSI elements are asserted, columns A, B, and C display “.” (a period). The predisturbance state lasts for a total of 12 samples, or 3 cycles, unless there are back-to-back disturbances that reduce the number of P entries.
- **Fast recording (also End recording):** Record one entry every 1/4-cycle, with the SSI recorder status field displaying F (if any SSI elements are asserted or the trigger condition is asserted), or E (if none of the SSI elements are asserted). If the trigger condition is present, a * is recorded. The SSI element status columns show one of ., 0, U, I. The Fast/End recording mode continues until four cycles elapse with no SSI element or trigger condition changing state. The recloser control then proceeds to the state determined by the following tests (processed in the order shown):
 - If INT3P is asserted, switch to daily recording mode. This keeps the recloser control from recording medium and slow speed detailed information during a complete outage.
 - Otherwise, if any SSI elements or the SSI_TRIG setting are asserted, switch to the medium recording mode.
 - Otherwise, stop recording.
- **Medium recording:** Record one entry per cycle, with the SSI recorder status field displaying M. The phase columns show one of ., 0, U, I. The medium recording mode continues for 176 cycles, unless one of the SSI elements or the trigger condition changes state, which causes the recorder to start over in Fast mode (with as many as three samples prior to the change). At the end of medium recording mode, the recorder switches to the slow recording mode.
- **Slow recording:** Record one entry every 64 cycles, with the SSI recorder status field displaying S. The phase columns show one of ., 0, U, I. The slow recording mode continues for 4,096 cycles (64 entries), unless one of the SSI elements or the manual trigger condition changes state, which causes the recorder to start over in fast mode (with as many as eight samples prior to the change). At the end of slow recording mode, the recorder switches to the daily recording mode.
- **Daily recording:** Record one entry every day just past midnight (00:00:00), with the SSI recorder status field displaying D. The phase columns show one of ., 0, U, I. The daily recording mode continues until any SSI relay element or the manual trigger condition changes state, which causes the recorder to start over in fast mode with as many as eight samples prior to the change.

An overflow condition can occur when the SSI recorder cannot keep up with the data generated during disturbances that create a large number of SSI entries. The nonvolatile memory that is used for the SSI archive has a longer write time than the random-access memory (RAM) that is used to temporarily store the SSI data, so it is possible that the recloser control will overwrite the

data in RAM if the transfer to Flash memory gets too far behind. The SSI report shows an X in the REC column if this happens, and it is on the first entry after the overflow. The overflow condition may also occur if the recloser control is saving an event report to nonvolatile memory, because the memory can only be used by one procedure at a time.

SSI Report Memory Details

The recloser control retains a minimum of 4000 of the most recent SSI entries in nonvolatile memory. The recloser control can hold a maximum of approximately 8000 entries. When the recorder memory reaches 8000 entries and further entries occur, the oldest 4000 memory locations are cleared in a block to make room for newer entries. Therefore, the apparent SSI memory size can vary between 4000 and approximately 8000 entries. If the SSI recorder memory clears while an SSI report is being displayed, the SSI report stops and displays this message:

Command Aborted, Data overwrite occurred

Capacity of the SSI Report

If maximum SSI recorder capacity is desired, the SSI report should be checked periodically, with the data captured to a computer file by using a terminal emulation program. Once the data have been viewed or captured, use the **SSI C** command to clear the SSI recorder.

Clearing the SSI recorder makes it easier to tell if any new disturbances have been recorded, and it also allows the SSI archive to record the maximum of 8000 entries. If more than 8000 entries occur, the oldest half of the SSI archive will be erased to make room for the new entries. The most recent 4000 entries are always available.

Retrieving the SSI Report

See *SSI Command (Voltage Sag/Swell/Interruption Report)* on page 10.73 for details on the **SSI** command. See *Figure 12.12* for an example SSI report.

Commissioning Testing

The **SSI T** command is useful for testing, because it provides an easy method of creating some SSI report entries without the need to remove voltage signals or connect a test set, providing Vbase has already been initialized.

During recloser control commissioning or test procedures, the SSI recorder may memorize the Vbase quantity when test voltages or settings are applied. This could cause the recorder to declare a false SAG or SWELL condition when normal system voltages are applied. Reset the SSI recorder logic and clear the Vbase value by issuing the **SSI R** command.

Example SSI Report

The SSI report in *Figure 12.12* shows the voltage disturbances caused by the same fault simulation used for *Figure 12.8* (example event report) and *Figure 12.11* (example SER report). Notice in *Figure 12.12* that the Vb column shows the voltage sag, and the Ph B column shows a U, representing the SAGB Relay Word bit. Currents Ib and Ig display the fault current.

=>SSI <Enter>																						
FEEDER 1 STATION A			Date: 03/21/2012 Time: 16:36:19.451 Time Source: internal																			
FID=SEL-651R-2-Rxxx-Vx-Zxxxxx-Dxxxxxx CID=xxxx																						
I nom. A B C G = 1 Amp N = 0.20 Amp																						
Current(% I nom.) Voltage(% Vbase) Vbase Ph ST																						
#	Date	Time	Ia	Ib	Ic	Ig	In	Va	Vb	Vc	(kV)	ABC										
47	07/02/2003	17:06:35.949	27	27	27	0	0	100	100	100	14.37	...										
46	07/02/2003	17:06:35.953	27	27	27	0	0	100	100	100	14.37	...										
45	07/02/2003	17:06:35.957	27	27	27	0	0	100	100	100	14.37	...										
44	07/02/2003	17:06:35.961	29	47	28	16	78	101	98	100	14.37	...										
43	07/02/2003	17:06:35.965	29	99	27	90	449	100	97	101	14.37	...										
42	07/02/2003	17:06:35.969	33	173	31	138	690	102	93	101	14.37	...										
41	07/02/2003	17:06:35.974	33	256	30	235	\$\$\$	101	92	102	14.37	...										
40	07/02/2003	17:06:35.978	35	310	33	277	\$\$\$	101	90	102	14.37	...										
39	07/02/2003	17:06:35.982	35	332	33	302	\$\$\$	101	90	103	14.37	...										
38	07/02/2003	17:06:35.986	35	332	33	302	\$\$\$	101	90	103	14.37	...										
37	07/02/2003	17:06:35.990	35	332	33	302	\$\$\$	101	90	103	14.37	...										
36	07/02/2003	17:06:35.994	35	332	33	302	\$\$\$	101	90	103	14.37	...										
35	07/02/2003	17:06:35.999	35	332	33	302	\$\$\$	101	90	103	14.37	.U. F										
34	07/02/2003	17:06:36.003	35	332	33	302	\$\$\$	101	90	103	14.37	.U. F										
33	07/02/2003	17:06:36.007	35	332	33	302	\$\$\$	101	90	103	14.37	.U. F										
32	07/02/2003	17:06:36.011	35	332	33	302	\$\$\$	101	90	103	14.37	.U. F										
31	07/02/2003	17:06:36.015	35	332	33	302	\$\$\$	101	90	103	14.37	.U. F										
30	07/02/2003	17:06:36.019	35	332	33	302	\$\$\$	101	90	103	14.37	.U. F										
29	07/02/2003	17:06:36.024	35	332	33	302	\$\$\$	101	90	103	14.37	.U. F										
28	07/02/2003	17:06:36.028	35	332	33	302	\$\$\$	101	90	103	14.37	.U. F										
27	07/02/2003	17:06:36.032	35	332	33	302	\$\$\$	101	90	103	14.37	.U. F										
26	07/02/2003	17:06:36.036	35	332	33	302	\$\$\$	101	90	103	14.37	.U. F										
25	07/02/2003	17:06:36.040	35	332	33	302	\$\$\$	101	90	103	14.37	.U. F										
24	07/02/2003	17:06:36.044	35	332	33	302	\$\$\$	101	90	103	14.37	.U. F										
23	07/02/2003	17:06:36.049	35	332	33	302	\$\$\$	101	90	103	14.37	.U. F										
22	07/02/2003	17:06:36.053	35	332	33	302	\$\$\$	101	90	103	14.37	.U. F										
21	07/02/2003	17:06:36.057	35	332	33	302	\$\$\$	101	90	103	14.37	.U. F										
20	07/02/2003	17:06:36.061	32	313	29	292	\$\$\$	100	92	103	14.37	.U. F										
19	07/02/2003	17:06:36.065	27	252	24	226	\$\$\$	101	92	103	14.37	.U. F										
18	07/02/2003	17:06:36.069	16	173	19	172	859	100	97	102	14.37	.U. F										
17	07/02/2003	17:06:36.074	10	93	8	81	405	101	98	102	14.37	.U. F										
16	07/02/2003	17:06:36.078	2	30	6	34	172	101	100	102	14.37	...										
15	07/02/2003	17:06:36.082	0	0	0	0	0	101	101	101	14.37	...										
14	07/02/2003	17:06:36.086	0	0	0	0	0	101	101	101	14.37	...										
13	07/02/2003	17:06:36.090	0	0	0	0	0	101	101	101	14.37	...										
12	07/02/2003	17:06:36.094	0	0	0	0	0	101	101	101	14.37	...										
11	07/02/2003	17:06:36.099	0	0	0	0	0	101	101	101	14.37	...										
10	07/02/2003	17:06:36.103	0	0	0	0	0	101	101	101	14.37	...										
9	07/02/2003	17:06:36.107	0	0	0	0	0	101	101	101	14.37	...										
8	07/02/2003	17:06:36.111	0	0	0	0	0	101	101	101	14.37	...										
7	07/02/2003	17:06:36.115	0	0	0	0	0	101	101	101	14.37	...										
6	07/02/2003	17:06:36.119	0	0	0	0	0	101	101	101	14.37	...										
5	07/02/2003	17:06:36.124	0	0	0	0	0	101	101	101	14.37	...										
4	07/02/2003	17:06:36.128	0	0	0	0	0	101	101	101	14.37	...										
3	07/02/2003	17:06:36.132	0	0	0	0	0	101	101	101	14.37	...										
2	07/02/2003	17:06:36.136	0	0	0	0	0	101	101	101	14.37	...										
1	07/02/2003	17:06:36.140	0	0	0	0	0	101	101	101	14.37	...										

Figure 12.12 Example Sag/Swell/Interruption (SSI) Report

High-Impedance Fault (HIF) Event Reporting

High-impedance fault event information is available when the relay supports HIF detection. The relay stores event information in nonvolatile memory. High-impedance fault event information can be viewed in one or more of the following forms:

- HIF event summary
- HIF event history
- Compressed ASCII HIF Event Report
- COMTRADE File Format HIF Event Report

HIF Event Report Storage

The SEL-651R-2 provides user-selectable HIF event report length. Report setting HIFLER determines the length of the event report. HIF event report length is either 2, 5, 10, or 20 minutes. The prefault length, contrary to the standard event report, is fixed at 90 seconds and is included in addition to the HIFLER setting (i.e., when HIFLER equals 2 minutes, the total event report will be 3 minutes and 30 seconds).

See the **SET R** command in *Table 9.2* and corresponding *Report Settings on page SET.72* for instructions on setting the HIFLER setting. Changing the HIFLER setting erases all HIF events stored in nonvolatile memory.

The HIF event report capacity depends on the selected report length (HIFLER) setting, as shown in *Table 12.10*.

NOTE: During testing, be aware that once the relay HIF event report memory is full, triggering a new HIF event can displace the oldest events.

Table 12.10 HIF Event Report Length Settings

HIFLER settings (minutes):	2	5	10	20
Minimum Number of Event Reports Stored:	28	14	7	3

HIF Event Summary

The **SUM HIF** command displays a shortened version of a stored high-impedance fault event report. These short-form reports present vital information about a triggered event. See *Figure 12.13* for a sample HIF event summary.

```
=>>SUM HIF <Enter>
FEEDER 1                               Date: 08/03/2012 Time: 08:52:15.854
STATION A                               Time Source: external

Event Number = 10000
Event: HIF Fault           HIF Phase: A,B
Downed Conductor: NO      Freq: 59.99
Breaker: CLOSED

Pre-trigger (A):
IARMS    IBRMS    ICRMS
312.0     238.0    282.0

Post-trigger (A):
312.0     245.0    281.0

Pre-trigger (A):
SDIA     SDIB     SDIC
236.5    203.5    211.5

Post-trigger (A):
247.0    217.0    224.0
```

Figure 12.13 Sample HIF Summary

The event summary contains the following information:

- Standard report header
- Relay and terminal identification
- Event date and time
- Relay Time Source
- Event type
- Event number (corresponding to the **HIS HIF** command)
- HIF Phase
- Downed Conductor
- System frequency

- Breaker status at trigger time of the event
- Pretrigger and post-trigger phase RMS currents and sum of difference currents (from the first row and the initial trigger row of the event report)

Table 12.11 lists event types in fault reporting priority. The entire length of the event report is examined to determine the event type. For example, alarm event types have reporting priority over triggered events when both conditions are present in an event. Events may be triggered in one of two ways. The **TRI HIF** command triggers an event (see *TRI Command (Trigger Event Report)* on page 10.84 for complete information on the **TRI** command) locally. Report setting HIFER allows for triggering an event automatically at the assertion of the corresponding Relay Word bit (see *Table 4.41* on page 4.153).

Table 12.11 HIF Event Types

Event	Event Trigger
HIF FAULT	Assertion of any one of the following Relay Word bits: HIF2_A, HIF2_B, HIF2_C
HIF ALARM	Assertion of any one of the following Relay Word bits and if no HIF fault has occurred: HIA2_A, HIA2_B, HIA2_C
HIF Ext. TRI	Assertion of HIFER SELOGIC variable.
HIF TRI	Execution of the TRI HIF command.

Table 12.12 lists HIF phase involvement conditions. The phase involvement is determined by examining the entire event report. Multiple phases may be listed if more than one phase involvement is detected. If an HIF event occurs (Relay Word bits HIF2_A, HIF2_B, or HIF2_C assert), alarmed phases are not listed. When an event report is triggered, Relay Word bit HIFREC is asserted until the HIF event report is finished being collected. The relay does not generate additional event reports for triggering conditions that follow the initial triggering condition and are within the same report.

Table 12.12 HIF Event Phases

Phase	Conditions
A	Assertion of any one of the following Relay Word bits: HIA2_A, HIF2_A
B	Assertion of any one of the following Relay Word bits: HIA2_B, HIF2_B
C	Assertion of any one of the following Relay Word bits: HIA2_C, HIF2_C

When a high-impedance fault is caused by a down-conductor, there may be a load current reduction. Depending on the position of the down conductor and the amount of load dropped, this load reduction event may or may not be detectable at the recloser location. The Load Reduction Element is used to detect any load reduction at the time that a high-impedance fault is detected. The element is used to report a possible down-conductor event. *Table 12.13* lists HIF downed conductor conditions.

Table 12.13 HIF Downed Conductor

Downed Conductor	Conditions
YES	Assertion of any one of the following Relay Word bits: HIA2_A, HIA2_B, HIA2_C, HIF2_A, HIF2_B, HIF2_C, AND LRX (LRA, LRB, LRC) bit asserts where X is the same phase as the alarmed or faulted phase.
NO	When the above is not true.

The system frequency is displayed as measured at the time of trigger to two decimal places. Pretrigger currents are obtained from the first row in the event report, while post-trigger currents are obtained from the initial trigger row.

Viewing the HIF Event Summary

Access the history report from the communications ports by using the **HIS HIF** command or the analysis menu within QuickSet. View and download HIF history reports from Access Level 1 and higher.

The **SUM HIF** command can be used to retrieve HIF event summaries by event number. (The relay labels each new event with a unique number as reported in the **HIS HIF** command history report; see *HIF Event History* on page 12.51.) Table 12.14 lists the **SUM HIF** commands.

Table 12.14 SUM HIF Command

Command	Description
SUM HIF	Return the most recent HIF event summary.
SUM HIF <i>n</i>	Return an event summary for HIF event <i>n</i> ^a .

^a The parameter n indicates the event unique event identification number.

CSUMMARY HIF

The relay outputs a Compressed ASCII HIF summary report for SCADA and other automation applications. Issue ASCII command **CSU HIF** to view the Compressed ASCII HIF summary report. A sample of the summary report appears in *Figure 12.14*; this is a comma-delimited ASCII file. The relay appends a four digit hex checksum at the end of the lines in the Compressed ASCII report.

Items included in the Compressed ASCII summary report are similar to those included in the summary report.

See *CSUMMARY HIF Command (Only Available in Relays That Support Arc Sense Technology)* on page C.10 for more information on the Compressed ASCII command set.

```
=>>CSU HIF <Enter>
"RID", "TID", "FID", "yyyy"<CR><LF>
"RID", "TID", "FID=SEL-651R-2-RXXX-Xxxxxx-Dxxxxxxxxx", "yyyy"<CR><LF>
"REF_NUM", "MONTH", "DAY", "YEAR", "HOUR", "MIN", "SEC", "MSEC", "EVENT", "HIF PHASE",
"DOWNED CONDUCTOR", "FREQUENCY", "BREAKER A", "BREAKER B", "BREAKER C", "IARMS_PF", "IBRMS_PF", "ICRMS_PF",
"IARMS", "IBRMS", "ICRMS", "SDIA_PF", "SDIB_PF", "SDIC_PF", "SDIA", "SDIB", "SDIC", "yyyy"<CR><LF>
xxxxx,xx,xx,xxxxx,xx,xx,xxx,"EVENT", "HIF PHASE", "DOWNED CONDUCTOR", xx.xx,
"BREAKER", xxxxxx.x, xxxxxx.x, xxxxxx.x, xxxxxx.x, xxxxxx.x, xxxxxx.x, xxxxxx.x, xxxxxx.x,
xxxxxxxx.x, xxxxxx.x, xxxxxx.x, xxxxxx.x, xxxxxx.x, "VVVV"<CR><LF>
```

Figure 12.14 Sample Compressed ASCII HIF Summary

HIF Event History

The HIF event history gives a quick look at recent relay activity. See *Figure 12.15* for a sample event history. The HIF event history contains the following:

- Standard report header
 - Relay and terminal identification
 - Date and time of report
 - Relay Time Source
- Event number
- Date and time when event triggered
- Event type
- Downed Conductor
- Active settings group at time of event trigger

```
=>>HIS HIF <Enter>
FEEDER 1                               Date: 10/03/2012 Time: 08:39:15.855
STATION A                               Time Source: external

#       DATE        TIME        EVENT        DOWNED CONDUCTOR    GRP
10004   09/08/2012 09:56:40:797  HIF Alarm A,B,C      NO          1
10003   06/10/2012 08:04:16.698  HIF Fault B        NO          1
10002   06/09/2012 07:13:48.734  HIF Fault B        NO          1
10001   06/08/2012 15:07:13.293  HIF Fault A,B,C      NO          1
10000   06/08/2012 14:55:02.457  HIF TRI           NO          1
```

Figure 12.15 Sample HIF Event History

The event types and downed conductor status in the event history are determined in the same manner as in the event summary (see *HIF Event Summary* on page 12.48).

Viewing the HIF Event History

NOTE: The unique event identifier cannot be reset.

Access the history report from the communications ports by using the **HIS HIF** command or the analysis menu within QuickSet. View and download history reports from Access Level 1 and higher.

Use the **HIS HIF** command from a terminal to obtain the event history. The optional parameter *n* specifies the number of the most recent events that the relay returns.

Table 12.15 HIS HIF Command

Command	Description
HIS HIF	Return event histories with the oldest at the bottom of the list and the most recent at the top of the list.
HIS HIF <i>n</i>	Return the <i>n</i> most recent event summaries with the oldest at the bottom of the list and the most recent at the top of the list.
HIS HIF C	Clears the HIF event history. The unique event identifier is not reset to 10000.

CHISTORY HIF

The SEL-651R-2 provides Compressed ASCII event reports to facilitate event report storage and display. SEL communications processors and Analytic Assistant take advantage of the Compressed ASCII format. Use the **CHI HIF** command to display Compressed ASCII event history information.

```
=>>CHI HIF <Enter>
"RID", "TID", "FID", "yyyy"<CR><LF>
"Relay 1", "Station A", "FID=SEL-xxx-Rxxx-Vx-xxxxxx-Dxxxxxxxx", "yyyy"<CR><LF>
"REC_NUM", "REF_NUM", "MONTH", "DAY", "YEAR", "HOUR", "MIN", "SEC", "MSEC", "EVENT",
"DOWNED CONDUCTOR", "GRP", "FREQ", "yyyy"<CR><LF>
xx,xxxx,xx,xx,xxxx,xx,xx,xx,xxx,"HIF TRI","NO",x,xx.xx,"yyyy"<CR><LF>
xxx,xxxx,xx,xx,xxxx,xx,xx,xx,xxx,"HIF FAULT B","YES",xx.xx,"yyyy"<CR><LF>
```

Figure 12.16 Sample Compressed HIF History Report

HIF Event Reporting

High-impedance fault oscillography files are available when the relay supports HIF detection. In the SEL-651R-2, HIF events are available as Compressed ASCII reports and binary format via COMTRADE files. HIF event reports are available at the rate of 1-sample/2 cycles.

Use a terminal or SEL-supplied PC software to retrieve event report files stored in the relay and transfer these files to your computer. Both QuickSet and Analytic Assistant read the compressed event files that the relay generates for an event. See *QuickSet Event Analysis on page 3.18* for instructions on viewing event report oscillography with QuickSet.

High-Impedance Fault Compressed Event Report

The SEL-651R-2 provides Compressed ASCII event reports to facilitate event report storage and display. SEL communications processors and Analytic Assistant take advantage of the Compressed ASCII format. Use the **CEV HIF** command to display Compressed ASCII HIF event reports.

The relay generates compressed event reports to display analog data and the state of the HIF Relay Word bits.

The relay provides user-programmable event report triggering conditions. An event report is triggered for all conditions listed for the **SUM HIF** command. When an event report is triggered for any of these conditions, Relay Word bit, HIFREC, asserts, and stays asserted until the HIF event report has finished collecting. The relay does not generate additional event reports for triggering conditions that follow the initial triggering condition and are within the same report.

```

=>CEV HIF <Enter>
"FID", "yyyy"
"FID=SEL-xxx-Rxxx-Vx-Zxxxxxx-Dxxxxxxxx", "yyyy"
"MONTH", "DAY", "YEAR", "HOUR", "MIN", "SEC", "MSEC", "yyyy"
"XX,XX,XXXX,XX,XX,XX,XXX, "yyyy"
"REC_NUM", "REF_NUM", "NUM_CH_A", "NUM_CH_D", "SAM/CYC_A", "SAM/CYC_D",
"NUM_OF_CYC", "PRIM_VAL", "yyy"XXX,XX,XX,X.XXXX,X.XXXX,XXXXX,"YES", "yyyy"
"IARMS(A)", "IBRMS(A)", "ICRMS(A)", "INRMS(A)", "SDIA(A)", "SDIB(A)", "SDIC(A)",
"SDIAREF(A)", "SDIBREF(A)", "SDICREF(A)", "dA(A)", "dB(A)", "dC(A)",
"T7CNTA", "T7CNBT", "T7CNCT", "T8CNTA", "T8CNBT", "T8CNTC", "FREQ", "TRIG"*** * * * *
NTUNE_A NTUNE_B NTUNE_C * * * DL2CLR ITUNE_A ITUNE_B ITUNE_C HIFARMA HIFARMB HIFARMC
LOL_A LOL_B LOL_C TUNSTLA TUNSTLB TUNSTLC TUNRSTA TUNRSTB TUNRSTC HIFTUNA HIFTUNB
HIFTUNC DIA_DIS DIB_DIS DIC_DIS DVA_DIS DVB_DIS DVC_DIS HIA2_A HIA2_B HIA2_C FRZCLR
DUPA DUPB D UPC HIF2_A HIF2_B HIF2_C LRA LRB LRC DDNA DDNB DDNC 3PH_EVE MUL_EVE
MPH_EVE HIFE R * LR3 HIFFRZ HIFMODE EN FREQOK", "yyyy"
XXXXX,XXXXX,XXXXX,XXXXX,XXXXX,XXXXX,XXXXX,XXXXX,XXXXX,XXXXX,XXXXX,XXXXX,XXXXX,XXXXX,
XXXXX,XXXXX,XXXXX,XXXXX,XXXXX,XXXXX,XXXXX,XXXXX,XXXXX,XXXXX,XXXXX,XXXXX,XXXXX,XXXXX,
, "000000000000", "yyyy"
.
.
.

yyyy shall be the 4-byte ASCII checksum.
xxxx shall be the associated analog values
0000 shall be the hexadecimal representation of the Relay Word bit.

```

High-Impedance Fault COMTRADE File Format Reports

The SEL-651R-2 stores high-impedance fault oscillography in binary format and uses COMTRADE file types to output these data:

- .HDR—header file
- .CFG—configuration file
- .DAT—data file

The .HDR file contains summary information about the event in ASCII format. The .CFG file is an ASCII configuration file that describes the layout of the .DAT file. The .DAT file is in binary format and contains the values for each input channel for each sample in the record. These data conform to the IEEE C37.111-1999 COMTRADE standard.

.HDR File

The .HDR file contains the output of the HIF summary command (**SUM HIF**) and settings relevant to the high-impedance fault detection logic as illustrated in *Figure 12.17*.

```
=>>SUM HIF <Enter>

FEEDER 1 Date: 08/03/2012 Time: 08:52:15.854
STATION A Time Source: external

Event Number = 10000
Event: HIF Fault HIF Phase: A,B
Downed Conductor: NO Freq: 59.99
Breaker: CLOSED

Pre-trigger (A):
IARMS IBRMS ICRMS
312.0 238.0 282.0

Post-trigger (A):
312.0 245.0 281.0

Pre-trigger (A):
SDIA SDIB SDIC
236.5 203.5 211.5

Post-trigger (A):
247.0 217.0 224.0

CTR, "1000.0"
HIFLER, "2"
```

Figure 12.17 Sample HIF COMTRADE .HDR Header File

.CFG File

The .CFG file contains data that are used to reconstruct the captured high-impedance fault data during the event report (see *Figure 12.18*). A <CR><LF> follows each line.

```
<RID>, <FID>, 1999
##,##A,##D _____ Total Channels, Analog, Digital

1,IARMS,A,,A,<scale factor>,0,0,0,-32767,32767,<CTR>,1,P
2,IBRMS,B,,A,<scale factor>,0,0,0,-32767,32767,<CTR>,1,P
3,ICRMS,C,,A,<scale factor>,0,0,0,-32767,32767,<CTR>,1,P
4,INRMS,C,,A,<scale factor>,0,0,0,-32767,32767,<CTR>,1,P
5,SDIA,A,,A,<scale factor>,0,0,0,-32767,32767,<CTR>,1,P
6,SDIB,B,,A,<scale factor>,0,0,0,-32767,32767,<CTR>,1,P
7,SDIC,C,,A,<scale factor>,0,0,0,-32767,32767,<CTR>,1,P
8,SDIAREF,A,,A,<scale factor>,0,0,0,-32767,32767,<CTR>,1,P
9,SDIBREF,B,,A,<scale factor>,0,0,0,-32767,32767,<CTR>,1,P
10,SDICREF,C,,A,<scale factor>,0,0,0,-32767,32767,<CTR>,1,P
11,dA,A,,A,1.000000,0,0,0,-32767,32767,<CTR>,1,P
12,dB,B,,A,1.000000,0,0,0,-32767,32767,<CTR>,1,P
13,dc,C,,A,1.000000,0,0,0,-32767,32767,<CTR>,1,P
14,T7CNTA,A,,,1,0,0,-32767,32767,1,1,P
15,T7CNBTB,B,,,1,0,0,-32767,32767,1,1,P
16,T7CNTC,C,,,1,0,0,-32767,32767,1,1,P
17,T8CNTA,A,,,1,0,0,-32767,32767,1,1,P
18,T8CNBTB,B,,,1,0,0,-32767,32767,1,1,P
19,T8CNTC,C,,,1,0,0,-32767,32767,1,1,P
20,FREQ,,,Hz,0.01,0,0,0,12000,1,1,P

1,<RWBIT>,,,0
...
##,<RWBIT>,,,0
NFREQ
0
0, <last sample number> _____ First Data Point
dd/mm/yyyy, hh:mm:ss.ssssss _____ Trigger Point
dd/mm/yyyy, hh:mm:ss.ssssss
BINRAY
```

Figure 12.18 Sample HIF COMTRADE .CFG Configuration File Data

The configuration file has the following format:

- Station name, device identification, COMTRADE standard year
- Number and type of channels
- Channel name units and conversion factors
- HIF digital relay word bit names
- Nominal frequency
- Number of samples
- Date and times of first data point and event trigger

The .CFG file references analog quantities that are particular to High-impedance fault detection. See *High-Impedance Fault Compressed Event Report* on page 12.52 for description of HIF analog and digital values.

.DAT File

The .DAT file follows the COMTRADE binary standard. The format of the binary data files is sample number, time stamp, data value for each analog channel, and digital channel status data for each sample in the file. There are no data separators or carriage return/line feed characters in the binary file. The sequential position of the data in the binary file determines the data translation. Refer to the *IEEE Standard Common Format for Transient Data Exchange (COMTRADE) for Power Systems, IEEE C37.111-1999* for more information. Many programs read the binary COMTRADE files. These programs include Analytic Assistant.

This page intentionally left blank

Section 13

Testing and Troubleshooting

Introduction

This section contains guidelines for determining and establishing test routines for the SEL-651R-2 Recloser Control. Follow the standard practices of your company in choosing testing philosophies, methods, and tools. The recloser control incorporates self-tests to help you diagnose potential difficulties should these occur. *Recloser Control Troubleshooting on page 13.11* contains a quick-reference table for common recloser control operation problems.

Topics, tests, and troubleshooting procedures presented in this section include the following:

- *Testing Philosophy on page 13.1*
- *Self-Tests on page 13.7*
- *Recloser Control Troubleshooting on page 13.11*
- *Recloser Control Calibration on page 13.15*
- *Technical Support on page 13.15*

Testing Philosophy

Recloser control testing may be divided into three categories: acceptance, commissioning, and maintenance testing. The categories are differentiated by when they take place in the life cycle of the recloser control as well as by the test complexity.

The paragraphs below describe when to perform each type of test, the goals of testing at that time, and the recloser control functions that you need to test at each point. This information is intended as a guideline for testing SEL recloser controls.

Acceptance Testing

When: When qualifying a recloser control model to be used on the utility system.

Goals:

1. Ensure that the recloser control meets published critical performance specifications such as operating speed and element accuracy.
2. Ensure that the recloser control meets the requirements of the intended application.
3. Gain familiarity with recloser control settings and capabilities.

What to test: All protection elements and logic functions critical to the intended application.

SEL performs detailed acceptance testing on all new recloser control models and versions. We are certain that the recloser controls we ship meet their published specifications. It is important to perform acceptance testing on a recloser control if you are unfamiliar with its operating theory, protection scheme logic, or settings. This helps ensure the accuracy and correctness of the recloser control settings when you issue them.

Commissioning Testing

When: When installing a new protection system.

Goals:

1. Ensure that all system ac and dc connections are correct.
2. Ensure that the recloser control functions as intended using your settings.
3. Ensure that all auxiliary equipment operates as intended.

What to test: All connected or monitored inputs and outputs, polarity and phase rotation of ac connections, simple check of protection elements.

SEL performs a complete functional check and calibration of each recloser control before it is shipped. This helps ensure that you receive a recloser control that operates correctly and accurately. Commissioning tests should verify that the recloser control is properly connected to the power system and all auxiliary equipment. Verify control signal inputs and outputs. Check breaker auxiliary inputs, SCADA control inputs, and monitoring outputs. Use an ac connection check to verify that the recloser control current and voltage inputs are of the proper magnitude and phase rotation.

Brief fault tests ensure that the recloser control settings are correct. It is not necessary to test every recloser control element, timer, and function in these tests.

At commissioning time:

1. Use the recloser control **METER** command to verify the ac current and voltage magnitude and phase rotation.
2. Use the **PULSE** command to verify recloser control output contact operation.
3. Use the **TARGET** command to verify optoisolated input operation.

Maintenance Testing

When: At regularly scheduled intervals or when there is an indication of a problem with the recloser control or system.

Goals:

1. Ensure that the recloser control is measuring ac quantities accurately.
2. Ensure that scheme logic and protection elements are functioning correctly.
3. Ensure that auxiliary equipment is functioning correctly.

What to test: Anything not shown to have operated during an actual fault within the past maintenance interval.

SEL recloser controls use extensive self-testing capabilities and feature detailed metering and event reporting functions that lower dependence on routine maintenance testing.

1. Use the SEL recloser control reporting functions as maintenance tools.

Periodically verify that the recloser control is making correct and accurate current and voltage measurements by comparing the recloser control METER output to other meter readings on that line.

2. Review recloser control event reports in detail after each fault.

Using the event report current, voltage, and recloser control element data, you can determine that the recloser control protection elements are operating properly.

Using the event report input and output data, you can determine that the recloser control is asserting outputs at the correct instants and that auxiliary equipment is operating properly.

3. At the end of your maintenance interval, the only items that need testing are those that have not operated during the maintenance interval.

The basis of this testing philosophy is simple: If the recloser control is correctly set and connected, is measuring properly, and no self-test has failed, there is no reason to test it further.

Each time a fault occurs, the protection system is tested. Use event report data to determine areas requiring attention. Slow breaker auxiliary contact operations and increasing or varying breaker operating time can be detected through detailed analysis of recloser control event reports.

Because SEL recloser controls are microprocessor based, their operating characteristics do not change over time. Time-overcurrent operating times are affected only by the recloser control settings and applied signals. It is not necessary to verify operating characteristics as part of maintenance checks.

At SEL, we recommend that maintenance tests on SEL recloser controls be limited under the guidelines provided above. The time saved may be spent analyzing event data and thoroughly testing those systems that require more attention.

Testing Methods and Tools

Test Features

The following features assist you during recloser control testing.

METER Command. The **METER** command shows the ac currents and voltages (magnitude and phase angle) presented to the recloser control in primary values. In addition, the command shows power system frequency. Compare these quantities against other devices of known accuracy. The **METER** command is available at the serial ports and front-panel display (see *Section 10: Communications* and *Section 11: Front-Panel Operations*).

EVENT Command. The recloser control generates a 15-, 30-, or 60-cycle event report in response to faults or disturbances. Each report contains current and voltage information, recloser control element states, and input/output contact information. If you question the recloser control

response or your test method, use the event report for more information. The **EVENT** command is available at the serial ports (see *Section 12: Analyzing Events*).

SER Command. The recloser control provides a Sequential Events Recorder (SER) event report that time-tags changes in recloser control element and input/output contact states. The SER provides a convenient means to verify the pickup/dropout of any element in the recloser control. The **SER** command is available at the serial ports. (see *Section 12: Analyzing Events*).

TARGET Command. Use the **TARGET** command to view the state of recloser control inputs, recloser control outputs, and recloser control elements individually during a test. The **TARGET** command is available at the serial ports and the front panel (see *Section 10: Communications* and *Section 11: Front-Panel Operations*).

PULSE Command. Use the **PULSE** command to test the contact output circuits. The **PULSE** command is available at the serial ports and the front panel (see *Section 10: Communications* and *Section 11: Front-Panel Operations*).

Test Methods

Test the pickup and dropout of recloser control elements by using one of the three following methods:

- Target command indication
- Output contact closure
- Sequential Events Recorder (SER)

The examples below show the settings necessary to route the phase time-overcurrent element 51PT to the output contacts and the SER. The 51PT element, like many in the SEL-651R-2, is controlled by enable settings and/or torque-control SELOGIC control equations. To enable the 51PT element, set the E51P enable setting and 51PTC torque-control settings to the following:

- E51P := 1 (via the **SET** command)
- 51PTC := 1 (set directly to logical 1, via the **SET L** command)

Testing Via TARGET Commands

Display the state of recloser control elements, inputs, and outputs by using the front-panel or serial port **TAR** commands. Use this method to verify the pickup settings of protection elements.


Testing With the Front-Panel TAR Command

You can use the front-panel display and navigation pushbuttons to check Relay Word bit elements. See *Section 11: Front-Panel Operations* for more information on using the recloser control front panel.

Display the **MAIN** menu. If the recloser control LCD is in the Rotating Display, press the **ENT** pushbutton to display the **MAIN** menu as shown in *Figure 13.1*.

**Figure 13.1 MAIN Menu**

Select the TARGETS menu item from the MAIN menu and then use the cursor keys to navigate to the Relay Word row that contains the element you wish to view as shown by the Targets Menu in *Figure 13.2*. You may view the entire row at once or you can select the row by pressing the ENT pushbutton to view more detailed information about each Relay Word bit in the row selected as shown by the Targets Display in the figure.

**Figure 13.2 TARGETS Menu and TARGETS Display**

See *Table F.1* for the correspondence between the Relay Word elements and the **TAR** command.

Testing With the Serial Port TAR Command

To view the 51PT element status from the serial port, issue the **TAR 51PT** command. The recloser control will display the state of all elements in the Relay Word row containing the 51PT element.

Review **TAR** command descriptions in *Section 10: Communications* and *Section 11: Front-Panel Operations* for further details on displaying element status via the **TAR** commands.

Testing Via Output Contacts

You can set the recloser control to operate an output contact for testing a single element. Use the **SET L** command (SELOGIC control equations) to set an output contact (e.g., OUT101–OUT108) to the element under test. The available elements are the Relay Word bits referenced in *Table F.1*.

Use this method especially for time testing time-overcurrent elements. For example, to test the phase time-overcurrent element 51PT via output contact OUT104, make the following setting:

OUT104 := 51PT

Time-overcurrent curve and time-dial information can be found in *Section 9: Settings*.

Do not forget to reenter the correct recloser control settings when you are finished testing and ready to place the recloser control in service.

Testing Via Sequential Events Recorder

You can set the recloser control to generate an entry in the Sequential Events Recorder (SER) for testing recloser control elements. Use the **SET R** command to include the element(s) under test in any of the SER trigger lists (SER1–SER3) (see *Section 12: Analyzing Events*).

To test the phase time-overcurrent element 51PT with the SER, make the following setting:

SER1 := 51P 51PT

Element 51P asserts when phase current is above the pickup of the phase time-overcurrent element. Element 51PT asserts when the phase time-overcurrent element times out. The assertion and deassertion of these elements is timestamped in the SER report. Use this method to verify timing associated with time-overcurrent elements, reclosing relay operation, etc.

Do not forget to reenter the correct recloser control settings when you are ready to place the recloser control in service.

Low-Level Test Interface

NOTE: The SEL-4000 Relay Test System, which includes the SEL Adaptive Multichannel Source, appropriate cables, and PC software, is specifically designed for use with the low-level test interface.

INTENDED USE FOR LOW-LEVEL TEST INTERFACE

The low-level test interface is intended for use in a laboratory or office setting. For example the interface may be used for qualifying relay features and settings during acceptance and/or validation testing. The test interface is not intended to be used in the field for commissioning or maintenance testing.

CAUTION

The relay contains devices sensitive to Electrostatic Discharge (ESD). When working on the relay with the front panel removed, work surfaces and personnel must be properly grounded or equipment damage may result.

CAUTION

Never apply voltage signals greater than 9 V peak-peak to the low-level test interface (J14) or equipment damage may result.

The SEL-651R-2 has a low-level test interface between the input module and the processing module. You may test the relay in either of two ways:

- By applying ac current signals to the relay inputs, or
- By applying low magnitude ac voltage signals to the low-level test interface. See *Relay Module Main Board Jumpers and Clock Battery* on page 2.55 for information on accessing the relay main board and test interface.

Figure 2.53 shows the location of the processing module input connector (J14) for low-level test interface connections. The connector (J8) of the interface module is below connector J14 and the output connector J11 for the input module is below connector J8.

Figure 13.3 shows the low-level test interface (J8 and J14) connector information. *Table 13.1* shows the output (J11) value of the input module (for a given input value into the relay rear panel). The processing module input (J14) has a maximum 9 V p-p voltage damage threshold. Remove the ribbon cable between the three modules to access the outputs (J11) of the input module and the inputs (J14 and J8) to the processing module (relay main board) and interface module (recloser interface board), respectively.

You can test the relay-processing module (via input J14) by using signals from the SEL-4000 Relay Test System. The power supply for the relay main board is provided through the ribbon cable between J8 and J14. An SEL-C737 cable is used to connect the relay to the SEL-4000 Relay Test System while maintaining the power supply connection. *Table 13.1* shows the resultant signal scale factor information for the calibrated input module. These scale factors are used in the SEL-5401 program, which is part of the SEL-4000.

You can test the input module two different ways:

1. Measure the outputs from the input module with an accurate voltmeter (measure signal pin to GND pin) and compare the readings to accurate instruments in the relay input circuits.
2. Replace the ribbon cable, press the front-panel METER pushbutton, and compare the relay readings to other accurate instruments in the relay input circuits.




Figure 13.3 Low-Level Test Interface (J8 or J14) Connector

Table 13.1 Resultant Scale Factors for Input Module

Input Channels (Relay Rear Panel)	Input Channel Nominal Rating	Input Value	Corresponding J11 Output Value	Scale Factor (Input/ Output)
I1, I2, I3	1 A	1 A	101.2 mV	9.88 A/V
IN	0.2 A	200 mA	114.1 mV	1752.78 mA/V ^a
V1Y, V2Y, V3Y, V1Z, V2Z, V3Z	300 V	120 V _{LN}	1.196 V	100.34 V/V
V1Y, V2Y, V3Y, V1Z, V2Z, V3Z	8 V LEA	3.2 V _{LN}	1.196 V	2.68 V/V
V1Y, V2Y, V3Y, V1Z, V2Z, V3Z	120 V Lindsey SVMI LEA	120 V _{LN}	1.196 V	100.34 V/V
V1Y, V2Y, V3Y	37.09 V Eaton NOVA LEA	14.836 V _{LN}	1.196 V	12.40 V/V
V1Z, V2Z, V3Z	8.49 V Siemens LEA	3.396 V _{LN}	1.196 V	2.84 V/V

^a SEL-5401 neutral channel input currents must be entered in mA when using the given scale factor.

Scale factor calculation examples:

$$\frac{120 \text{ V}}{1.196 \text{ V}} = 100.34 \left(\frac{\text{V}}{\text{V}} \right) \quad \text{Equation 13.1}$$

$$\frac{1 \text{ A}}{0.1012 \text{ V}} = 9.88 \left(\frac{\text{A}}{\text{V}} \right) \quad \text{Equation 13.2}$$

Self-Tests

The SEL-651R-2 continuously runs many self-tests to detect out-of-tolerance conditions. These tests run at the same time as recloser control protection and automation logic, but do not degrade SEL-651R-2 performance.

Status Warning and Status Failure

The recloser control reports out-of-tolerance conditions as a status warning or a status failure. For conditions that do not compromise recloser control protection, yet are beyond expected limits, the recloser control issues a status warning and continues to operate. A severe out-of-tolerance condition causes the recloser control to declare a status failure and enter a protection-disabled state. During a protection-disabled state, the recloser control suspends

protection element processing and trip/close logic processing and de-energizes all control outputs. When disabled, the **ENABLED** front-panel LED is not illuminated.

The recloser control signals a status warning by pulsing the HALARMP Relay Word bit (hardware alarm) to logical 1 for five seconds. In addition, the HALARMA Relay Word bit is pulsed for five seconds every minute once a diagnostic warning condition has occurred and until RST_HAL is asserted or the relay is power cycled. For a Status Failure, the recloser control latches the HALARML Relay Word bit at logical 1. The HALARM Relay Word bit is the logical OR of the HALARML and HALARMP Relay Word bits. To provide remote status indication, connect the b contact of OUT201 to your control system remote alarm input and program the output SELOGIC control equation to respond to NOT (SALARM OR HALARM).

If you repeatedly receive status warnings, check the recloser control operating conditions as soon as possible. Take preventive action early during the development of potential problems to avoid system failures. For any status failure, contact your Technical Service Center or the SEL factory immediately (see *Technical Support on page 13.15*).

The recloser control generates an automatic status report at the serial ports for a self-test status failure if you set Port setting AUTO := Y. The recloser control issues a status message with a format identical to the **STATUS** command output.

For certain failures, the relay automatically restarts as many as three times within 24 hours. In many instances, this will correct the failure. A “diagnostic restart” entry is recorded in the Sequential Events Recorder (SER), but the automatic restart may occur before Relay Word bits HALARM and HALARML are recorded in the SER and before failure messages are displayed.

Use the serial port **STATUS** and **CSTATUS** commands, the ACCELERATOR QuickSet SEL-5030 Software **HMI Status** button, the **Self-Test Status Report** from the left pane of the web server, or the front-panel **STATUS** menu to display status warnings and status failures. See *Section 10: Communications* for more information on automatic status notifications and on viewing recloser control status.

Firmware Version Number

At the top of each status report the recloser control displays the present firmware version number that identifies the software program that controls recloser control functions. The firmware version is the four-place designator immediately following the recloser control model number (the first characters in the firmware identification string). The first character in the four-place firmware version number is “R” (representing “Release”). SEL numbers subsequent firmware releases sequentially; the next revision following R101 is R102. See *Appendix A: Firmware and Manual Versions* for firmware version information.

Status

Use the serial port **STATUS** command, select the **STATUS** menu item from the **MAIN** menu on the front-panel HMI, or choose the **Self-Test Status Report** from the left pane of the web server to view the self-test status report. An

example status report is shown in *STA Command (Relay Self-Test Status)* on page 10.75. Use Table 13.2 and Table 13.3 to interpret the self-test results and measurements.

Table 13.2 Status Report Results (Sheet 1 of 3)

Self-Test	Condition	Description	Normal Range	Hardware Alarm Relay Word Bit(s) ^a	Protection Disabled on Failure	Port Auto Message	Front-Panel Message	Corrective Action
Channel Offsets I1, I2, I3, V1Y, V2Y, V3Y, V1Z, V2Z, V3Z	Warning	DC offset on A/D channel outside of normal range	< 30 mV for current channels and < 50 mV for voltage channels other than 8 Vac LEA; < 175 mV for 8 Vac LEA voltage channels	HALARMP, HALARMA	No	Yes		
MOF (Master Offset)	Warning	DC offset on A/D ground channel outside normal range	< 10 mV	HALARMP, HALARMA	No	Yes		
MOF (Master Offset)	Failure	DC offset on A/D ground channel outside normal range	< 30 mV	HALARML	Yes	Yes	STATUS FAIL A/D FAILURE	
+5V_PS	Warning	+5 V Power Supply outside warning range		HALARMP, HALARMA	No	Yes		
+5V_PS	Failure	+5 V Power Supply outside failure range	4.31 to 5.73 V	HALARML	Yes	Yes	STATUS FAIL +5V_PS FAIL	
+5V_REG	Warning	5 V Regulated Power Supply outside warning range		HALARMP, HALARMA	No	Yes		
+15V_PS	Warning	+15 V Power Supply outside warning range		HALARMP, HALARMA	No	Yes		
-15V_PS	Warning	-15 V Power Supply outside warning range		HALARMP, HALARMA	No	Yes		
+12V_TC	Warning	12 V Trip/Close Control Supply outside warning range		HALARMP, HALARMA	No	Yes		
+12V_TC	Failure	12 V Trip/Close Control Supply outside failure range		HALARML	Yes	Yes	STATUS FAIL +12V_TC FAIL	
12VAUX	Warning	12 V Auxiliary Power Supply outside warning range		HALARMP, HALARMA	No	Yes		
TCCAP	Failure	Trip/Close Capacitor below coil voltage for one minute or more	Coil Voltage (see <i>Trip and Close Outputs</i> on page 1.10)	HALARML	No	Yes	STATUS FAIL TCCAP FAIL	
+5VA_PS	Warning	+5 V Analog Power Supply outside warning range		HALARMP, HALARMA	No	Yes		
-5VA_PS	Warning	-5 V Analog Power Supply outside warning range		HALARMP, HALARMA	No	Yes		
Temperature	Warning	Relay Temperature outside normal range	-40° to 100°C	HALARMP, HALARMA	No	Yes		

Table 13.2 Status Report Results (Sheet 2 of 3)

Self-Test	Condition	Description	Normal Range	Hardware Alarm Relay Word Bit(s) ^a	Protection Disabled on Failure	Port Auto Message	Front-Panel Message	Corrective Action
RTC	Warning	Unable to communicate with clock, or clock fails time keeping test		HALARMP, HALARMA	No	No		
HMI	Warning	HMI not connected or does not match relay part number		HALARMP, HALARMA	No	Yes		
RAM (External)	Failure	Failure of read/write test on system RAM		HALARML	Yes	No		
RAM (Internal or External)	Failure	Failure of internal or external RAM		HALARML	Yes	Yes	STATUS FAIL RAM FAILURE	Automatic restart
ROM (Operating System)	Failure	Operating System check fails		HALARML	Yes	Yes	CPU ERROR RELAY DISABLED	Automatic restart
A/D	Failure	Processing interval didn't complete in 1/4-cycle	< 1/4-cycle	HALARML	Yes	Yes	STATUS FAIL A/D FAILURE	
A/D	Failure	3 or more power supplies are outside of warning ranges		HALARML	Yes	Yes	STATUS FAIL A/D FAILURE	
Flash (Data Flash)	Failure	Failure of checksum test on relay settings		HALARML	Yes	Yes	STATUS FAIL FLASH FAILURE	
Flash (Code Flash)	Failure	Failure of checksum test on firmware code		HALARML	Yes	No		
FPGA	Failure	FPGA fails to program		HALARML	Yes	Yes		
FPGA	Failure	FPGA failure		HALARML	Yes	Yes	STATUS FAIL FPGA FAILURE	Automatic restart
ROM (EEPROM)	Failure	Failure to determine HALARML status on power-up		HALARML	Yes	Yes	STATUS FAIL EEPROM FAILURE	
ROM (EEPROM)	Warning	Failure of read/write to EEPROM		HALARMP, HALARMA	No	Yes		
INT Board	Failure	Invalid Interface Board ID		HALARML	Yes	Yes	STATUS FAIL INT_BRD FAIL	STA C
USB Board	Warning	Installed USB board does not match relay part number			No	No	STATUS WARNING USB WARNING	STA C
USB Board	Failure	USB communications board has failed			No	No	STATUS FAIL USB FAILURE	STA C
Communications Board	Warning	Installed communications card does not match relay Part Number			No	Yes		STA C

Table 13.2 Status Report Results (Sheet 3 of 3)

Self-Test	Condition	Description	Normal Range	Hardware Alarm Relay Word Bit(s) ^a	Protection Disabled on Failure	Port Auto Message	Front-Panel Message	Corrective Action
Communications Board	Failure	Communications board has failed			No	Yes	STATUS FAIL COM FAILURE	STA C
Exception	Failure	CPU Error		HALARML	Yes	Yes	CPU ERROR RELAY DISABLED	Automatic restart

^a See Status Warning and Status Failure on page 13.7 for an explanation.

Table 13.3 Status Report Measurements

INPBV	This value is the Input Power Bus Voltage.
12VAUX	This value is the 12 V Auxiliary Bus Voltage.
CMODE	Battery State—This value is the charger mode (see <i>Battery Status</i> on page 8.46 for a list and description of modes).
VBAT	This value is the battery voltage.
IBAT	This value is the battery charging or discharging current. If the battery is discharging it shall be shown with a preceding minus sign.
TCCAPV	This value is the Trip/Close Capacitor Voltage.

Recloser Control Troubleshooting

Inspection Procedure

Complete the following procedure before disturbing the recloser control. After you finish the inspection, proceed to the *Troubleshooting Procedure*.

- Step 1. Measure and record the power supply voltage at the power input terminals.
- Step 2. Check to see that the power is on. Do not turn the recloser control off.
- Step 3. Measure and record the voltage at all control inputs.
- Step 4. Measure and record the state of all output relays.
- Step 5. Inspect the serial communications ports cabling to be sure that a communications device is connected to at least one communications port.

Troubleshooting Procedure

Troubleshooting procedures for common problems are listed in *Table 13.4*. The table lists each symptom, possible causes, and corresponding diagnoses/solutions. Related SEL-651R-2 commands are listed in bold capitals. See *Section 10: Communications* for details on SEL-651R-2 commands and *Section 9: Settings* for details on recloser control settings.

Table 13.4 Troubleshooting Procedures (Sheet 1 of 5)

Symptom/Possible Cause	Diagnosis/Solution
Dark Front Panel	
Power is off and recloser control has shut down to conserve the battery.	Restore power or press WAKE UP .
Input power is not present.	Verify that power is present at the rear-panel terminal strip.

Table 13.4 Troubleshooting Procedures (Sheet 2 of 5)

Symptom/Possible Cause	Diagnosis/Solution
Blown power supply fuse.	Replace the fuse (see <i>Battery and Fuse Replacement on page 2.60</i>).
Poor contrast adjustment.	Press and hold ESC for two seconds. Press the Up Arrow and Down Arrow pushbuttons to adjust contrast.
Status Failure Notice on Front Panel	
Self-test failure.	Contact the SEL factory or your Technical Service Center. The OUT201 recloser control b contacts will be closed if "NOT HALARM" is programmed to OUT201.
Alarm Output Asserts	
Power is off.	Restore power or press WAKE UP .
Blown power supply fuse.	Replace the fuse (see <i>Battery and Fuse Replacement on page 2.60</i>).
Power supply failure.	LCD displays STATUS FAILURE screen. Contact the SEL factory or your Technical Service Center.
Main board or interface board failure.	LCD displays STATUS FAILURE screen. Contact the SEL factory or your Technical Service Center.
Other self-test failure.	LCD displays STATUS FAILURE screen. Contact the SEL factory or your Technical Service Center.
System Does Not Respond to Commands From Device Connected to Communications Port	
No communication.	Confirm cable connections and types. If OK, type < Ctrl+X >, then < Enter >. This resets the terminal program.
Communications device is not connected to the system.	Connect a communications device.
Incorrect data speed (baud rate) or other communications parameters.	Configure your terminal port parameters to the particular recloser control port settings. Use the front panel to check port settings (see <i>SET SHOW Menu on page 11.12</i>).
Incorrect communications cables.	Use SEL communications cables, or cables you build according to SEL specifications (see <i>Port Connectors and Communications Cables on page 10.10</i>).
Communications cabling error.	Check cable connections.
Handshake line conflict; system is attempting to transmit information, but cannot do so.	Check communications cabling. Use SEL communications cables, or cables you build according to SEL specifications (see <i>Section 10: Communications</i>).
System is in the XOFF state, halting communications.	Type < Ctrl+Q > to put the system in the XON state.
The relay communications port is disabled (setting EPORT := N).	Change the setting by entering the SET P n command from another communications interface (serial port, USB, or Telnet session) or by using the front-panel interface. When Port F is disabled, the USB is also disabled and cannot be used to change the EPORT setting (see <i>Port 5 Settings on page SET.78</i>).
Relay Does Not Respond to Commands From Device Connected to USB Port	
The USB driver is not installed on the PC, or an incorrect driver was installed.	Install the correct USB driver (see <i>Establishing Communications Through Use of the USB Port on page 10.2</i>)
The USB cable was disconnected while a PC application was communicating with the relay.	Reconnect the USB cable.
The relay USB port is disabled (Port F setting EPORT := N).	Change the setting by entering the SET P F command from another communications interface (serial port or Telnet session) or by using the front-panel interface (see <i>Port Enable Settings (SET P n Command) on page 9.62</i>).
The USB cable is faulty or is not USB 2.0 compliant.	Install a proper USB 2.0 compliant cable. Use an SEL-C664 or equivalent cable.

Table 13.4 Troubleshooting Procedures (Sheet 3 of 5)

Symptom/Possible Cause	Diagnosis/Solution
The relay USB Board has failed. Use these steps to attempt to correct the problem:	<p>a. Check USB Board status by entering the STATUS command from a serial port or Ethernet connection.</p> <p>b. If STATUS is FAIL, issue a STA C command to attempt to clear the condition.</p> <p>c. If STATUS is OK, connect the USB cable between the PC and the relay and use Windows Device Manager to verify that the Schweitzer Engineering Laboratories Fast CDC USB device appears under Ports.</p> <p>d. Use the Task Manager (if necessary) to confirm that any PC application that was using the port has terminated. If any such application remains running, close the application.</p> <p>e. Disconnect the USB cable. Use Windows Device Manager to verify that the Schweitzer Engineering Laboratories Fast CDC USB device does not appear under Ports. Reconnect the USB cable and verify that Schweitzer Engineering Laboratories Fast CDC USB device appears under Ports.</p> <p>f. If these steps fail to correct the problem, contact SEL for further assistance.</p>
Relay Does Not Respond Via Telnet or HTTP (Web Server) Interface	
Communications device is not connected to the relay.	Connect a communications device to the relay. See <i>Section 10: Communications</i> for details on connecting and configuring communications.
The relay Ethernet port is disabled (setting EPORT = N).	Change the setting by entering the SET P 5 command from another communications interface (serial port or USB session) or by using the front-panel interface (see <i>Port Enable Settings (SET P n Command)</i> on page 9.62).
Relay or communications device is not properly configured for Ethernet connection.	Check the relay settings for the port, including ETELNET or EHTTP and associated settings.
Maximum number of sessions is exceeded.	See <i>Session Limits on page 10.15</i> .
Firmware upgrade option is not available on the web server	Check HTTPACC setting.
Terminal Displays Meaningless Characters	
Data speed (baud rate) is set incorrectly.	Check the terminal parameters configuration (see <i>Establishing Communications Using a Serial Port on page 10.1</i>).
Terminal emulation is not optimal.	Try other terminal types, including VT-100 and VT-52 terminal emulations.
System Does Not Respond to Faults	
Recloser control is set improperly.	Review the recloser control settings (see <i>Section 9: Settings</i>).
Improper test settings.	Restore operating settings.
PT or CT connection wiring error.	Confirm PT and CT wiring.
Input voltages and currents phasing, and rotation errors.	Use recloser control metering. Use the TRI event trigger command and examine the generated event report.
The analog input (flat multi-pin ribbon) cable between the input module board and the main board is loose or defective.	Reseat both ends of the analog input cable, observing proper ESD precautions.
Check the recloser control self-test status.	Take preventive action as directed by recloser control Status Warning and Status Failure information.
Tripping Output Remains Closed Following a Fault	
Auxiliary contact control inputs are improperly wired.	Check circuit breaker auxiliary contacts wiring.
Recloser control outputs have burned closed.	Remove recloser control power. Remove the control output connection. Check continuity; a contacts will be open and b contacts will be closed. Contact the SEL factory or your Technical Service Center if continuity checks fail.
I/O interface board failure.	LCD displays STATUS FAILURE screen. Contact the SEL factory or your Technical Service Center.

Table 13.4 Troubleshooting Procedures (Sheet 4 of 5)

Symptom/Possible Cause	Diagnosis/Solution
Power Supply Voltage Status Warning	
Power supply voltage(s) are out-of-tolerance.	Log the Status Warning. If repeated warnings occur, take preventive action.
A/D converter failure.	LCD displays STATUS FAILURE screen. Contact the SEL factory or your Technical Service Center.
Power Supply Voltage Status Failure	
Power supply voltage(s) are out-of-tolerance.	LCD displays STATUS FAILURE screen. Contact the SEL factory or your Technical Service Center.
A/D converter failure.	LCD displays STATUS FAILURE screen. Contact the SEL factory or your Technical Service Center.
Trip/Close Capacitor (TCCAP) Failure	
Trip/Close capacitors are below nominal voltage or the J205 cable is disconnected.	<p>LCD displays STATUS FAIL TCCAP FAILURE screen, or TCCAPV status is reported as a failure state.</p> <p>Check J205 cable connection. If cable is loose or disconnected, perform the following:</p> <ol style="list-style-type: none"> Reattach the J205 cable. Issue a STA C command from a serial port or Ethernet connection. Wait two minutes. Issue a STA command and check for a failure condition. <p>If the error returns or the cable was securely connected, contact the SEL factory or your Technical Service Center.</p>
A/D OFFSET WARN Status Warning	
Loose ribbon cable between the input module board and the main board.	Reseat both ends of the analog input cable.
A/D converter drift.	Log the Status Warning. If repeated warnings occur, contact the SEL factory or your Technical Service Center.
Master offset drift.	LCD displays STATUS FAILURE screen. Contact the SEL factory or your Technical Service Center.
Battery Problem LED Illuminated	
Discharge test failure caused by an on-load battery voltage measurement < 10.5 V or a measurement of < 11 V after 10 seconds on-load. Open-circuit measurement must be > 11.58 V to begin test.	Replace failed battery.
Battery voltage measurement < 5 V.	Battery is either deeply discharged or failed. Replace battery.
Excessive current draw for excessive time during float charge mode.	Battery has probably failed. Test battery and replace if failed.
Meter Command Does Not Respond as Expected	
Sequence current or voltage magnitudes are incorrect.	Global settings NFREQ or PHROT not set correctly.
Current phase polarity or connection compensation is incorrect.	Global settings IPCCONN or CTPOL not set correctly.
Voltage connection compensation is incorrect.	Global settings VYCONN, VZCONN, VSELECT or FSELECT not set correctly.
Current or voltage magnitudes are incorrect.	Group settings CTR, CTRN, PTRY or PTRZ not set correctly.
Current or voltage angles or power magnitudes are incorrect.	Recloser control analog inputs not connected correctly.
LEA voltage magnitudes are incorrect.	Global settings VxYRCF or VxZRCF (where x = 1, 2, 3) not set correctly. The neutral input on the LEA channel is not properly grounded.

Table 13.4 Troubleshooting Procedures (Sheet 5 of 5)

Symptom/Possible Cause	Diagnosis/Solution
Relay Time Stamp Entries Appear Out of Order for Fast Changes in SER	
Simple Network Time Protocol (SNTP) is changing the system time too frequently, and that time source is not sufficiently accurate.	Consider changes to the SNTP configuration. See <i>Section 10: Communications</i> for more information on SNTP.
DNP is updating the system time too frequently, and that time source is not sufficiently accurate.	Consider changes to the TIMERQ and TIMERQn settings (see <i>Appendix E: DNP3 Communications</i>).

Recloser Control Calibration

The SEL-651R-2 is factory-calibrated. If you suspect that the control is out of calibration, please contact the factory.

Technical Support

We appreciate your interest in SEL products and services. If you have questions or comments, please contact us at:

Schweitzer Engineering Laboratories, Inc.
 2350 NE Hopkins Court
 Pullman, WA 99163-5603 U.S.A.
 Phone: +1.509.338.3838
 Fax: +1.509.332.7990
 Internet: selinc.com/support
 Email: info@selinc.com

This page intentionally left blank

Appendix A

Firmware and Manual Versions

Firmware

Determining the Firmware Version in Your Relay

NOTE: Because of the microprocessor update, R4xx firmware cannot be upgraded to R5xx, and R5xx firmware cannot be downgraded to R4xx.

To determine the firmware version, view the status report by using the serial port **STATUS** command or the front panel **STATUS** pushbutton. The status report displays the Firmware Identification (FID) number.

The firmware version will be either a standard release or a point release. A standard release adds new functionality to the firmware beyond the specifications of the existing version. A point release is reserved for modifying firmware functionality to conform to the specifications of the existing version.

A standard firmware release is identified by a change in the R-number of the device FID number.

Existing firmware:

FID=SEL-651R-2-**R100**-Vx-Zxxxxxx-Dxxxxxxxx

Standard release firmware:

FID=SEL-651R-2-**R101**-Vx-Zxxxxxx-Dxxxxxxxx

A point release is identified by a change in the V-number of the device FID number.

Existing firmware:

FID=SEL-651R-2-Rxxx-**V0**-Zxxxxxx-Dxxxxxxxx

Point release firmware:

FID=SEL-651R-2-Rxxx-**V1**-Zxxxxxx-Dxxxxxxxx

The date code is after the D. For example, the following is firmware version number R100, release date December 10, 2003.

FID=SEL-651R-2-R100-Vx-Zxxxxxx-**D20031210**

Revision History

Table A.1 lists the firmware versions, revision descriptions, and corresponding instruction manual date codes.

Starting with revisions published after March 1, 2022, changes that address security vulnerabilities are marked with “[Cybersecurity]”. Other improvements to cybersecurity functionality that should be evaluated for potential cybersecurity importance are marked with “[Cybersecurity Enhancement]”.

Table A.1 Firmware Revision History (Sheet 1 of 12)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
SEL-651R-2-R502-V0-Z102100-D20240618	<ul style="list-style-type: none"> ➤ Added inverse voltage elements, 27I and 59I. ➤ Added voltage controlled inverse time-overcurrent elements, 51VR and 51VC. ➤ Arc Sense Technology Enhancements: <ul style="list-style-type: none"> ➤ Lowered the minimum threshold for tuning from 0.05 A to 0.02 A. ➤ Tuned values can now be maintained through a power cycle and are retained after Group setting changes. ➤ Changed tuning method from continuous to cumulative. ➤ Increased sensitivity levels from 2 to 5. ➤ Moved calibration setting, MPHDLUR, into Group Settings for multi-phase event detection. ➤ Added HIF armed status. ➤ Added loss-of-load reset timer setting (HIFLLRT) and threshold setting (HIFLLTH). ➤ Enhanced port communications to allow Synchrophasors, IEC 61850 GOOSE, and SEL Livestream to all be enabled simultaneously. ➤ Added fault current analog quantities to the default ICD file. ➤ Added Relay Word bit rows 136–159 to accommodate new features. 	20240618
SEL-651R-2-R501-V1-Z101100-D20240516	<p>Includes all the functions of SEL-651R-2-R501-V0-Z101100-D20240131 with the following additions:</p> <ul style="list-style-type: none"> ➤ [Cybersecurity] Resolved an issue where a maliciously crafted web request sent to the relay from an unauthenticated user could cause a diagnostic restart. This issue can only be triggered when Port 5 setting EHTTP is configured to Y. ➤ [Cybersecurity] Improved web server security against session hijacking. ➤ [Cybersecurity] Improved web server security against intentionally large files causing denial of service. ➤ [Cybersecurity] Improved web server security against cross-site scripting and misuse of session tokens. ➤ [Cybersecurity] Resolved an issue where a third party could make use of the account session to access information from the relay web server. ➤ [Cybersecurity] Resolved an issue where logging into the relay web server at the same time as a relay settings change would cause the relay to perform a diagnostic restart. ➤ [Cybersecurity] Resolved an issue where MMS authentication did not limit incorrect password attempts. ➤ [Cybersecurity] Resolved an issue where a user logged into the web server at ACC access level can restart the relay. ➤ Resolved an issue where certain relay settings no longer accept incorrect ASCII characters. 	20240516
SEL-651R-2-R501-V0-Z101100-D20240131	<ul style="list-style-type: none"> ➤ Increased the upper limit of the Time-Overcurrent Elements time-dial setting from 2.00 to 30.00 when the curve is of type “recloser curve”. ➤ Added frequency window elements (81W). ➤ Added Relay Word bits 81WY, 81WYT, 81WZ, 81WZT, FREQYOK, and FREQZOK for the 81W elements. ➤ Added analog quantities FREQY and FREQZ for Load Profile and Display Points. 	20240201

Table A.1 Firmware Revision History (Sheet 2 of 12)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
	<ul style="list-style-type: none"> ➤ Modified the MET command and the HMI metering to include the new FREQY and FREQZ quantities. ➤ Addressed an issue where, when Global Setting METHRES := Y is active, the per-phase current and voltage values (and IN channel current) in fundamental (instantaneous) metering are not forced to a value of zero (0) degrees when their magnitudes are below the respective small-signal cutoff thresholds. ➤ Modified fundamental (instantaneous) metering by forcing the per phase power factor (PF) and LEAD/LAG designation to PF = 1.000 LAG when current and/or voltage magnitudes for a particular phase are below the respective small-signal cutoff thresholds that are active when global setting METHRES := Y (three-phase PF display already works in this way). ➤ Addressed an issue that prevented the DNP protocol from functioning on the front serial port for R500 firmware. 	
SEL-651R-2-R500-V1-Z100100-D20240516	<p>Includes all the functions of SEL-651R-2-R500-V0-Z100100-D20240404 with the following additions:</p> <ul style="list-style-type: none"> ➤ [Cybersecurity] Resolved an issue where a maliciously crafted web request sent to the relay from an unauthenticated user could cause a diagnostic restart. This issue can only be triggered when Port 5 setting EHTTP is configured to Y. ➤ [Cybersecurity] Improved web server security against session hijacking. ➤ [Cybersecurity] Improved web server security against intentionally large files causing denial of service. ➤ [Cybersecurity] Improved web server security against cross-site scripting and misuse of session tokens. ➤ [Cybersecurity] Resolved an issue where a third party could make use of the account session to access information from the relay web server. ➤ [Cybersecurity] Resolved an issue where logging into the relay web server at the same time as a relay settings change would cause the relay to perform a diagnostic restart. ➤ [Cybersecurity] Resolved an issue where MMS authentication did not limit incorrect password attempts. ➤ [Cybersecurity] Resolved an issue where a user logged into the web server at ACC access level can restart the relay. ➤ Resolved an issue where certain relay settings no longer accept incorrect ASCII characters. 	20240516
SEL-651R-2-R500-V0-Z100100-D20230404 Note: Includes all the functions of R413-V0.	<ul style="list-style-type: none"> ➤ Revised the firmware for replacement of the microprocessor and field-programmable gate array (FPGA). ➤ Increased the SELOGIC control equation execution capacity. 	20230404
SEL-651R-2-R413-V1-Z013003-D20240516	<p>Includes all the functions of SEL-651R-2-R413-V0-Z013003-D20230130 with the following additions:</p> <ul style="list-style-type: none"> ➤ [Cybersecurity] Improved web server security against session hijacking. ➤ [Cybersecurity] Improved web server security against intentionally large files causing denial of service. ➤ [Cybersecurity] Improved web server security against cross-site scripting and misuse of session tokens. ➤ [Cybersecurity] Resolved an issue where a third party could make use of the account session to access information from the relay web server. 	20240516

Table A.1 Firmware Revision History (Sheet 3 of 12)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
	<ul style="list-style-type: none"> ➤ [Cybersecurity] Resolved an issue where logging into the relay web server at the same time as a relay settings change would cause the relay to perform a diagnostic restart. ➤ [Cybersecurity] Resolved an issue where MMS authentication did not limit incorrect password attempts. ➤ [Cybersecurity] Resolved an issue where a user logged into the web server at ACC access level can restart the relay. ➤ Resolved an issue where certain relay settings no longer accept incorrect ASCII characters. 	
SEL-651R-2-R413-V0-Z013003-D20230130	<ul style="list-style-type: none"> ➤ Added support for the Ethernet communications option with 10/100BASE-T and 100BASE-FX ports. ➤ Added support for the extra I/O board option with either 48 Vdc or 220 Vdc rated inputs for IN101 and IN102. ➤ Added support for the Siemens SDR Recloser (RECL_CFG := A4, A5) and Romagnole iGrid Recloser (RECL_CFG := A6, A7) on the Multi-Recloser Interface. ➤ Added support for the SEL Livestream protocol feature. ➤ Enhanced the firmware for the embedded web server firmware upgrade to allow for larger firmware file installations. ➤ Addressed an issue in firmware version R412 where the Ethernet port may become unresponsive when commissioning a MACsec session. ➤ Addressed issue in previous firmware versions where the analog quantities used for the SELOGIC control equations would occasionally substitute old demand meter-based data for instantaneous values. ➤ Modified the firmware to move the A_X Relay Word bit in row 134 to Position 1 to match the instruction manual. 	20230130
SEL-651R-2-R412-V1-Z012003-D20240516	<p>Includes all the functions of SEL-651R-2-R412-V0-Z012003-D20220629 with the following additions:</p> <ul style="list-style-type: none"> ➤ [Cybersecurity] Improved web server security against session hijacking. ➤ [Cybersecurity] Improved web server security against intentionally large files causing denial of service. ➤ [Cybersecurity] Improved web server security against cross-site scripting and misuse of session tokens. ➤ [Cybersecurity] Resolved an issue where a third party could make use of the account session to access information from the relay web server. ➤ [Cybersecurity] Resolved an issue where logging into the relay web server at the same time as a relay settings change would cause the relay to perform a diagnostic restart. ➤ [Cybersecurity] Resolved an issue where MMS authentication did not limit incorrect password attempts. ➤ [Cybersecurity] Resolved an issue where a user logged into the web server at ACC access level can restart the relay. ➤ Resolved an issue where certain relay settings no longer accept incorrect ASCII characters. 	20240516
SEL-651R-2-R412-V0-Z012003-D20220629	<ul style="list-style-type: none"> ➤ [Cybersecurity Enhancement] Added support for Media Access Control Security (MACsec) and MACsec Key Agreement (MKA) protocols to Ethernet (Port 5). The MACsec feature adds the MACsec related settings EPORTSEC, MSECCKEY, DRSTM-SCT, and RSTMSCNT. See <i>Appendix M: Cybersecurity Features</i> for more information. 	20220629

Table A.1 Firmware Revision History (Sheet 4 of 12)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
	<ul style="list-style-type: none"> ➤ [Cybersecurity Enhancement] Added Password Disable Jumper Relay Word bit. The PASSDIS Relay Word bit asserts when the password jumper is installed. See <i>Appendix M: Cybersecurity Features</i> for more information. ➤ [Cybersecurity] Added the PIN command available at Access Level 1 to check for the ability to reach a specified IP address from the relay using Ethernet (Port 5). The PIN command uses ICMP PING to check for the ability to reach a specified IP address from the relay. See <i>Command Summary</i> in <i>Section 10: Communications</i>. ➤ Made an enhancement to RBAD to reset for momentary assertions of ROK. 	
SEL-651R-2-R411-V2-Z011003-D20220510	<p>Includes all the functions of SEL-651R-2-R411-V1-Z011003-D20211018 with the following addition:</p> <ul style="list-style-type: none"> ➤ Revised the firmware to allow replacement of the field-programmable gate array (FPGA) part. 	20220510
SEL-651R-2-R411-V1-Z011003-D20211018	<p>Includes all the functions of SEL-651R-2-R411-V0-Z011003-D20210317 with the following additions:</p> <ul style="list-style-type: none"> ➤ Resolved an issue where deliberately crafted Ethernet traffic or a misconfigured network could cause the relay to perform a diagnostic restart. By design, three diagnostic restarts in 24 hours causes the relay to disable. ➤ Addressed an issue in previous firmware where the autosynchronization logic incorrectly set the target voltage when the PTRY and PTRZ settings were not the same value. 	20211018
SEL-651R-2-R411-V0-Z011003-D20210317	<ul style="list-style-type: none"> ➤ Added new setting options A1X, A2X, and A3X for global setting RECL_CFG. ➤ Added Relay Word bit A_X and expanded the operation of Relay Word bits A1_CFG, A2_CFG, and A3_CFG because of the new settings options for setting RECL_CFG. See <i>Unhiding Hidden Settings for Multi-Recloser Interface</i> in <i>Section 2: Installation</i> for more information. ➤ Added new setting option Y1 for global setting EBMON. ➤ Added global SELOGIC settings INC_APH, INC_BPH, INC_CPH, INC_GND, INC_SEF, RST_APH, RST_BPH, RST_CPH, RST_GND, and RST_SEF. ➤ Added global setting FLTALMDO. ➤ Implemented optional breaker monitor logic (for involved phase and ground counters) with the new global SELOGIC settings, resulting in new behavior for existing analog quantities APHTR, BPHTR, CPHTR, and GNDCTR. ➤ Added analog quantity SEFCTR and Relay Word Bit FLT_ALM. See <i>Involved Phase and Ground Counters and Fault Alarm (EBMON := Y1)</i> in <i>Section 8: Metering and Monitoring</i> for more information. ➤ Made analog quantities APHTR, BPHTR, CPHTR, GNDCTR, and SEFCTR available for use in SELOGIC control equations. ➤ Added new global setting EVECLEAR. See <i>Reading Relay Events</i> in <i>Appendix E: DNP3 Communications</i> for more information. ➤ Added new serial port setting DVARACE and Ethernet Port 5 setting DVARACEn. See <i>Analog Inputs</i> in <i>Appendix E: DNP3 Communications</i> for more information. 	20210317

Table A.1 Firmware Revision History (Sheet 5 of 12)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
	<ul style="list-style-type: none"> ► Added new setting option PRP (Parallel Redundancy Protocol) for Port 5 (Ethernet) setting NETMODE. Added PRP-related settings PRPTOUT, PRPADDR, and PRPINTV. See <i>Network Connection Using PRP Connection Mode</i> in Section 10: Communications for more information. ► Changed synchronism-check value SLIP to not display via MET command (ASCII or front-panel display) when setting E25 := N. ► Resolved an issue where certain deliberately crafted Ethernet traffic could stop communication that uses TCP/IP protocols. 	
SEL-651R-2-R410-V2-Z010003-D20220510	<p>Includes all the functions of SEL-651R-2-R410-V1-Z010003-D20211018 with the following addition:</p> <ul style="list-style-type: none"> ► Revised the firmware to allow replacement of the field-programmable gate array (FPGA) part. 	20220510
SEL-651R-2-R410-V1-Z010003-D20211018	<p>Includes all the functions of SEL-651R-2-R410-V0-Z010003-D20200608 with the following additions:</p> <ul style="list-style-type: none"> ► Resolved an issue where deliberately crafted Ethernet traffic or a misconfigured network could cause the relay to perform a diagnostic restart. By design, three diagnostic restarts in 24 hours causes the relay to disable. ► Addressed an issue in previous firmware where the autosynchronization logic incorrectly set the target voltage when the PTRY and PTRZ settings were not the same value. 	20211018
SEL-651R-2-R410-V0-Z010003-D20200608	<ul style="list-style-type: none"> ► Replaced per-phase Relay Word bits DL2CLRA, DL2CLRB, and DL2CLRC with single Relay Word bit DL2CLR for the High-Impedance Fault (HIF) algorithm (see the DL2CLR in <i>Table F.2: Alphabetic List of Relay Word Bits</i> for more information). ► Replaced per-phase Relay Word bits FRZCLRA, FRZCLRB, and FRZCLRC with single Relay Word bit FRZCLR for the High-Impedance Fault (HIF) algorithm (see the FRZCLR in <i>Table F.2: Alphabetic List of Relay Word Bits</i> for more information). ► Added Relay Word bit MPH_EVE for the High-Impedance Fault (HIF) algorithm (see the MPH_EVE listing in <i>Table F.2: Alphabetic List of Relay Word Bits</i> for more information). ► Added Relay Word bit HIFFRZ (which follows SELOGIC control equation setting HIFFRZ) and Relay Word bit MPH_EVE to the High-Impedance Fault (HIF) Event Report. 	20200608
SEL-651R-2-R409-V2-Z009003-D20220510	<p>Includes all the functions of SEL-651R-2-R409-V1-Z009003-D20211018 with the following addition:</p> <ul style="list-style-type: none"> ► Revised the firmware to allow replacement of the field-programmable gate array (FPGA) part. 	20220510
SEL-651R-2-R409-V1-Z009003-D20211018	<p>Includes all the functions of SEL-651R-2-R409-V0-Z009003-D20200205 with the following additions:</p> <ul style="list-style-type: none"> ► Resolved an issue where deliberately crafted Ethernet traffic or a misconfigured network could cause the relay to perform a diagnostic restart. By design, three diagnostic restarts in 24 hours causes the relay to disable. ► Addressed an issue in previous firmware where the autosynchronization logic incorrectly set the target voltage when the PTRY and PTRZ settings were not the same value. 	20211018

Table A.1 Firmware Revision History (Sheet 6 of 12)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
SEL-651R-2-R409-V0-Z009003-D20200205	<ul style="list-style-type: none"> ➤ Corrected SELOGIC control equations capacity problem existing in R408 that could prevent successful upgrades (from previous firmware versions) from proceeding because of the combination of additional new SELOGIC settings (for new autosynchronism, fast rate-of-change-of-frequency, and vector shift elements) and near maximal use of the existing SELOGIC control equations settings. This problem manifests itself in only a few reported field upgrades. ➤ Increased overall SELOGIC control equation execution capacity by simplifying the processing of SELOGIC control equation variable settings SV_n and corresponding timer outputs SV_{nT} ($n = 01\text{--}64$) when their pickup and dropout time settings are both set to zero ($SV_{nPU} := 0.00$ and $SV_{nDO} := 0.00$; timer output SV_{nT} directly follows setting SV_n). ➤ Corrected a discharge state problem where a maintained trip or close condition prevents the recloser control from putting itself to sleep after it has discharged for a time exceeding the PWRD-N_AC or PWRDN_WU setting (whichever was actively timing). This problem could only manifest itself in SEL-651R-2 recloser controls configured for 14-pin or 19-pin interfaces. Additionally, the recloser control had to be programmed with a trip or close condition that was maintained during the time the control was to put itself to sleep after discharging the battery too long. ➤ Expanded the range for the voltage phase angle correction Global settings (V1YPAC, V2YPAC, V3YPAC, V1ZPAC, V2ZPAC, and V3ZPAC) from -10.0 to 0 degrees to -20.0 to 0 degrees to accommodate longer voltage sensor cables. ➤ Added the option of a “Siemens LEA” set also on VY-terminal voltage inputs (for the new Secondary Input Voltage option: Two three-phase “Siemens LEA” sets). 	20200205
SEL-651R-2-R408-V2-Z008003-D20220510	<p>Includes all the functions of SEL-651R-2-R408-V1-Z008003-D20211018 with the following addition:</p> <ul style="list-style-type: none"> ➤ Revised the firmware to allow replacement of the field-programmable gate array (FPGA) part. 	20220510
SEL-651R-2-R408-V1-Z008003-D20211018	<p>Includes all the functions of SEL-651R-2-R408-V0-Z008003-D20190308 with the following additions:</p> <ul style="list-style-type: none"> ➤ Resolved an issue where deliberately crafted Ethernet traffic or a misconfigured network could cause the relay to perform a diagnostic restart. By design, three diagnostic restarts in 24 hours causes the relay to disable. ➤ Addressed an issue in previous firmware where the autosynchronization logic incorrectly set the target voltage when the PTRY and PTRZ settings were not the same value. 	20211018
SEL-651R-2-R408-V0-Z008003-D20190308 Note: SELBOOT must be upgraded prior to upgrading to firmware version R408-V0. See <i>Special Instructions for Upgrading From Firmware Versions That Require SELBOOT Upgrades</i> on page B.2.	<ul style="list-style-type: none"> ➤ Added fast rate-of-change-of-frequency (81RF) element. ➤ Increased upper limit of frequency tracking range from 65.0 Hz to 66.0 Hz. ➤ Added support for seconds-based time delays for frequency (81) elements. ➤ Added vector shift (78VS) element. ➤ Added generator synchronism-check capability and voltage-difference supervision to the synchronism-check (25) element. ➤ Added autosynchronism (A25A) element for generator control. ➤ Added third and fourth level phase under (27) and over (59) voltage elements. 	20190308

Table A.1 Firmware Revision History (Sheet 7 of 12)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
	<ul style="list-style-type: none"> ➤ Added overvoltage elements 59YL1 and 59ZL1 to detect presence of voltage on inputs V1Y and V1Z. ➤ Added symmetrical component unbalance analog quantities I2I1 and I0I1. ➤ Changed the lower range of setting 50LP Load Detection Phase Pickup from 0.05 A to 0.02 A, secondary. ➤ Added analog quantities SLIP, DIFVA, DIFVB, DIFVC (from synchronism-check element) for Load Profile, Display Points, SELOGIC, DNP, Modbus, and IEC 61850. ➤ Updated HMI metering to include SLIP, DIFVA, DIVFB, and DIFVC. ➤ Updated MET command and SEL fast metering protocol to include SLIP. ➤ Made fundamental metering magnitudes of current, voltages, and power quantities available for SELOGIC. ➤ Made rms and harmonic metering quantities for voltages and currents available for SELOGIC. ➤ Made analog quantities CMODE and TBAT available for Display Points. ➤ Made TEMP, CMODE, IBAT, TBAT, and TCCAPV available for Load Profile. ➤ Made VBAT available for SELOGIC. ➤ Added support for design template guide file (SWCFG.ZIP) transfer through FTP. ➤ Made phase and ground involvement counters APHTR, BPHTTR, CPHTR, and GNDCTR available to DNP as object type 20, 22. ➤ Made trip counters INTTA, INTTB, INTTC, EXTTA, EXTTB, EXTTC, OPSCTRA, OPSCTR, and OPSCTRC available to DNP as object type 30, 32, 34. 	
SEL-651R-2-R407-V3-Z007003-D20220510	<p>Includes all the functions of SEL-651R-2-R407-V2-Z007003-D20211018 with the following addition:</p> <ul style="list-style-type: none"> ➤ Revised the firmware to allow replacement of the field-programmable gate array (FPGA) part. 	20220510
SEL-651R-2-R407-V2-Z007003-D20211018	<p>Includes all the functions of SEL-651R-2-R407-V1-Z007003-D20190308 with the following addition:</p> <ul style="list-style-type: none"> ➤ Resolved an issue where deliberately crafted Ethernet traffic or a misconfigured network could cause the relay to perform a diagnostic restart. By design, three diagnostic restarts in 24 hours causes the relay to disable. 	20211018
SEL-651R-2-R407-V1-Z007003-D20190308	<p>Includes all the functions of SEL-651R-2-R407-V0-Z007003-D20180131 with the following addition:</p> <ul style="list-style-type: none"> ➤ Resolved an issue where certain Ethernet traffic could cause the recloser control to safely restart. 	20190308
SEL-651R-2-R407-V0-Z007003-D20180131	<ul style="list-style-type: none"> ➤ Added support for the Eaton NOVA NX-T Recloser on the Multi-Recloser Interface. ➤ Made Voltage Phase Angle Correction settings available for 8 Vac LEA. ➤ Resolved an issue where ASCII commands could report the time source as internal when an external time source is connected. ➤ ASCII commands now report SNTP as an external time source. 	20180131

Table A.1 Firmware Revision History (Sheet 8 of 12)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
	<ul style="list-style-type: none"> ➤ Operation counters and Breaker Wear quantities are now available for Load Profile and SELOGIC expressions. ➤ SELOGIC counters are now available for Load Profile and Display points. ➤ Added feature to allow anonymous TCP connection from DNP masters when DNPIPx is set to 0.0.0.0. ➤ Modified the 12V_TC and +5V_PS self-test diagnostic failure conditions to disable protection. ➤ Added a Trip/Close Capacitor (TCCAP) self-test diagnostic failure condition. 	
SEL-651R-2-R406-V4-Z006003-D20220510	<p>Includes all the functions of SEL-651R-2-R406-V3-Z006003-D20211018 with the following addition:</p> <ul style="list-style-type: none"> ➤ Revised the firmware to allow replacement of the field-programmable gate array (FPGA) part. 	20220510
SEL-651R-2-R406-V3-Z006003-D20211018	<p>Includes all the functions of SEL-651R-2-R406-V2-Z006003-D20190308 with the following addition:</p> <ul style="list-style-type: none"> ➤ Resolved an issue where deliberately crafted Ethernet traffic or a misconfigured network could cause the relay to perform a diagnostic restart. By design, three diagnostic restarts in 24 hours causes the relay to disable. 	20211018
SEL-651R-2-R406-V2-Z006003-D20190308	<p>Includes all the functions of SEL-651R-2-R406-V1-Z006003-D20170818 with the following addition:</p> <ul style="list-style-type: none"> ➤ Resolved an issue where certain Ethernet traffic could cause the recloser control to safely restart. 	20190308
SEL-651R-2-R406-V1-Z006003-D20170818	<p>Includes all the functions of SEL-651R-2-R406-V0-Z006003-D20160810 with the following addition:</p> <ul style="list-style-type: none"> ➤ Resolved an issue where certain Ethernet traffic could cause diagnostic restarts. 	20170818
SEL-651R-2-R406-V0-Z006003-D20160810	<ul style="list-style-type: none"> ➤ Changed the lower end of the phase and negative-sequence time-overcurrent element pickup setting (51PJP, 51PKP, 51AJP, 51AKP, 51BJP, 51BKP, 51CJP, 51CKP, 51QJP, and 51QKP) ranges from 0.10 to 0.05 A, secondary. ➤ Made FWVNUM (Relay Firmware Version Number) available via DNP and Modbus protocols. ➤ Added setting option AUTO2 for directional elements enable setting E32. ➤ Added Relay Word bit DISTST, indicating that a battery discharge test is in progress. ➤ Made Group settings RID (Relay Identifier) and TID (Terminal Identifier) available for Display Points. ➤ Group setting EHIF := N no longer prevents existing high-impedance fault event reports from being accessed. ➤ Virtual bits now reset when a new CID file is sent to the control. ➤ Changed default MMS inactivity time-out from 2 minutes to 15 minutes. 	20160810
SEL-651R-2-R405-V6-Z005003-D20220510	<p>Includes all the functions of SEL-651R-2-R405-V5-Z005003-D20211018 with the following addition:</p> <ul style="list-style-type: none"> ➤ Revised the firmware to allow replacement of the field-programmable gate array (FPGA) part. 	20220510

Table A.1 Firmware Revision History (Sheet 9 of 12)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
SEL-651R-2-R405-V5-Z005003-D20211018	<p>Includes all the functions of SEL-651R-2-R405-V4-Z005003-D20190308 with the following addition:</p> <ul style="list-style-type: none"> ➤ Resolved an issue where deliberately crafted Ethernet traffic or a misconfigured network could cause the relay to perform a diagnostic restart. By design, three diagnostic restarts in 24 hours causes the relay to disable. 	20211018
SEL-651R-2-R405-V4-Z005003-D20190308	<p>Includes all the functions of SEL-651R-2-R405-V3-Z005003-D20170818 with the following addition:</p> <ul style="list-style-type: none"> ➤ Resolved an issue where certain Ethernet traffic could cause the recloser control to safely restart. 	20190308
SEL-651R-2-R405-V3-Z005003-D20170818	<p>Includes all the functions of SEL-651R-2-R405-V2-Z005003-D20150722 with the following addition:</p> <ul style="list-style-type: none"> ➤ Resolved an issue where certain Ethernet traffic could cause diagnostic restarts. 	20170818
SEL-651R-2-R405-V2-Z005003-D20150722	<p>Includes all the functions of SEL-651R-2-R405-V1-Z005003-D20150709 with the following addition:</p> <ul style="list-style-type: none"> ➤ Updated field upgrade process for R405-V1. 	20150722
SEL-651R-2-R405-V1-Z005003-D20150709	<p>Includes all the functions of SEL-651R-2-R405-V0-Z005003-D20140306 with the following addition:</p> <ul style="list-style-type: none"> ➤ Resolved an issue where latch bits may be restored to an incorrect state after power is restored to the control or the control is restarted. <p>Note: Firmware version R405-V1 is not intended for field upgrades.</p>	20150709
SEL-651R-2-R405-V0-Z005003-D20140306	<ul style="list-style-type: none"> ➤ Added neutral time-overcurrent elements (51N1 and 51N2). ➤ Added rate-of-change-of-frequency (81R) elements. ➤ Modified setting range of TCLOSD setting to 0–50 cyc when NFREQ = 50 Hz. ➤ Added Z0MTA setting for zero-sequence voltage-polarized directional element. ➤ Increased the resolution of energy metering to three decimal places. ➤ Increased number of math variables from 32 to 64. ➤ Added default setting to detect and display control cable disconnection and yellow operating handle status for multi-recloser interface. ➤ Added MAXACC = 0 setting to restrict access to ports while allowing SEL Fast Protocols to function and allow SNS, BNA, and DNA commands at Access Level 0. ➤ Revised CFG.txt file to include settings checksum. ➤ Added COMTRADE events directory for MMS file transfer. ➤ Made events (COMTRADE file format and Compressed ASCII) and reports (Metering, History, LDP, SSI, diagnostics, etc.) available for Ymodem, FTP, and MMS file transfer. ➤ Added more statistics in ETH command response and ability to clear ETH command statistics. ➤ Added details of errors in settings transfer available in the ERR.txt file. ➤ Addressed formatting issue with front-panel display when internal trip counters (INTTA, INTTB, and INTTC) and VBAT are used in display points. ➤ Increased DNP binary outputs from 33 to 71. ➤ Added RSTDNPSE LOGIC control equation and DRSTDNP DNP binary output to reset relay event queue. 	20140306

Table A.1 Firmware Revision History (Sheet 10 of 12)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
	<ul style="list-style-type: none"> ➤ Modified DNP binary outputs so that they are no longer reported as offline when the binary output is present in the binary input map and the SER. ➤ Added MAXWEAR analog quantity; made MAXWEAR and math variables available for display points, DNP, Modbus, and IEC 61850. ➤ Added TOC pickup settings (51xxP_P) as primary quantities for DNP and display points. ➤ Added support for MMS authentication. ➤ Increased predefined MMS reports to 14 (7 buffered and 7 unbuffered) and simultaneous MMS sessions to 7. ➤ Added support to configure MMS inactivity time out. ➤ Added support for CID file transfer through MMS, and added EMMSFS setting to enable/disable MMS file services. ➤ Added feature to retain the existing valid CID file when an invalid CID file is sent. ➤ Modified virtual bits so that they no longer deassert temporarily after group or settings change. ➤ Added FLTRDRE and HIFRDRE logical nodes to indicate the presence of regular and high-impedance fault event reports. ➤ Changed dead band for IEC 61850 VBAT logical node from 100 to 5. ➤ Modified minimum negotiated MMS PDU size to 512 bytes. ➤ Modified maximum number of MMS variables that can be read or written to 256. <p>Note: Firmware version R404 did not production release.</p>	
SEL-651R-2-R403-V5-Z004003-D20220510	<p>Includes all the functions of SEL-651R-2-R403-V4-Z004003-D20211018 with the following addition:</p> <ul style="list-style-type: none"> ➤ Revised the firmware to allow replacement of the field-programmable gate array (FPGA) part. 	20220510
SEL-651R-2-R403-V4-Z004002-D20211018	<p>Includes all the functions of SEL-651R-2-R403-V3-Z004002-D20190308 with the following addition:</p> <ul style="list-style-type: none"> ➤ Resolved an issue where deliberately crafted Ethernet traffic or a misconfigured network could cause the relay to perform a diagnostic restart. By design, three diagnostic restarts in 24 hours causes the relay to disable. 	20211018
SEL-651R-2-R403-V3-Z004002-D20190308	<p>Includes all the functions of SEL-651R-2-R403-V2-Z004002-D20170818 with the following addition:</p> <ul style="list-style-type: none"> ➤ Resolved an issue where certain Ethernet traffic could cause the recloser control to safely restart. 	20190308
SEL-651R-2-R403-V2-Z004002-D20170818	<p>Includes all the functions of SEL-651R-2-R403-V1-Z004002-D20150722 with the following addition:</p> <ul style="list-style-type: none"> ➤ Resolved an issue where certain Ethernet traffic could cause diagnostic restarts. 	20170818
SEL-651R-2-R403-V1-Z004002-D20150722	<p>Includes all the functions of SEL-651R-2-R403-V0-Z004002-D20130624 with the following addition:</p> <ul style="list-style-type: none"> ➤ Resolved an issue where latch bits may be restored to an incorrect state after power is restored to the control or the control is restarted. 	20150722

Table A.1 Firmware Revision History (Sheet 11 of 12)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
SEL-651R-2-R403-V0-Z004002-D20130624	<ul style="list-style-type: none"> ► Extended range of ETIMEO and ETIMEOn port settings from 1–50 seconds to 1–120 seconds. ► Added RESPSZ port setting for limiting the packet size of DNP messages. ► Corrected handling of unrecognized Ethertype frames that can cause Ethernet to stop responding. 	20130624
SEL-651R-2-R402-V2-Z003002-D20190308	<p>Includes all the functions of SEL-651R-2-R402-V1-Z003002-D20150722 with the following addition:</p> <ul style="list-style-type: none"> ► Resolved an issue where certain Ethernet traffic could cause the recloser control to safely restart. 	20190308
SEL-651R-2-R402-V1-Z003002-D20150722	<p>Includes all the functions of SEL-651R-2-R402-V0-Z003002-D20121219 with the following addition:</p> <ul style="list-style-type: none"> ► Resolved an issue where latch bits may be restored to an incorrect state after power is restored to the control or the control is restarted. 	20150722
SEL-651R-2-R402-V0-Z003002-D20121219	<ul style="list-style-type: none"> ► Added SEL Arc Sense Technology (AST) to detect high-impedance faults. ► Added ground overcurrent element (50G HIZ) to detect high-impedance faults. ► Added second harmonic elements for blocking sensitive overcurrent elements during transformer inrush. ► Added IEEE COMTRADE standard event reports. ► Extended the lower range of setting 79RSLD from 180 cycles to 0 cycles. ► Added COMTRADE event report to FTP and MMS file transfer. ► Global setting PMSTN now accepts upper and lower case characters. ► Reformatted relay web server. ► Relay now accepts IRIG-B signals with either even or odd parity. ► Corrected issue in which enabled front-panel display points can incorrectly be skipped in the rotating display. ► Corrected issue with scale factors not being applied to pickup settings in front-panel display points. ► Corrected issue with front-panel contrast not being retained when a TARGET RESET is executed. ► Added Multi-Recloser Interface compatibility. ► Global settings VYCOMP and VZCOMP are no longer hidden based on Global setting PHVOLT. ► Added Relay Word bit rows 124–135 to accommodate new features. ► Included new Compressed ASCII commands, CSU HIF, CEV HIF, and CHI HIF, in the CAS command response. ► Relay now reports the shot count from the trigger row of the event report. 	20121219
SEL-651R-2-R401-V2-Z002001-D20190308	<p>Includes all the functions of SEL-651R-2-R401-V1-Z002001-D20180615 with the following addition:</p> <ul style="list-style-type: none"> ► Resolved an issue where certain Ethernet traffic could cause the recloser control to safely restart. 	20190308
SEL-651R-2-R401-V1-Z002001-D20180615	<p>Includes all the functions of SEL-651R-2-R401-V0-Z002001-D20120831 with the following addition:</p> <ul style="list-style-type: none"> ► Resolved an issue where latch bits may be restored to an incorrect state after power is restored to the control or the control is restarted. 	20180615

Table A.1 Firmware Revision History (Sheet 12 of 12)

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
SEL-651R-2-R401-V0-Z002001-D20120831	► Made improvements for manufacturability.	20120831
SEL-651R-2-R400-V2-Z001001-D20190308	Includes all the functions of SEL-651R-2-R400-V1-Z001001-D20180615 with the following addition: ► Resolved an issue where certain Ethernet traffic could cause the recloser control to safely restart.	20190308
SEL-651R-2-R400-V1-Z001001-D20180615	Includes all the functions of SEL-651R-2-R400-V0-Z001001-D20120518 with the following addition: ► Resolved an issue where latch bits may be restored to an incorrect state after power is restored to the control or the control is restarted.	20180615
SEL-651R-2-R400-V0-Z001001-D20120518	► Initial version.	20120518

SELBOOT

SELBOOT is a firmware package inside the relay that handles hardware initialization and provides the functions needed to support firmware upgrades. To determine the SELBOOT version, view the status report by using the serial port STATUS command or the front panel. The device will report the SELBOOT firmware identification (BFID) label as:

BFID=SLBT-3ARM-Rxxx-Vx-Zxxxxxx-Dxxxxxxxx
(for SEL-651R-2 R500 and later)

BFID=SLBT-3CF1-Rxxx-Vx-Zxxxxxx-Dxxxxxxxx
(for SEL-651R-2 R413 and earlier)

Table A.2 lists the SELBOOT releases used with the SEL-651R and revision descriptions. The most recent SELBOOT revision is listed first.

Table A.2 SELBOOT Revision History

SELBOOT Firmware Identification (BFID)	Summary of Revisions
SLBT-3ARM-R101-V0-Z001001-D20240320	► Modified SELBOOT to prevent the recloser control from restarting in an unknown state or disabling after a firmware upgrade via the embedded web server.
SLBT-3ARM-R100-V0-Z001001-D20230404	► Initial version for SEL-651R-2 R500.
SLBT-3CF1-R301-V0-Z100100-D20220510	► Added support to prevent firmware from being installed on incompatible boards.
SLBT-3CF1-R300-V0-Z100100-D20150729	► Modified SELBOOT to support SHA 256 digitally signed firmware.
SLBT-3CF1-R201-V0-Z100100-D20220510	► Added support to prevent firmware from being installed on incompatible boards.
SLBT-3CF1-R200-V0-Z100100-D20120321	► First revision used with SEL-651R-2.

Instruction Manual

The date code at the bottom of each page of this manual reflects the creation or revision date.

Table A.3 lists the instruction manual versions and revision descriptions. The most recent instruction manual version is listed first.

Table A.3 Instruction Manual Revision History (Sheet 1 of 16)

Date Code	Summary of Revisions
20250109	<p>Section 1</p> <ul style="list-style-type: none"> ➤ Updated <i>Specifications</i>. <p>Section 2</p> <ul style="list-style-type: none"> ➤ Updated <i>Figure 2.15: Connector Panel at Bottom of Enclosure for Eaton NOVA-TS or NOVA-STS Triple-Single Recloser (Dual-Door Enclosure)</i> and <i>Figure 2.24: Connector Panel at Bottom of Enclosure for Eaton NOVA-TS or NOVA-STS Triple-Single Recloser (Single-Door Enclosure)</i>. ➤ Added <i>Recloser Tank Heater Power</i>. <p>Section 7</p> <ul style="list-style-type: none"> ➤ Updated <i>Variables/Timers</i>. <p>Appendix E</p> <ul style="list-style-type: none"> ➤ Updated <i>Time Synchronization</i>.
20240725	<p>General</p> <ul style="list-style-type: none"> ➤ Changed “Undesignated Three-Phase Recloser” to “Romagnole iGrid” throughout. <p>Appendix A</p> <ul style="list-style-type: none"> ➤ Updated <i>Table A.1: Firmware Revision History</i> firmware version R413-V0 revision statement about adding support for certain reclosers to include Romagnole iGrid.
20240618	<p>Section 1</p> <ul style="list-style-type: none"> ➤ Updated <i>Figure 1.1: Functional Overview</i>. ➤ Updated <i>Specifications</i>. <p>Section 4</p> <ul style="list-style-type: none"> ➤ Updated <i>Table 4.1: Time-Overcurrent Elements in the SEL-651R-2</i>. ➤ Added <i>Table 4.3: 51V Element Enables for Single Characteristics</i>. ➤ Added <i>Voltage-Restrained/Controlled Maximum-Phase Inverse-Time Overcurrent Elements</i>. ➤ Added <i>Inverse-Time Voltage Elements</i>. ➤ Updated <i>HIF Detection Settings</i>. ➤ Updated <i>HIF Detection Logical Outputs</i>. <p>Section 7</p> <ul style="list-style-type: none"> ➤ Updated <i>Table 7.10: Processing Order of Relay Elements and Logic (Top to Bottom)</i>. <p>Section 8</p> <ul style="list-style-type: none"> ➤ Updated <i>High-Impedance Fault Metering</i>. <p>Section 9</p> <ul style="list-style-type: none"> ➤ Updated <i>Figure 9.33: Group Settings (SHO) With Factory-Default Values</i>. <p>Settings Sheets</p> <ul style="list-style-type: none"> ➤ Updated <i>Time-Overcurrent Enable Settings</i>. ➤ Updated <i>Other Enable Settings</i>. ➤ Added <i>Voltage-Restrained Maximum Phase Inverse-Time Overcurrent Elements</i>, <i>Voltage-Controlled Maximum Phase Inverse-Time Overcurrent Elements</i>, and <i>Voltage-Restrained/Controlled Maximum Phase Inverse-Time Overcurrent Elements SELOGIC Settings</i>. ➤ Added <i>Inverse-Time Undervoltage and Inverse-Time Overvoltage Element settings</i>. ➤ Updated <i>High-Impedance Fault Detection (Arc Sense Technology) Settings</i>. <p>Section 10</p> <ul style="list-style-type: none"> ➤ Updated <i>MET HIF (High-Impedance Fault [HIF] Metering; Only Available in Relays That Support Arc Sense Technology)</i>.

Table A.3 Instruction Manual Revision History (Sheet 2 of 16)

Date Code	Summary of Revisions
	<p>Section 12</p> <ul style="list-style-type: none"> ➤ Updated <i>Table 12.5: Output, Input, and Protection, and Control Element Event Report Columns</i>. ➤ Updated <i>Figure 12.13: Sample HIF Summary</i>. ➤ Updated <i>High-Impedance Fault Compressed Event Report</i>. ➤ Updated <i>Figure 12.18: Sample HIF COMTRADE .CFG Configuration File Data</i>. <p>Appendix A</p> <ul style="list-style-type: none"> ➤ Updated for firmware version R502-V0. <p>Appendix C</p> <ul style="list-style-type: none"> ➤ Updated <i>CEVENT Command</i>. <p>Appendix F</p> <ul style="list-style-type: none"> ➤ Updated <i>Table F.1: Relay Word Bit Mapping</i>. ➤ Updated <i>Table F.2: Alphabetic List of Relay Word Bits</i>. <p>Appendix G</p> <ul style="list-style-type: none"> ➤ Updated <i>Table G.1: Analog Quantities</i>. <p>Appendix K</p> <ul style="list-style-type: none"> ➤ Updated <i>Table K.7: 02h SEL-651R-2 Inputs</i>. ➤ Updated <i>Table K.22: Modbus Quantities Table</i>. <p>Appendix L</p> <ul style="list-style-type: none"> ➤ Updated <i>Table L.19: Logical Device PRO (Protection)</i>. ➤ Updated <i>Table L.24: Logical Nodes by Data Source Names</i>.
20240516	<p>Section 10</p> <ul style="list-style-type: none"> ➤ Added note in <i>Establishing Communications Using an Ethernet Port and Telnet or Web Server</i>. <p>Appendix A</p> <ul style="list-style-type: none"> ➤ [Cybersecurity] Updated for firmware versions R501-V1, R500-V1, R413-V1, and R412-V1. <p>Appendix L</p> <ul style="list-style-type: none"> ➤ Added a note in <i>Settings</i>.
20240320	<p>Appendix A</p> <ul style="list-style-type: none"> ➤ Updated <i>SELBOOT</i>. ➤ Updated <i>Table A.2: SELBOOT Revision History</i> for version R101-V0. <p>Appendix B</p> <ul style="list-style-type: none"> ➤ <i>Updated Special Instructions for Upgrading from Firmware Versions that Require SELBOOT Upgrades in Upgrading to SHA-2 Digitally Signed Firmware Files</i>.
20240201	<p>Section 1</p> <ul style="list-style-type: none"> ➤ Updated <i>Figure 1.1: Functional Overview</i> with 81W Frequency Window. ➤ Added <i>Frequency Window Elements (81W)</i> in <i>Specifications</i>. <p>Section 4</p> <ul style="list-style-type: none"> ➤ Increased the upper time dial setting range from 2.00 to 30.00 for recloser curves in <i>Table 4.3: Maximum-Phase Time-Overcurrent Element Settings</i>, <i>Table 4.5: A-, B-, or C-Phase Time-Overcurrent Element Settings</i>, <i>Table 4.6: Neutral Time-Overcurrent Element Settings</i>, <i>Table 4.7: Ground Time-Overcurrent Element Settings</i>, and <i>Table 4.8: Negative-Sequence Time-Overcurrent Element Settings</i>. ➤ Added <i>Frequency Window Elements (81W)</i>. <p>Settings Sheets</p> <ul style="list-style-type: none"> ➤ Increased the upper time dial setting range from 2.00 to 30.00 for recloser curves for all Time-Overcurrent Elements. ➤ Added enable setting E81W and corresponding <i>Frequency Window Elements Settings</i>. <p>Section 10</p> <ul style="list-style-type: none"> ➤ Updated <i>MET (Fundamental Metering)</i> with <i>FREQY</i> and <i>FREQZ</i> display options. <p>Appendix A</p> <ul style="list-style-type: none"> ➤ Updated for firmware version R501-V0.

Table A.3 Instruction Manual Revision History (Sheet 3 of 16)

Date Code	Summary of Revisions
	<p>Appendix F</p> <ul style="list-style-type: none"> ➤ Updated <i>Table F.1: Relay Word Bit Mapping</i> with Frequency Window Elements (Row 141). ➤ Updated <i>Table F.2: Alphabetic List of Relay Word Bits</i> with 81WY, 81WZ, 81WYT, 81WZT, FREQYOK, and FREQZOK. ➤ Updated <i>Table F.3: Analog Scaling and Frequency Indicators</i> with FREQYOK and FREQZOK. <p>Appendix G</p> <ul style="list-style-type: none"> ➤ Updated <i>Table G.1: Analog Quantities</i> (Fundamental Metering subset) with FREQY and FREQZ.
20231215	<p>Section 1</p> <ul style="list-style-type: none"> ➤ Updated <i>12 V Accessory Power Supply</i> in <i>Specifications</i>. <p>Section 2</p> <ul style="list-style-type: none"> ➤ Updated <i>Low-Voltage Close Power (Traditional Retrofit Recloser Only)</i> in <i>120 Vac Power Supply Connection Options and Accessories</i>. <p>Appendix A</p> <ul style="list-style-type: none"> ➤ Updated <i>Revision History</i>.
20230412	<p>Section 1</p> <ul style="list-style-type: none"> ➤ Updated <i>Power Supply, 12V Accessory Power Supply, Optoisolated Inputs (Optional), and Electromagnetic Compatibility Emissions</i> in <i>Specifications</i>. ➤ Added <i>IEC 62271-111:2019/IEEE C37.60-2018, Section 7.111 Control Electronic Elements Surge Withstand Capability (SWC) Tests</i> in <i>Specifications</i>. <p>Section 2</p> <ul style="list-style-type: none"> ➤ Updated <i>Figure 2.3: Rear View of SEL-651R-2 Power Module (Dual-Door Enclosure, Optional Features Shown), Figure 2.31: 230 Vac Power Connection for Dual-Door Units, Figure 2.32: 230 Vac Power Connection for Single-Door Units, Figure 2.38: 230 Vac AC Transfer Switch for Dual-Door Units, and Figure 2.39: 230 Vac AC Transfer Switch Power Connections for Single-Door Units</i>. ➤ Updated <i>Power Module in Dual-Door Enclosure Hardware Overview</i>. ➤ Updated <i>+12 Vdc Auxiliary Power Supply in Additional Relay Connections</i>. ➤ Updated <i>Table 2.3: Replacement Fuses for the SEL-651R-2</i>.
20230404	<p>Section 9</p> <ul style="list-style-type: none"> ➤ Updated <i>Table 9.4: Settings Changes Effects (SALARM Relay Word Bit, ENABLED LED, SER)</i>. <p>Settings Sheets</p> <ul style="list-style-type: none"> ➤ Updated <i>Load Profile Settings</i> in <i>Report Settings</i>. <p>Section 10</p> <ul style="list-style-type: none"> ➤ Updated <i>Table 10.19: ASCII Command Summary</i>. <p>Section 11</p> <ul style="list-style-type: none"> ➤ Updated <i>Table 11.9: Operator Controls</i>. <p>Section 13</p> <ul style="list-style-type: none"> ➤ Updated <i>Table 13.2: Status Report Results</i>. <p>Appendix A</p> <ul style="list-style-type: none"> ➤ Added note to <i>Determining the Firmware Version in Your Relay</i>. ➤ Updated for firmware version R500-V0 and SLBT-3ARM-R100-V0.
20230130	<p>Section 1</p> <ul style="list-style-type: none"> ➤ Updated <i>Ethernet Communication and Option Considerations</i>. ➤ Updated <i>Specifications</i>. <p>Section 2</p> <ul style="list-style-type: none"> ➤ Updated <i>Overview, and Single-Door Enclosure Hardware Overview, Installation Steps and Drawings, and Hardware Details and Standard Accessories, Recloser Interface Connection Details (Control Cable Interface)</i>. <p>Section 5</p> <ul style="list-style-type: none"> ➤ Updated <i>Trip Logic and Pole Open Logic</i>.

Table A.3 Instruction Manual Revision History (Sheet 4 of 16)

Date Code	Summary of Revisions
	<p>Section 6</p> <ul style="list-style-type: none"> ➤ Updated <i>Breaker Status Logic and Reclosing Relay</i>. <p>Section 7</p> <ul style="list-style-type: none"> ➤ Updated <i>Optoisolated Inputs and Trip and Close Mapping and Output Logic</i>. <p>Section 8</p> <ul style="list-style-type: none"> ➤ Updated <i>Breaker/Recloser Contact Wear Monitor</i>. <p>Section 9</p> <ul style="list-style-type: none"> ➤ Updated <i>Settings Explanations and Factory-Default Settings</i>. <p>Settings Sheets</p> <ul style="list-style-type: none"> ➤ Updated <i>Optoisolated Input Timers and Current and Voltage Connection Settings</i>. <p>Section 10</p> <ul style="list-style-type: none"> ➤ Updated <i>Table 10.1: SEL-651R-2 Communications Ports, Table 10.7: Supported SEL-651R-2 Communications Protocols and Table 10.19: ASCII Command Summary</i>. ➤ Updated <i>Using Redundant Ethernet Ports, IEC 61850 Protocol, CFG.XML File (Read-Only), and STA Command Row and Column Definitions</i>. ➤ Added <i>TDP Command</i>. <p>Appendix A</p> <ul style="list-style-type: none"> ➤ Updated for firmware version R413-V0. ➤ Added <i>SELboot</i>. <p>Appendix B</p> <ul style="list-style-type: none"> ➤ Updated <i>Introduction</i>. <p>Appendix F</p> <ul style="list-style-type: none"> ➤ Updated <i>Table F.1: Relay Word Bit Mapping and Table F.2 Alphabetic List of Relay Word Bits</i>. <p>Appendix L</p> <ul style="list-style-type: none"> ➤ Updated <i>Ethernet Networking</i>. ➤ Updated <i>Table L.24: Logical Nodes by Data Source Names</i>.
20221230	<p>Section 2</p> <ul style="list-style-type: none"> ➤ Updated <i>Figure 2.5: Rear View of SEL-651R-2 Relay Module (Dual-Door Enclosure, Optional Features Shown), Figure 2.8: Front View of SEL-651R-2 Modules (Single-Door Enclosure, Optional Features Shown), and Figure 2.9: View of SEL-651R-2 Relay Module (Single-Door Enclosure, Optional Features Shown)</i>. ➤ Updated <i>Table 2.3: Replacement Fuses for the SEL-651R-2</i>.
20220826	<p>Section 1</p> <ul style="list-style-type: none"> ➤ Updated <i>Power Supply in Specifications</i>.
20220629	<p>Section 9</p> <ul style="list-style-type: none"> ➤ Updated <i>Ethernet Port Settings (Port 5) in Enable Settings</i>. ➤ Updated <i>Figure 9.30: Global Settings (SHO G) With Factory-Default Values</i>. ➤ Updated <i>Figure 9.39: Port 5 Settings (SHO P 5) With Factory-Default Values</i>. <p>Settings Sheets</p> <ul style="list-style-type: none"> ➤ Added new global setting RSTMSCNT. ➤ Added new Port 5 settings EPORTSEC and MSECCKEY.

Table A.3 Instruction Manual Revision History (Sheet 5 of 16)

Date Code	Summary of Revisions
	<p>Section 10</p> <ul style="list-style-type: none"> ➤ Updated <i>Table 10.19: ASCII Command Summary</i>. ➤ Updated <i>DAT Command (View/Change Date)</i> in <i>Command Explanations</i>. ➤ Added <i>MCS A Command</i> in <i>Command Explanations</i>. ➤ Added <i>MCS C and MCS R Commands</i> in <i>Command Explanations</i>. ➤ Added <i>MCS M Command</i> in <i>Command Explanations</i>. ➤ Added <i>MCS S Command</i> in <i>Command Explanations</i>. ➤ Updated <i>PAS Command (Change Passwords)</i> in <i>Command Explanations</i>. ➤ Added <i>PIN Command</i> in <i>Command Explanations</i>. ➤ Updated <i>PUL Command (Pulse Output Contact)</i> in <i>Command Explanations</i>. ➤ Added <i>SLR Command</i> in <i>Command Explanations</i>. ➤ Updated <i>STA Command (Relay Self-Test Status)</i> in <i>Command Explanations</i>. <p>Section 11</p> <ul style="list-style-type: none"> ➤ Updated <i>Figure 11.5: SEL-651R-2 Front-Panel Menu Hierarchy</i>. ➤ Added <i>Security Menu</i> in <i>Front-Panel Menus and Screens</i>. <p>Appendix A</p> <ul style="list-style-type: none"> ➤ Updated for firmware version R412-V0. <p>Appendix E</p> <ul style="list-style-type: none"> ➤ Updated <i>Configurable Data Mapping</i> in <i>DNP3 in the SEL-651R-2</i>. ➤ Updated <i>Table E.8: Object 12 Control Relay Operations</i>. ➤ Updated <i>Table E.11: DNP3 Reference Data Map</i>. <p>Appendix F</p> <ul style="list-style-type: none"> ➤ Updated <i>Table F.1: Relay Word Bit Mapping</i>. ➤ Updated <i>Table F.2: Alphabetic List of Relay Word Bits</i>. <p>Appendix G</p> <ul style="list-style-type: none"> ➤ Updated <i>Table G.1: Analog Quantities</i>. <p>Appendix K</p> <ul style="list-style-type: none"> ➤ Updated <i>Table K.7: 02h SEL-651R-2 Inputs</i>. ➤ Updated <i>Table K.22: Modbus Quantities Table</i>. <p>Appendix L</p> <ul style="list-style-type: none"> ➤ Added note to <i>Goose in IEC 61850 Operation</i>. <p>Appendix M</p> <ul style="list-style-type: none"> ➤ Added <i>Media Access Control Security (MACsec)</i>.
20220510	<p>Section 10</p> <ul style="list-style-type: none"> ➤ Removed reference to SEL-651R Product Literature CD. <p>Section 11</p> <ul style="list-style-type: none"> ➤ Removed reference to SEL-651R Product Literature CD. <p>Appendix A</p> <ul style="list-style-type: none"> ➤ Updated for firmware versions R411-V2, R410-V2, R409-V2, R408-V2, R407-V3, R406-V4, R405-V6, and R403-V5. <p>Appendix E</p> <ul style="list-style-type: none"> ➤ Removed reference to SEL-651R Product Literature CD.
20211105	<p>Section 2</p> <ul style="list-style-type: none"> ➤ Updated <i>Figure 2.6: SEL-651R-2 Front View With Enclosure Door Open (Single-Door Enclosure)</i>. ➤ Updated <i>Figure 2.19: SEL-651R-2 Enclosure Dimensions and Mounting Drill Plan (Single-Door Enclosure)</i>.
20211018	<p>Appendix A</p> <ul style="list-style-type: none"> ➤ Updated for firmware versions R411-V1, R410-V1, R409-V1, R408-V1, R407-V2, R406-V3, R405-V5, and R403-V4.

Table A.3 Instruction Manual Revision History (Sheet 6 of 16)

Date Code	Summary of Revisions
20210715	<p>Section 1</p> <ul style="list-style-type: none"> ➤ Updated <i>Specifications</i>.
20210317	<p>Section 2</p> <ul style="list-style-type: none"> ➤ Added notes for <i>Figure 2.74: Current Connections and Polarity From Siemens SDR Triple-Single Recloser Primary to SEL-651R-2 Recloser Control Current Inputs</i> and <i>Figure 2.75: Current Connections and Polarity From Siemens SDR Three-Phase Recloser Primary to SEL-651R-2 Recloser Control Current Inputs</i> explaining the necessity of ordering an additional 12-pin socket for LEA voltage inputs when connected to such Siemens reclosers. ➤ Added <i>Table 2.4: SELOGIC Settings That Are Automatically Set for the Multi-Recloser Interface</i>. ➤ Revised the breaker/pole status (52A) settings in <i>Table 2.7: Breaker/Pole Status (52A) Settings for the Multi-Recloser Interface</i> because of new setting options A1X, A2X, and A3X for global setting RECL_CFG. ➤ Moved <i>Table 2.5: Default Global Setting CTPOL</i> to be <i>Table 2.8</i>. ➤ Added <i>Unhiding Hidden Settings for Multi-Recloser Interface</i> because of new setting options A1X, A2X, and A3X for global setting RECL_CFG. <p>Section 5</p> <ul style="list-style-type: none"> ➤ Revised <i>Figure 5.2: Factory-Default Trip Logic Settings</i> because of new setting options A1X, A2X, and A3X for global setting RECL_CFG. <p>Section 6</p> <ul style="list-style-type: none"> ➤ Revised <i>Figure 6.11: Factory-Default Drive-to-Lockout Logic Settings</i> because of new setting options A1X, A2X, and A3X for global setting RECL_CFG. <p>Section 8</p> <ul style="list-style-type: none"> ➤ Added ABB GridShield 15/27 kV and ABB GridShield 38 kV reclosers to <i>Table 8.8: Recommended Breaker Monitor Settings for Various Reclosers</i>. ➤ Revised <i>Involved Phase and Ground Counters (EBMON := Y)</i> and added <i>Involved Phase and Ground Counters and Fault Alarm (EBMON := Y1)</i>. Behavior of existing analog quantities APHTR, BPHT, CPHTR, and GNDCTR is contrasted for EBMON := Y or Y1. New analog quantity SEFCTR, Relay Word Bit FLT_ALM, and accompanying new settings (enabled when global setting EBMON := Y1) are explained. <p>Settings Sheets</p> <ul style="list-style-type: none"> ➤ Added new setting options A1X, A2X, and A3X for global setting RECL_CFG. ➤ Added new setting option Y1 for global setting EBMON. ➤ Added new global SELOGIC settings INC_APB, INC_BPB, INC_CPB, INC_GND, INC_SEF, RST_APB, RST_BPB, RST_CPB, RST_GND, and RST_SEF (enabled when global setting EBMON := Y1). ➤ Added new global setting FLTALMDO (enabled when global setting EBMON := Y1). ➤ Added new global setting EVECLEAR. ➤ Added new serial port setting DVARACE. ➤ Added new setting option PRP (Parallel Redundancy Protocol) for Port 5 (Ethernet) setting NETMODE. ➤ Added PRP-related settings PRPTOUT, PRPADDR, and PRPINTV. ➤ Added new Ethernet Port 5 setting DVARACEn. <p>Section 10</p> <ul style="list-style-type: none"> ➤ Added <i>Network Connection Using PRP Connection Mode</i>. <p>Appendix A</p> <ul style="list-style-type: none"> ➤ Updated for firmware version R411-V0. <p>Appendix B</p> <ul style="list-style-type: none"> ➤ Added instruction on how to use the terminal emulation feature of QuickSet to upgrade firmware. <p>Appendix E</p> <ul style="list-style-type: none"> ➤ Added analog quantity SEFCTR to <i>Table E.11: DNP3 Reference Data Map</i> as both an object type 20, 22 and an object type 30, 32, 34. <p>Appendix F</p> <ul style="list-style-type: none"> ➤ Added Relay Word Bits FLT_ALM and A_X to <i>Table F.1: Relay Word Bit Mapping</i> and <i>Table F.2: Alphabetical List of Relay Word Bits</i>. ➤ Revised definitions for Relay Word Bits A1_CFG, A2_CFG, and A3_CFG.

Table A.3 Instruction Manual Revision History (Sheet 7 of 16)

Date Code	Summary of Revisions
	<p>Appendix G</p> <ul style="list-style-type: none"> ➤ Added analog quantity SEFCTR to <i>Table G.1: Analog Quantities</i>. ➤ Made analog quantities APHTR, BPHTR, CPHTR, GNDCTR, and SEFCTR available for use in SELOGIC control equations in <i>Table G.1: Analog Quantities</i>. <p>Appendix K</p> <ul style="list-style-type: none"> ➤ Added analog quantity SEFCTR as a point label in <i>Table K.22: Modbus Quantities Table</i>.
20200608	<p>Section 4</p> <ul style="list-style-type: none"> ➤ Updated <i>Table 4.32: HIF Relay Word Bits</i>: Removed Relay Word bits DL2CLRA, DL2CLRB, and DL2CLRC and replaced them with Relay Word bit DL2CLR. Removed Relay Word bits FRZCLRA, FRZCLRB, and FRZCLRC and replaced them with Relay Word bit FRZCLR. Added Relay Word bits 3PH_EVE and MPH_EVE. <p>Section 8</p> <ul style="list-style-type: none"> ➤ Updated <i>Table 8.8: Recommended Breaker Monitor Settings for Various Reclosers</i>: For recloser models G&W Viper-S and Viper-ST 38 kV, changed Interrupt Rating from 12000 A to 12500 A (and settings KASP2 and KASP3 from 12.00 kA to 12.50 kA). This is per G&W Electric request. <p>Appendix A</p> <ul style="list-style-type: none"> ➤ Updated for firmware version R410-V0. <p>Appendix F</p> <ul style="list-style-type: none"> ➤ Updated <i>Table F.1: Relay Word Bit Mapping</i> and <i>Table F.2: Alphabetic List of Relay Word Bits</i>: Removed Relay Word bits DL2CLRA, DL2CLRB, and DL2CLRC and replaced them with Relay Word bit DL2CLR. Removed Relay Word bits FRZCLRA, FRZCLRB, and FRZCLRC and replaced them with Relay Word bit FRZCLR. Added Relay Word bit MPH_EVE.
20200205	<p>General</p> <ul style="list-style-type: none"> ➤ Changed ABB OVR/Gridshield recloser references to ABB Gridshield. <p>Section 1</p> <ul style="list-style-type: none"> ➤ In <i>Features</i>, added heater/thermostat accessory information. ➤ In <i>Models and Options</i>, added new Secondary Input Voltage option: Two three-phase Siemens LEA sets. ➤ In <i>Specifications</i>, clarified nominal and continuous ratings for AC Voltage Inputs. <p>Section 2</p> <ul style="list-style-type: none"> ➤ Added a sidebar note in <i>Eaton NOVA-TS or NOVA-STS Triple-Single Reclosers</i> describing unique input IN204, IN205, and IN206 operation when not connected to any circuit. ➤ Added a sidebar note in <i>Siemens SDR Reclosers</i> concerning option for additional VY-terminal Siemens LEA voltage inputs. ➤ Corrected listing of factory-default settings in <i>Disconnected Control Cable Alarm for the Multi-Recloser Interface</i>. <p>Section 4</p> <ul style="list-style-type: none"> ➤ In <i>Power Elements</i>, added explanation concerning the possible need to make a voltage base adjustment for calculating power element pickup settings and for analyzing power element logic. <p>Section 8</p> <ul style="list-style-type: none"> ➤ Expanded description in paragraph following <i>Table 8.8: Recommended Breaker Monitor Settings for Various Reclosers</i>, wherein it describes the origin of parameters in said table. ➤ Corrected description in second paragraph following <i>Figure 8.8: SEL-651R-2 Breaker Maintenance Curve for a 25 kV Circuit Breaker</i>, wherein it describes breaker monitor behavior if the interrupted current is greater than setting KASP3. Previously, it said that the interrupted current is accumulated as a current value equal to setting KASP3. The corrected description is that the breaker monitor sets contact wear to the 100 percent level. An added sidebar note directs one to more information concerning breaker monitor operation once the 100 percent level has been reached. ➤ Added a sidebar note in <i>Battery System Monitor</i> explaining the manipulation of the TOSLP Relay Word bit if it is to be used for tripping.

Table A.3 Instruction Manual Revision History (Sheet 8 of 16)

Date Code	Summary of Revisions
	<p>Section 9</p> <ul style="list-style-type: none"> ➤ Revised <i>Figure 9.24: Voltage Divider Connections and Relative Voltage Phase Angles for Siemens LEA Voltage Inputs</i> (for Siemens SDR Reclosers) and accompanying text to accommodate the option of a Siemens LEA set also on VY-terminal voltage inputs (for the new Secondary Input Voltage option: Two three-phase Siemens LEA sets). ➤ Revised <i>Equation 9.13</i> to represent a resultant potential transformer ratio setting for Siemens SDR 15.5 kV and 27 kV (125 BIL) reclosers. ➤ Revised <i>Equation 9.14</i> to represent a resultant potential transformer ratio setting for Siemens SDR 27 kV (150 BIL) and 38 kV reclosers. <p>Settings Sheets</p> <ul style="list-style-type: none"> ➤ Expanded the range for the voltage phase angle correction Global settings (V1YPAC, V2YPAC, V3YPAC, V1ZPAC, V2ZPAC, and V3ZPAC) from -10.0 to 0 degrees to -20.0 to 0 degrees. <p>Appendix A</p> <ul style="list-style-type: none"> ➤ Updated for firmware version R409-V0.
20190822	<p>Section 2</p> <ul style="list-style-type: none"> ➤ Updated ac power source information in <i>Figure 2.2: Major Interconnections Between SEL-651R-2 Components—Rear View (Dual-Door Enclosure)</i> and <i>Figure 2.7: Major Interconnections Between SEL-651R-2 Components—Front View (Single-Door Enclosure)</i>. ➤ Updated <i>Power Supply Connections</i>. ➤ Updated <i>Metering Check</i>. ➤ Updated <i>AC Transfer Switch</i> with 230 Vac transfer switch information. ➤ Updated <i>120 Vac Power Supply Connection Options and Accessories</i>. ➤ Updated <i>Table 2.3: Replacement Fuses for the SEL-651R-2</i>. <p>Appendix A</p> <ul style="list-style-type: none"> ➤ In <i>Table A.1: Firmware Revision History</i>, firmware version R408-V0, removed entry “Resolved an issue where certain Ethernet traffic could cause the recloser control to safely restart” because it was automatically inherited from firmware version R407-V1.
20190308	<p>Section 1</p> <ul style="list-style-type: none"> ➤ Updated <i>Figure 1.1: Functional Overview</i>. ➤ Updated <i>Specifications</i>. <p>Section 4</p> <ul style="list-style-type: none"> ➤ Updated <i>Table 4.12: VY-Terminal Voltage Elements Settings and Settings Ranges (VZ-Terminal Similar)</i>. ➤ Added <i>Figure 4.27: VY-Terminal Level Three and Four Single-Phase Voltage Elements</i> and <i>Figure 4.30: VZ-Terminal Level Three and Four Single-Phase Voltage Elements</i>. ➤ Added <i>Detecting Voltage Presence on Voltage Inputs VIY and VIZ</i>. ➤ Updated <i>Synchronism-Check Elements</i>, explaining new generator synchronism-check capability and voltage-difference supervision. ➤ Added <i>Autosynchronization Element</i> for generator control. ➤ Updated <i>Frequency Elements</i> for seconds-based time delays. ➤ Added <i>Fast Rate-of-Change-of-Frequency (81RF) Protection</i>. ➤ Added <i>Vector Shift Element</i>. <p>Section 7</p> <ul style="list-style-type: none"> ➤ Removed <i>Table 7.2: Analog Quantities</i> and incorporated the information into <i>Table G.1: Analog Quantities</i>. ➤ Updated <i>Analog Comparators and Checks</i> with examples to better explain analog quantities in SELOGIC. ➤ Updated <i>Table 7.10: Processing Order of Relay Elements and Logic (Top to Bottom)</i>. <p>Section 8</p> <ul style="list-style-type: none"> ➤ Updated <i>Battery Status</i>. ➤ Updated <i>Table 8.8: Recommended Breaker Monitor Settings for Various Reclosers</i> to include 16 kA G&W Viper-ST and Eaton NOVA NX-T. ➤ Added details of symmetrical component unbalance ratios I2/I1 and I0/I1 (available as analog quantities I2I1 and I0I1, respectively) to <i>Fundamental (Instantaneous) Metering</i>. ➤ Added <i>Table 8.10 Battery Charger Mode (CMODE) Values</i>.

Table A.3 Instruction Manual Revision History (Sheet 9 of 16)

Date Code	Summary of Revisions
	<p>Settings Sheets</p> <ul style="list-style-type: none"> ➤ Updated <i>VY-Terminal Voltage Elements</i>. ➤ Updated <i>VZ-Terminal Voltage Elements</i>. ➤ Updated <i>Other Enable Settings</i>. ➤ Added <i>Vector Shift</i>. ➤ Updated <i>Synchronism-Check Elements</i>. ➤ Added <i>Autosynchronism Element</i>. ➤ Updated <i>Frequency Elements</i> to include 81D1E–81D6E and updated pickup ranges to 66.00 Hz. ➤ Updated <i>50LP Load Detection Phase Pickup</i> to change the lower end pickup range from 0.05 A to 0.02 A, secondary. ➤ Added <i>Fast Rate-of-Change-of-Frequency Element Settings</i>. <p>Section 9</p> <ul style="list-style-type: none"> ➤ Updated <i>Figure 9.31: Group Settings (SHO) With Factory-Default Values</i>. ➤ Updated <i>Table 9.17: Adjust Voltage-Related Settings When the Voltage Inputs Are 8 Vac LEA Inputs (VY-Terminal Example)</i>. <p>Section 10</p> <ul style="list-style-type: none"> ➤ Updated / (Root) directory in <i>Table 10.10: FTP and MMS Virtual File Structure</i>. ➤ Updated <i>SWCFG.ZIP</i>. ➤ Updated MET command response. <p>Section 12</p> <ul style="list-style-type: none"> ➤ Added note to <i>Compressed ASCII Event Reports, Event Summaries, and History</i> to clarify analog data IN and IG in the compressed event reports. <p>Section 13</p> <ul style="list-style-type: none"> ➤ Corrected 12VAUX port auto message in <i>Table 13.2: Status Report Results</i>. <p>Appendix A</p> <ul style="list-style-type: none"> ➤ Updated for firmware versions R408-V0, R407-V1, R406-V2, R405-V4, R403-V3, R402-V2, R401-V2, and R400-V2. <p>Appendix B</p> <ul style="list-style-type: none"> ➤ Added <i>Upgrading to SHA-2 Digitally Signed Firmware Files</i>. <p>Appendix E</p> <ul style="list-style-type: none"> ➤ Added DIFVA, DIFVB, DIFVC, and SLIP. ➤ Introduced new DNP object types for APHTR, BPHTR, CPHTR, GNDCTR, INTTA, INTTB, INTTC, EXTTA, EXTTB, EXTTC, OPSCTRA, OPSCTRB, and OPSCTRC. ➤ Correcting FUNR to FUNRC for DNP object type 20/22. ➤ Updated <i>Table E.11: DNP3 Reference Data Map</i>. ➤ Removed <i>Table E.14: Object 30, CMODE</i>. <p>Appendix F</p> <ul style="list-style-type: none"> ➤ Updated <i>Table F.1: Relay Word Bit Mapping</i> and <i>Table F.2: Alphabetic List of Relay Word Bits</i> with new Relay Word bits. <ul style="list-style-type: none"> ➤ Voltage elements: 27YA3, 27YB3, 27YC3, 59YA3, 59YB3, 59YC3, 27ZA3, 27ZB3, 27ZC3, 59ZA3, 59ZB3, 59ZC3, 27YA4, 27YB4, 27YC4, 59YA4, 59YB4, 59YC4, 27ZA4, 27ZB4, 27ZC4, 59ZA4, 59ZB4, 59ZC4, 59YL1, 59ZL1 ➤ Synchronism-check elements: GENVHI, VDIFA, VDIFB, VDIFC, VDIFP, 25C ➤ Autosynchronism element: FSYNCACT, FSYNCTO, FRAISE, FLOWER, VSNCACT, VSNCNTO, VRAISE, VLOWER ➤ Fast rate-of-change-of-frequency element: 81RFP, 81RFT ➤ Vector shift element: 78VSO

Table A.3 Instruction Manual Revision History (Sheet 10 of 16)

Date Code	Summary of Revisions
	<p>Appendix G</p> <ul style="list-style-type: none"> ➤ Added SLIP, DIFVA, DIFVB, DIFVC, I2I1, and IOI1 analog quantities to <i>Table G.1: Analog Quantities</i>. ➤ Incorporated SELOGIC quantities previously located in <i>Table 7.2: Analog Quantities</i> into <i>Table G.1: Analog Quantities</i>. ➤ Updated <i>Table G.1: Analog Quantities</i> with additions to Fundamental Metering, RMS Metering, Harmonics Metering, Breaker Monitor, Diagnostics, and SELOGIC Counters. <p>Appendix I</p> <ul style="list-style-type: none"> ➤ Updated <i>Table I.4: A5C1 Fast Meter Configuration Block</i> and <i>Table I.5: A5D1 Fast Meter Data Block</i>. <p>Appendix K</p> <ul style="list-style-type: none"> ➤ Added DIFVA, DIFVB, DIFVC, and Row 136–Row 139 to <i>Table K.22: Modbus Quantities Table</i>. <p>Appendix L</p> <ul style="list-style-type: none"> ➤ Updated <i>Table L.19: Logical Device: PRO (Protection)</i> with new protection elements. <p>Appendix M</p> <ul style="list-style-type: none"> ➤ Updated <i>Firmware Hash Verification</i> with R408 release SHA-2 firmware files. <p>Glossary</p> <ul style="list-style-type: none"> ➤ Added 78VS, 81R, and 81RF to <i>ANSI Standard Device Numbers</i>. ➤ Added <i>Vector Shift Element</i>.
20180615	<p>Appendix A</p> <ul style="list-style-type: none"> ➤ Updated for firmware versions R400-V1 and R401-V1.
20180131	<p>Preface</p> <ul style="list-style-type: none"> ➤ Added <i>Technical Assistance</i>. <p>Section 1</p> <ul style="list-style-type: none"> ➤ Added <i>Eaton NOVA NX-T Rating to Trip and Close Outputs in Specifications</i>. <p>Section 2</p> <ul style="list-style-type: none"> ➤ Added <i>Table 2.5: Default Global Setting CTPOL</i>. ➤ Added <i>Figure 2.78: Current Connections and Polarity for the Multi-Recloser Interface (Global Setting RECL_CFG := A3; Optional Voltage Connections Also Shown)</i>. <p>Section 5</p> <ul style="list-style-type: none"> ➤ Updated <i>Figure 5.2: Factory-Default Trip Logic Settings</i>. <p>Section 6</p> <ul style="list-style-type: none"> ➤ Updated <i>Table 6.8: Reclosing Relay SELOGIC Control Equation Settings</i>. ➤ Updated <i>Factory-Default 79DTL/79DLS Settings Example in Reclosing Relay</i>. ➤ Updated <i>Figure 6.11: Factory-Default Drive-to-Lockout Logic Settings</i>. <p>Section 7</p> <ul style="list-style-type: none"> ➤ Updated <i>Table 7.2: Analog Quantities</i>. <p>Section 9</p> <ul style="list-style-type: none"> ➤ Updated <i>Figure 9.32: Logic Settings (SHO L) With Factory-Default Values</i>. <p>Section 13</p> <ul style="list-style-type: none"> ➤ Updated <i>Table 13.2: Status Report Results</i> with new self-test entries 12VAUX and TCCAP. <p>Appendix E</p> <ul style="list-style-type: none"> ➤ Updated <i>DNP3 Settings under DNP3 in the SEL-651R-2</i>. ➤ Added note explaining negative values in the FTIMEEx and FTYPEx registers in <i>DNP3 Documentation</i>. <p>Appendix F</p> <ul style="list-style-type: none"> ➤ Added A3_CFG to <i>Table F.1: Relay Word Bit Mapping</i> and <i>Table F.2: Alphabetic List of Relay Word Bits</i>. <p>Appendix G</p> <ul style="list-style-type: none"> ➤ Updated <i>Table G.1: Analog Quantities</i>.

Table A.3 Instruction Manual Revision History (Sheet 11 of 16)

Date Code	Summary of Revisions
20171017	<p>General</p> <ul style="list-style-type: none"> ➤ Replaced references to Cooper/Kyle with Eaton. ➤ Added support and compatibility information for ABB Gridshield (32-pin and 42-pin version) reclosers. ➤ Updated base model offerings. <p>Preface</p> <ul style="list-style-type: none"> ➤ Updated <i>Trademarks</i>. <p>Section 1</p> <ul style="list-style-type: none"> ➤ Updated <i>Specifications</i>.
20170818	<p>Appendix A</p> <p>Updated for firmware versions R403-V2, R405-V3, and R406-V1.</p>
20170613	<p>Section 2</p> <ul style="list-style-type: none"> ➤ Added note about LEA circuit grounding to ABB OVR-3/VR-3S (15 and 27 kV Models) Reclosers discussion. ➤ Updated <i>Figure 2.55: Current Connections and Polarity From ABB OVR-3/VR-3S (15 and 27 kV Models) Recloser Primary to SEL-651R-2 Recloser Control Current Inputs</i>. ➤ Updated <i>Figure 2.57: Recloser Pole Status Connections Between ABB OVR-3/VR-3S (15 and 27 kV Models) Recloser and SEL-651R-2 Recloser Control</i>. ➤ Updated <i>Figure 2.61: 120 Vac Power Circuit Connections Between SEL-651R-2 Recloser Control and Control-Powered Kyle NOVA or G&W Control Power Viper-S Recloser</i>. ➤ Added note about shielded cables to G&W Viper-ST, G&W Viper-LT, or Elastimold MVR Reclosers discussion.
20161220	<p>Section 2</p> <p>The following additions/changes make the de facto standard connections for ABB reclosers.</p> <ul style="list-style-type: none"> ➤ Added current transformer secondary circuit ground and LEA sensor option for VY voltages to <i>Figure 2.55: Current Connections and Polarity From ABB OVR-3/VR-3S (15 and 27 kV Models) Recloser Primary to SEL-651R-2 Recloser Control Current Inputs</i>. ➤ Added yellow operating handle (ANSI device number 69) operation and 52a contact monitoring to <i>Figure 2.57: Recloser Pole Status Connections Between ABB OVR-3/VR-3S (15 and 27 kV Models) Recloser and SEL-651R-2 Recloser Control</i>. ➤ Changed ac power connections for recloser heater circuits from terminals C02/C03 to the actual connected terminals C01/C04 in <i>Figure 2.58: 120 Vac Power Circuit Connections Between SEL-651R-2 Recloser Control and ABB OVR-3/VR-3S (15 and 27 kV Models) Recloser</i>.
20160810	<p>Section 1</p> <ul style="list-style-type: none"> ➤ Updated <i>Communications Ports</i> in <i>Specifications</i> to clarify that 100BASE-FX rear ports use multimode LC fiber. ➤ Updated <i>Time-Overcurrent Elements (51)</i> in <i>Specifications</i> to change the lower end of the phase and negative-sequence pickup ranges from 0.10 to 0.05 A, secondary. ➤ Added 4 A specification to <i>AC Current Inputs</i> in <i>Specifications</i>. ➤ Added <i>AC Output Ratings</i> to <i>Output Contacts (Except Trip and Close)</i> in <i>Specifications</i>. ➤ Updated <i>Type Tests</i> information in <i>Specifications</i>. <p>Section 2</p> <ul style="list-style-type: none"> ➤ Updated <i>Figure 2.3: Rear View of SEL-651R-2 Power Module (Dual-Door Enclosure, Optional Features Shown)</i>. ➤ Updated NEMA 3R and 3RX enclosure ratings in <i>Dual-Door Enclosure Overview</i> and <i>Single-Door Enclosure Overview</i>. ➤ Clarified battery installation and connection steps accompanying <i>Figure 2.29: Battery Wiring Harness Connections (Shown Connected to Relay Module)</i>. <p>Section 4</p> <ul style="list-style-type: none"> ➤ Updated <i>Figure 4.30: Synchronism-Check Voltage Window and Slip Frequency Elements</i> to clarify that the output of the 2 CYC timer is also the input into the AND gates for Relay Word bits SFAST, SSLOW, and SF. ➤ Updated <i>Figure 4.31: Synchronism-Check Elements</i> and accompanying text to clarify that the slip frequency comparisons use absolute value of slip frequency. ➤ Updated <i>Table 4.3: Maximum-Phase Time-Overcurrent Element Settings</i>, <i>Table 4.5: A- B-, or C-Phase Time-Overcurrent Element Settings</i>, and <i>Table 4.8: Negative-Sequence Time-Overcurrent Element Settings</i> to change the lower end of the phase and negative-sequence pickup ranges from 0.10 to 0.05 A, secondary. ➤ Updated <i>Directional Control Settings</i> to include setting option E32 := AUTO2 and to explain its significance for the Z2F, Z2R, Z0F, and Z0R settings.

Table A.3 Instruction Manual Revision History (Sheet 12 of 16)

Date Code	Summary of Revisions
	<p>Section 6</p> <ul style="list-style-type: none"> ➤ Clarified the realization of Relay Word bit 52A3P in <i>Figure 6.2: Breaker Status Logic</i>. <p>Section 7</p> <ul style="list-style-type: none"> ➤ Added Relay Word bit DISTST to <i>Table 7.12: Asynchronous Processing Order of Relay Elements</i>. <p>Section 8</p> <ul style="list-style-type: none"> ➤ Updated <i>Battery System Monitor</i> to define new Relay Word bit DISTST and describe how it can be used to provide a front-panel battery load test capability. <p>Settings Sheets</p> <ul style="list-style-type: none"> ➤ Updated Maximum-Phase, A-Phase, B-Phase, C-Phase, and Negative-Sequence Time-Overcurrent Element settings to change the lower end of the phase and negative-sequence pickup ranges from 0.10 to 0.05 A, secondary. ➤ Added setting option AUTO2 for directional elements enable setting E32. <p>Section 10</p> <ul style="list-style-type: none"> ➤ Added wildcard usage examples in <i>Table 10.16: FTP and MMS Wildcard Usage Examples</i> and <i>Table 10.17: Ymodem Wildcard Usage Examples</i>. <p>Appendix A</p> <ul style="list-style-type: none"> ➤ Updated for firmware version R406-V0. <p>Appendix C</p> <ul style="list-style-type: none"> ➤ Added REF_NUM to <i>CHISTORY</i>, <i>CEVENTS</i>, and <i>CSU Command</i> outputs. ➤ Added Relay Word bit DISTST to the CEVENT command output. <p>Appendix E</p> <ul style="list-style-type: none"> ➤ Updated EXTTB and EXTTC phase designations in <i>Table E.11: DNP3 Reference Data Map</i>. ➤ Added FWVNUM (Relay Firmware Version Number) to <i>Table E.11: DNP3 Reference Data Map</i>. <p>Appendix F</p> <ul style="list-style-type: none"> ➤ Added Relay Word bit DISTST to Row 38 in <i>Table F.1: Relay Word Bit Mapping</i> and <i>Table F.2: Alphabetical List of Relay Word Bits</i>. <p>Appendix G</p> <ul style="list-style-type: none"> ➤ Added FWVNUM (Relay Firmware Version Number) to <i>Table G.1: Analog Quantities</i>. ➤ Removed erroneous “h” at the end of listings MVAR through kVAR in <i>Table G.1: Analog Quantities</i>. ➤ Corrected listings KW3MND_[x] and KW3MNT_[z] in <i>Table G.1: Analog Quantities</i> (changed “X” to “N”). ➤ Added Group settings RID (Relay Identifier) and TID (Terminal Identifier) to <i>Table G.1: Analog Quantities</i>. <p>Appendix I</p> <ul style="list-style-type: none"> ➤ Removed erroneous “VDC” in the description for “88 bytes” data in <i>Table I.5: A5D1 Fast Meter Data Block</i>. ➤ Added Relay Word bit DISTST to the DNA command output. <p>Appendix K</p> <ul style="list-style-type: none"> ➤ Added FWVNUM (Relay Firmware Version Number) to <i>Table K.22: Modbus Quantities Table</i>. <p>Appendix L</p> <ul style="list-style-type: none"> ➤ Clarified that the Integer data type in <i>Table L.11</i> is Integer (INT8). ➤ Added Logical Nodes BSASCBR1, BSBSCBR2, and BSCSCBR3 to <i>Table L.19: Logical Device: PRO (Protection)</i>. ➤ Added Logical Nodes BSASCBR1, BSBSCBR2, and BSCSCBR3 (with Data Source OC3) to <i>Table L.24: Logical Nodes by Data Source Names</i>. ➤ Added Relay Word bit DISTST to <i>Table L.22: Logical Device: ANN (Annunciation)</i> and <i>Table L.24: Logical Nodes by Data Source Names</i>.
20160526	<p>Section 2</p> <ul style="list-style-type: none"> ➤ Updated <i>Figure 2.41: Three-Phase Voltage Connections for 300 Vac Voltage Inputs</i>, <i>Figure 2.43: 8 Vac LEA Voltage Connections for VY-Terminal Voltages</i>, and <i>Figure 4.25: Lindsey SVM1 LEA Voltage Connections for VZ-Terminal Voltages</i> with Terminals NY and NZ for new voltage input fuse blocks with wire insertion connections. The fuse blocks, along with shielded cables for LEA voltage inputs, are initially installed with the Multi-Recloser Interface.

Table A.3 Instruction Manual Revision History (Sheet 13 of 16)

Date Code	Summary of Revisions
20150722	<p>Appendix A</p> <ul style="list-style-type: none"> ➤ Updated for firmware versions R405-V2, R403-V2, and R402-V1.
20150709	<p>Appendix A</p> <ul style="list-style-type: none"> ➤ Updated for firmware version R405-V1. <p>Appendix B</p> <ul style="list-style-type: none"> ➤ Updated <i>Overview</i> to include point release information.
20140731	<p>Section 1</p> <ul style="list-style-type: none"> ➤ Updated specifications for <i>Optoisolated Inputs</i>, <i>Electromagnetic Compatibility Immunity</i>, and <i>Environmental Type Tests</i>. <p>Section 2</p> <ul style="list-style-type: none"> ➤ Corrected Serial Port 2 and Port 3 voltage jumper label. ➤ Modified <i>Figure 2.60: Trip/Close and Recloser Status Circuit Connections Between Control-Powered Kyle NOVA or G&W Control Power Viper-S Recloser and SEL-651R-2 Recloser Control</i> for additions to the 19-pin control cable interface. ➤ Modified <i>Figure 2.73: Trip/Close, Recloser Status, and Lockout Handle Status Circuit Connections Between Siemens SDR Three-Phase Recloser and SEL-651R-2 Recloser Control</i>. <p>Section 7</p> <ul style="list-style-type: none"> ➤ Expanded <i>Optoisolated Inputs</i> to include the 125 Vdc option.
20140306	<p>Section 1</p> <ul style="list-style-type: none"> ➤ Added maximum rate-of-change under Frequency and Rotation in <i>Specifications</i>. ➤ Added neutral channel under Time-Overcurrent Elements in <i>Specifications</i>. ➤ Added rate-of-change-of-frequency element in <i>Specifications</i>. ➤ Added Radiated Radio Frequency Immunity under Electromagnetic Compatibility Immunity in <i>Specifications</i>. <p>Section 2</p> <ul style="list-style-type: none"> ➤ Changed the outline and re-organized entire section. <p>Section 4</p> <ul style="list-style-type: none"> ➤ Added <i>Neutral Time-Overcurrent Elements</i> subsection. ➤ Added <i>Rate-of-Change-of-Frequency (8IR) Protection</i> subsection. ➤ Changed ZOANG to ZOMTA in <i>Figure 4.56: Zero-Sequence Voltage-Polarized Directional Element for Ground Overcurrent Elements</i> and <i>Figure 4.63: Zero-Sequence Impedance Plot for Solidly Grounded, Mostly Inductive System</i>. ➤ Added ZOMTA—Zero-Sequence Maximum Torque Angle subsection. <p>Section 6</p> <ul style="list-style-type: none"> ➤ Added missing figure for the Joslyn TriMod 600R recloser in <i>Figure 6.11: Factory Default Drive-to-Lockout Logic Settings</i>. <p>Section 7</p> <ul style="list-style-type: none"> ➤ Changed the number of math variables from 32 to 64 in <i>Table 7.2: Analog Quantities</i>. ➤ Added <i>Processing Order and Processing Interval</i> subsection. <p>Section 9</p> <ul style="list-style-type: none"> ➤ Updated warning message displayed when EGND SW changed from N to Y. ➤ Added 0 to the MAXACC setting range. ➤ Added default settings to detect control cable disconnection and yellow handle operation in <i>Figure 9.32: Logic Settings (SHO L) With Factory Default Values</i> and <i>Figure 9.33: Front-Panel Settings (SHO F) With Factory Default Values (Without Tricolor LED Option)</i>. ➤ Added Group setting Neutral Time-Overcurrent Elements, ZOMTA, in <i>SEL-651R Settings Sheets</i>. ➤ Added Group settings Rate-of-Change-of-Frequency Element, MV32–MV64, in <i>SEL-651R Settings Sheets</i>. ➤ Added Port setting EMMSFS in <i>SEL-651R Settings Sheets</i>. <p>Section 10</p> <ul style="list-style-type: none"> ➤ Added explanation for setting MAXACC = 0. ➤ Added <i>Virtual File Interface</i> subsection. ➤ Added ETH C command, and updated ETH command response.

Table A.3 Instruction Manual Revision History (Sheet 14 of 16)

Date Code	Summary of Revisions
	<p>Section 13</p> <ul style="list-style-type: none"> ➤ Corrected errors for Input Channels column in <i>Table 13.1: Resultant Scale Factors for Input Module</i>. <p>Appendix A</p> <ul style="list-style-type: none"> ➤ Updated for firmware version R405-V0. <p>Appendix E</p> <ul style="list-style-type: none"> ➤ Updated <i>Figure E.3: Sample Response to SHO D Command</i> and <i>Figure E.8: Binary Output Map Entry in ACCELERATOR QuickSet Software</i>. ➤ Clarified switching between single- and multi-event modes under <i>Reading Relay Events</i> subsection. ➤ Added Pickup settings as primary quantities under <i>Settings Data</i> subsection under <i>Analog Inputs</i>. ➤ Added MAXWEAR and updated number of math variables from 32 to 64 in <i>Table E.11: DNP3 Reference Data Map</i>. ➤ Added clarification for upper byte before <i>Table E.12: Object 30, Fault Type Upper Byte—Event Cause</i>. ➤ Added explanation for setting RSTDNPE under <i>Reading Relay Events</i> subsection. ➤ Updated the number of binary outputs to 71 in <i>Table E.16: SEL-651R-2 DNP3 Default Data Map</i>. <p>Appendix F</p> <ul style="list-style-type: none"> ➤ Added Relay Word bits for neutral time-overcurrent elements, rate-of-change-of-frequency (81R) elements, and RSTDNPE. <p>Appendix G</p> <ul style="list-style-type: none"> ➤ Added MAXWEAR, FLREP, FLRNUM, HIFLREP, HIFLRNUM, Primary Quantities of Time-Overcurrent Pickup settings to <i>Table G.1: Analog Quantities</i>. ➤ Updated number of Math Variables to 64 in <i>Table G.1: Analog Quantities</i>. <p>Appendix I</p> <ul style="list-style-type: none"> ➤ Corrected message length to 28 in <i>Table I.3: A5CO Relay Definition Block</i>. <p>Appendix J</p> <ul style="list-style-type: none"> ➤ Added <i>Table J.17: Time Quality Decoding</i> to decode time quality. <p>Appendix K</p> <ul style="list-style-type: none"> ➤ Added MAXWEAR and updated math variables to 64 in <i>Table K.22: Modbus Quantities Table</i>. <p>Appendix L</p> <ul style="list-style-type: none"> ➤ Added explanation for MMS file transfer services under <i>File Services</i> subsection. ➤ Added <i>GOOSE Receive and Transmit Capacity</i> subsection under <i>GOOSE Processing and Performance</i>. ➤ Added EMMSFS setting to <i>Table L.14: IEC 61850 Settings</i>. ➤ Added explanation on retaining the CID file when a bad CID file is loaded in <i>Settings</i> under the <i>IEC 61850 Configuration</i> subsection. ➤ Added an explanation for MMS authentication in <i>ACCELERATOR Architect</i> under the <i>IEC 61850 Configuration</i> subsection. ➤ Added neutral time-overcurrent elements to <i>Table L.19: Logical Device: PRO (Protection)</i>. ➤ Updated the number of math variables to 64 in <i>Table L.22: Logical Device: ANN (Annunciation)</i>. ➤ Added 51N1, 51N1T, 51N2, 51N2T, FLREP, FLRNUM, HIFLREP, HIFLRNUM, and MAXWEAR to <i>Table L.24: Logical Nodes by Data Source Names</i>.
20130624	<p>Settings Sheets</p> <ul style="list-style-type: none"> ➤ Added Setting RESPSZ. <p>Appendix A</p> <ul style="list-style-type: none"> ➤ Updated for firmware version R403-V0. <p>Appendix E</p> <ul style="list-style-type: none"> ➤ Updated <i>Table E.6: SEL-651R-2 Port DNP Protocol Settings</i>. ➤ Update <i>Table E.9: SEL-651R-2 DNP3 Device Profile</i>.

Table A.3 Instruction Manual Revision History (Sheet 15 of 16)

Date Code	Summary of Revisions
20130508	<p>Section 2</p> <ul style="list-style-type: none"> ➤ Modified <i>Figure 2.63 Trip/Close and Recloser Pole Status Circuit Connections Between Kyle NOVA-TS or NOVA-STS Triple-Single Recloser and SEL-651R-2 Recloser Control</i> and <i>Figure 2.64 Yellow Lockout Handle Circuit Connections Between Kyle NOVA-TS or NOVA-STS Triple-Single Recloser and SEL-651R-2 Recloser Control</i> by adding 53 Vdc to Pin C to support Kyle NOVA-STS recloser. ➤ Verified connection of pins D, N, P, L, and R in <i>Figure 2.63 Trip/Close and Recloser Pole Status Circuit Connections Between Kyle NOVA-TS or NOVA-STS Triple-Single Recloser and SEL-651R-2 Recloser Control</i>.
20121219	<p>Section 1</p> <ul style="list-style-type: none"> ➤ Added <i>Second Harmonic Blocking Logic</i> and the <i>Tavrida OSM Al_4 to Specifications</i>. <p>Section 2</p> <ul style="list-style-type: none"> ➤ Added <i>Multi-Recloser Interface</i> subsection <p>Section 4</p> <ul style="list-style-type: none"> ➤ Added <i>Second Harmonic Blocking Logic</i> subsection. ➤ Enhanced <i>Generator Application for SSLOW and SFAST in the Synchronism Check Elements</i> subsection. ➤ Added <i>Load Encroachment for Directionally Controlled Elements</i> and <i>Load Encroachment for Nondirectional Elements</i> with examples to the <i>Load-Encroachment Logic</i> subsection. ➤ Added <i>High-Impedance Fault Detection (Arc Sense Technology)</i> subsection. ➤ Added <i>50G High-Impedance (HIZ) Fault Detection</i> subsection. <p>Section 5</p> <ul style="list-style-type: none"> ➤ Added Multi-Recloser Interface “Yellow Operating Handle” trip logic to <i>Figure 5.2</i>, and <i>69_YH Relay Word bit for Multi-Recloser Interface</i> subsection. <p>Section 6</p> <ul style="list-style-type: none"> ➤ Added Multi-Recloser Interface note to <i>Breaker Status Logic</i>. ➤ Changed 79RSLD “reset time from lockout” lower range to 0 cycles in <i>Table 6.6</i>. ➤ Added Multi-Recloser Interface “Yellow Operating Handle” drive-to-lockout logic to <i>Table 6.8</i> and <i>Figure 6.11</i>. <p>Section 7</p> <ul style="list-style-type: none"> ➤ Added Multi-Recloser Interface note to <i>Trip and Close Mapping and Output Logic</i> subsection. <p>Section 8</p> <ul style="list-style-type: none"> ➤ Added <i>High-Impedance Fault Metering</i> subsection. ➤ Added Multi-Recloser Interface notes to <i>Breaker/Recloser Contact Wear Monitor</i> subsection. <p>Section 9</p> <ul style="list-style-type: none"> ➤ Added notes to <i>Current and Voltage Connections (Global Settings)</i>, <i>Breaker Monitor Initiate Settings (Global Settings)</i>, <i>Potential Transformer (PT) Ratios (Group Settings)</i>, and <i>Pole Status (52a), Trip, and Close Mapping Variations for Single-Phase Trip Capable Reclosers (Group Settings)</i> subsections to explain settings differences for the Multi-Recloser Interface. ➤ Added settings for High-Impedance Fault Detection, 50G High-Impedance (HIZ) Detection, Second Harmonic Blocking, and the Multi-Recloser Interface (Global setting RECL_CFG) to the <i>SEL-651R-2 Settings Sheets</i>. ➤ Changed 79RSLD “reset time from lockout” lower range to 0 cycles in <i>SEL-651R-2 Settings Sheets</i>. <p>Section 10</p> <ul style="list-style-type: none"> ➤ Updated <i>Figure 10.5</i> and <i>Figure 10.6</i> to reflect new web server display. ➤ Updated FILE command explanation to include HF_nnnnn.* (high-impedance fault) and HR_nnnnn.* (standard raw) COMTRADE event reports. ➤ Added HIS E command, and updated CEV and EVE commands to accept unique event numbers. ➤ Added CEV HIF, CHI HIF, HIS HIF, INI HIF, LOG HIF, MET HIF, SUM HIF, and TRI HIF commands for High-Impedance Fault (HIF) Detection to <i>Command Summary</i> and <i>Command Explanations</i> subsections. ➤ Added HIZ command for 50G High-Impedance (HIZ) Fault Detection to <i>Command Summary</i> and <i>Command Explanations</i> subsections.

Table A.3 Instruction Manual Revision History (Sheet 16 of 16)

Date Code	Summary of Revisions
	<p>Section 12</p> <ul style="list-style-type: none"> ➤ Added COMTRADE file format event reports to the <i>Standard 15/30/60-Cycle Event Reports</i> subsection and modified outline of subsection. ➤ Added HIS E command (unique event numbers). ➤ Added <i>High-Impedance Fault Event Reporting</i> subsection. ➤ Changed the event report row that is used to determine the shot count. <p>Section 13</p> <ul style="list-style-type: none"> ➤ Added the <i>Low-Level Test Interface</i> subsection. <p>Appendix A</p> <ul style="list-style-type: none"> ➤ Updated for firmware version R402-V0. <p>Appendix B</p> <ul style="list-style-type: none"> ➤ Added Important Note regarding upgrade path from R400 via Web Server. <p>Appendix C</p> <ul style="list-style-type: none"> ➤ Added compressed reports for High-Impedance Fault Detection throughout section. <p>Appendix F</p> <ul style="list-style-type: none"> ➤ Added Relay Word bits for High-Impedance Fault Detection, 50G High-Impedance (HIZ) Detection, Second Harmonic Blocking, and the Multi-Recloser Interface throughout section. <p>Appendix I</p> <ul style="list-style-type: none"> ➤ Added note regarding communications processor compatibility. <p>Appendix J</p> <ul style="list-style-type: none"> ➤ Revised PMSTN setting to allow mixed case. ➤ Added <i>Table J.6: C37.118 Data Frame</i>. ➤ Revised <i>Configuring High-Accuracy Timekeeping</i> for change in parity checking. <p>Appendix K</p> <ul style="list-style-type: none"> ➤ Added new Relay Element Status Rows to <i>Table K.7</i> and <i>Table K.22</i> for High-Impedance Fault Detection, 50G High-Impedance (HIZ) Detection, Second Harmonic Blocking, and the Multi-Recloser Interface Relay Word bits.
20120928	<p>Section 1</p> <ul style="list-style-type: none"> ➤ Updated <i>Models and Options</i>. ➤ Updated <i>Applications</i>. ➤ Updated <i>Specifications</i>. <p>Section 2</p> <ul style="list-style-type: none"> ➤ Updated <i>Figure 2.45: Control Cable Receptacle Pinouts</i>. ➤ Added <i>Multi-Recloser Interface</i> subsection. <p>Section 7</p> <ul style="list-style-type: none"> ➤ Included Tavrida OSM AI_4 for the Multi-Recloser Interface. <p>Section 9</p> <ul style="list-style-type: none"> ➤ Added default settings for Tavrida OSM AI_4 for the Multi-Recloser Interface.
20120831	<p>Appendix A</p> <ul style="list-style-type: none"> ➤ Updated for firmware version R401-V0.
20120518	<ul style="list-style-type: none"> ➤ Initial version.

This page intentionally left blank

Appendix B

Firmware Upgrade Instructions

Overview

These instructions guide you through the process of upgrading firmware in the device. The firmware upgrade will be either a standard release or a point release. A standard release adds new functionality to the firmware beyond the specifications of the existing version. A point release is reserved for modifying firmware functionality to conform to the specifications of the existing version.

A standard release is identified by a change in the R-number of the device firmware identification (FID) number.

Existing firmware:

FID=SEL-651R-2-R100-Vx-Zxxxxxx-Dxxxxxxxx

Standard release firmware:

FID=SEL-651R-2-R101-Vx-Zxxxxxx-Dxxxxxxxx

A point release is identified by a change in the V-number of the device FID number.

Existing firmware:

FID=SEL-651R-2-Rxxx-V0-Zxxxxxx-Dxxxxxxxx

Point release firmware:

FID=SEL-651R-2-Rxxx-V1-Zxxxxxx-Dxxxxxxxx

The release date is after the D. For example, the following is firmware version number R100, release date December 10, 2003.

FID=SEL-651R-2-R100-Vx-Zxxxxxx-D20031210

The instructions that follow explain how you can install new firmware in your SEL-651R-2 Recloser Control. These instructions are for firmware upgrades only and do not provide complete instructions for part number changes. If a part number change is required, contact SEL for assistance.

This appendix contains the following subsections:

- *Upgrading to SHA-2 Digitally Signed Firmware Files on page B.2*
- *Relay Firmware Upgrade Methods on page B.3*
- *Method One: Using QuickSet Firmware Loader on page B.4*
- *Method Two: Using a Terminal Emulator on page B.9*
- *Method Three: Using a Web Browser on page B.16*
- *Solving Firmware Upgrade Issues on page B.19*

Upgrading to SHA-2 Digitally Signed Firmware Files

This device supports digitally signed firmware upgrades only. These firmware upgrade files are compressed to reduce file transfer times and digitally signed by SEL using a secure hash algorithm. The signature ensures that the file has been provided by SEL and that its contents have not been altered. Once uploaded to the relay, the signature (and thus validity) of the firmware is verified with a public key number that is stored on the relay from the factory. If the signature cannot be verified, the file is rejected.

The name of the digitally signed firmware file is of the form Rxxx651R.zds or Rxxx-Vy651R.zds, where Rxxx is the firmware revision number, Vy is the point release revision number, 651R indicates the relay type, and .zds is the file extension reserved for digitally signed files.

Firmware files for R408 and higher are SHA-2 files, while the firmware files for R407 and earlier are SHA-1 files. The SELBOOT firmware loader in relays shipped with firmware R407 and earlier must be upgraded before R408 or later firmware files can be used.

If you are upgrading relay firmware that requires an update to SELBOOT, follow *Special Instructions for Upgrading From Firmware Versions That Require SELBOOT Upgrades on page B.2*. Otherwise, continue with *Relay Firmware Upgrade Methods on page B.3*.

Special Instructions for Upgrading From Firmware Versions That Require SELBOOT Upgrades

NOTE: The CID file may be cleared when upgrading from firmware version R407 or lower to firmware version R408 or higher. Make sure to make a backup copy of the CID file before upgrading firmware.

NOTE: The instructions for upgrading SELboot in this appendix use the example of upgrading from version R200 to version R300. However, any two versions of SELboot can be substituted in these instructions. For example, these instructions can be used to upgrade from revision R100 to revision R101.

The process for upgrading SELBOOT is similar to *Method Two: Using a Terminal Emulator on page B.9*.

To determine if SELBOOT must be updated, do the following:

Step 1. Establish communication between the relay and a personal computer, as described in *C. Establish Communications With the Relay on page B.9*.

Step 2. From the computer, type **ID <Enter>**.

The relay responds with the following:

```
"FID=SEL-651R-2-R4xx-Vx-Zxxxxxx-Dxxxxxxxx", "xxxx"
"BFID=SLBT-3CF1-R200-V0-Zxxxxxx-Dxxxxxxxx", "xxxx"
"CID=xxxx", "xxxx"
"DEVID=xxxxxxxx", "xxxx"
"DEVCODE=xx", "xxxx"
"PARTNO=0651R2XXXXXXXXXXXXXX", "xxxx"
"SERIALNO=xxxxxxxxxx", "xxxx"
"CONFIG=xxxxxxxx", "xxxx"
"SPECIAL=xxxxx", "xxxx"
```

Step 3. Locate the Boot Firmware Identification String (BFID).

Step 4. Find the SELBOOT revision number in the BFID (Rxxx). If the revision number is R200, the SELBOOT must be upgraded. If the revision number is R300, continue with the firmware installation by following the instructions under *Relay Firmware Upgrade Methods on page B.3*.

Step 5. To upgrade SELBOOT, locate the new SELBOOT file rxxx3nnn (signed with SHA-1 or SHA-2).zds¹ on the disc provided with the firmware upgrade materials. Follow the instructions under *Method Two: Using a Terminal Emulator on*

¹ The "3nnn" in the SELboot file name will be 3CF1 for SEL-651R-2 firmware versions R413 or earlier and 3ARM for SEL-651R-2 firmware versions R500 or later.

page B.9, except at *G. Upload New Firmware, Step 1 on page B.12*, replace the **REC** command with **REC BOOT** and follow the prompts.

Step 6. When the relay prompts:

Press any key to begin transfer and then start transfer at the terminal.

press **<Enter>** and use *Step 4 on page B.12* to select the SELBOOT file.

Step 7. When the SELBOOT upgrade is successful, the relay prompts:

```
Erasing SELboot.  
Writing SELboot.  
SELboot upload completed successfully.  
Restarting SELboot.  
!>
```

Step 8. Type **EXI <Enter>** at the SELBOOT !> prompt to exit SELBOOT. The relay should display the = prompt.

Step 9. If the relay does not return to the SELBOOT !> prompt within two minutes after displaying Attempting a restart in 5 seconds., cycle the relay power. The relay should restart and display the = prompt.

Once the SELBOOT upgrade is complete, select a firmware upgrade method as discussed in *Relay Firmware Upgrade Methods*. To use Method One, go to *D. Prepare the Relay (Save Relay Settings and Other Data) on page B.5*. To use Method Two, go to *E. Start SELBOOT on page B.11*. It is not necessary to save the relay settings and other data again if you did this before upgrading SELBOOT.

Relay Firmware Upgrade Methods

Introduction

SEL occasionally offers firmware upgrades to improve the performance of your relay. Changing physical components is unnecessary because the relay stores firmware in Flash memory.

A firmware loader program called SELBOOT resides in the relay. To upgrade firmware, use the SELBOOT program to download an SEL-supplied file from a personal computer to the relay via the USB port, a serial port, or use the built-in web server over an Ethernet port.

Keep the AC Power On!

NOTE: SEL strongly recommends that you upgrade firmware at the location of the relay and with a direct connection from the personal computer to the USB port or one of the relay serial ports. Do not load firmware from a remote location while the control is in service. Problems can arise that you may not be able to address from a distance. When upgrading at the substation, do not attempt to load the firmware into the relay through an SEL communications processor.

When upgrading firmware, make sure to keep the SEL-651R-2 energized with ac power—do not have it running just off the battery. Otherwise, when the **L_D** command is issued later in the firmware upgrade procedure (to disable the unit to receive new firmware), the unit goes immediately “to sleep,” thus aborting the firmware upgrade procedure.

The firmware upgrade can be performed one of three ways:

- Method One: Use the Firmware Loader provided within ACCELERATOR QuickSet SEL-5030 Software. The Firmware Loader automates the firmware upgrade process.
- Method Two: Connect to the relay in a terminal session and upgrade the firmware by using the steps documented in *Method Two: Using a Terminal Emulator*.

IMPORTANT NOTE: When upgrading firmware from R400 via the web server, to maintain user settings, upgrade to R401 first, then upgrade to the desired release (e.g., to upgrade from R400 to R4xx, upgrade from R400 to R401, and then upgrade from R401 to R4xx). Failure to comply will result in loss of user settings and default settings will be restored. Therefore, web server communication will be disabled (default setting EHTTP = N).

- Method Three: Establish an Ethernet connection and use a web browser to access the embedded web server. Upgrade the firmware by using the steps documented in *Method Three: Using a Web Browser*. This is the fastest method to complete an upgrade.

The same basic actions are required in all methods:

- A. Obtain the firmware file
- B. Remove relay from service
- C. Establish communications with the relay
- D. Prepare the relay (save settings and other data)
- E. Perform firmware upgrade
- F. Check relay self-tests
- G. Verify relay settings
- H. Return the relay to service

Required Equipment

Gather the following equipment before starting this firmware upgrade:

- Personal computer
- To use Method One, QuickSet
- To use Method Two, terminal emulation software that supports 1K Xmodem or Xmodem (these instructions detail the use of HyperTerminal from a Microsoft Windows operating system or QuickSet for terminal emulation)
- For Methods One and Two, serial communications cable (SEL-C234A, SEL-C662 USB-to-232 converter, or equivalent) or USB cable (SEL-C664 or equivalent)
- To use Method Three, an Ethernet connection and compatible web browser
- Disk containing the firmware upgrade (.zds) file
- Firmware Upgrade Instructions (these instructions)
- Your relay instruction manual

Method One: Using QuickSet Firmware Loader

To use the QuickSet Firmware Loader, you must have QuickSet. See *Section 3: PC Software* for instructions on how to obtain and install the software. Once the software is installed, perform the firmware upgrade as follows.

A. Obtain Firmware File

The firmware file is usually provided on a CD-ROM. Locate the firmware file on the disc. Copy the firmware file to an easily accessible location on the PC.

Firmware is designed to be used with specific relays. A list of relay serial numbers is provided as part of the firmware upgrade package. The firmware provided is for use with the listed relays only. Attempts to upgrade relays not listed will not be successful and can result in relay failure.

B. Remove Relay From Service

Step 1. If the relay is in use, follow your company practices for removing a relay from service. Typically, these include changing settings, or disconnecting external voltage sources or output contact wiring, to disable relay control functions.

Step 2. Apply ac power to the control.

Step 3. Connect a communications cable and determine the port speed.

If using the EIA-232 front port to upgrade firmware, determine the port speed as follows:

- a. From the relay front panel, press the **ENT** pushbutton.
- b. Use the arrow pushbuttons to navigate to Set>Show and press the **ENT** pushbutton.
- c. Use the arrow pushbuttons to navigate to **PORT**.
- d. Press the **ENT** pushbutton.
- e. Use the arrow pushbuttons to navigate to the relay serial port you plan to use (usually the front port).
- f. Press the **ENT** pushbutton.
- g. With **Communication Settings** selected, press the **ENT** pushbutton.
- h. Press the down arrow pushbutton to scroll through the port settings; write down the value for each setting.
- i. Connect an SEL-C234A EIA-232 serial cable, SEL-C662 USB-to-232 converter, or equivalent communications cable to the relay serial port and to the PC.

If using the relay front-panel USB port to upgrade firmware, connect an SEL-C664 cable between the relay and the PC. The USB port appears as a serial connection. Any data rate will be accepted by the relay.

C. Establish Communications With the Relay

Use the **Communications > Parameters** menu of QuickSet to establish a connection. See *Section 3: PC Software* for additional information.

D. Prepare the Relay (Save Relay Settings and Other Data)

It is possible for data to be lost during the firmware upgrade process. Follow the steps in this section carefully to ensure that important data are saved.

Step 1. Select **Tools > Firmware Loader** and follow the on-screen prompts.

Step 2. In the Step 1 of 4 window of the Firmware Loader, click the ellipsis button and navigate to the location of the firmware file. Select the file and click **Open** (see *Figure B.1*).

**Figure B.1 Prepare the Device (Step 1 of 4)**

Step 3. Select the **Save calibration settings** check box in the Step 1 of 4 window of the Firmware Loader. These factory-default settings are required for proper operation of the relay and must be reentered in the unlikely event they are erased during the firmware upgrade process. The Firmware Loader saves the settings in a text file on the PC.

Step 4. Select the **Save device settings** check box if you do not have a copy of the relay settings. It is possible for relay settings to be lost during the upgrade process.

Step 5. Select the **Save events** check box if there are any event reports that have not been previously saved. It is possible for event reports to be lost during the upgrade process.

Step 6. Click **Next**.

The Firmware Loader reads the calibration settings and saves them in a text file on the PC. Make note of the file name and the location.

If **Save device settings** was selected, the Firmware Loader reads all of the settings from the relay. The software may ask if you wish to merge the settings read from the relay with existing design templates on the PC. Click **No, do not merge settings with Design Template**. The Firmware Loader will suggest a name for the settings, but the suggested name can be modified as desired.

If **Save events** was selected, the Event History window will open to allow the events to be saved. See *QuickSet Event Analysis on page 3.18* for more information.

Step 7. If you use the Breaker Wear Monitor, click the **Terminal** button in the lower left portion of the Firmware Loader to open the terminal window. From the Access Level 1 prompt, issue the **BRE** command and record the internal and external trip counters, internal and external trip currents for each phase, and breaker wear percentages for each phase.

- Step 8. Enable Terminal Logging capture (see *QuickSet Terminal on page 3.5*) and issue the following commands to save stored data. It is possible for these data to be lost during the firmware upgrade process. (Some of these features are not available on all relay models.)
- MET E**—accumulated energy metering
 - MET D**—demand and peak demand
 - MET M**—maximum/minimum metering
 - COMM A and COMM B**—MIRRORED BITS communications logs
 - LDP**—Load Profile
 - SSI**—Voltage sag, swell, interrupt recorder
 - SER**—Sequential Events Report

E. Start SELBOOT

In the Step 2 of 4 window of the Firmware Loader, click **Next** to disable the relay and enter SELBOOT (see *Figure B.2*).




Figure B.2 Load Firmware (Step 2 of 4)

G. Upload New Firmware

This step is performed automatically by the software. The software will erase the existing firmware and start the file transfer to upload the new firmware. Upload progress will be shown in the **Transfer Status** window.

When the firmware upload is complete, the relay will restart. The Firmware Loader will automatically re-establish communications and issue a **STA** command to the relay.

If the relay does not restart within two minutes of the firmware upload completion (as indicated by the PC application) and no error messages appear on the relay HMI, cycle power to the relay. The firmware loader application should then resume. Click **Yes** if the Firmware Loader prompts you to continue.

H. Check Relay Self-Tests

The Step 3 of 4 window of the Firmware Loader will indicate that it is checking the device status and when the check is complete (see *Figure B.3*). The software will notify you if any problems are detected. You can view the

Method One: Using QuickSet Firmware Loader

relay status by clicking the **Terminal** button in the lower left portion of the Firmware Loader. If status failures are shown, open the terminal and see *Solving Firmware Upgrade Issues*.

Click **Next** to go to the completion step.




Figure B.3 Load Firmware (Step 3 of 4)

I. Verify Relay Settings

If there are no failures, the relay will enable. In the Step 4 of 4 window (see *Figure B.4*), the Firmware Loader will give you the option to compare the device settings. If any differences are found, the software will provide the opportunity to restore the settings.



Figure B.4 Verify Device Settings (Step 4 of 4)

J. Return Relay to Service

- Step 1. Open the terminal window by clicking the **Terminal** button in the lower left portion of the Firmware Loader.
- Step 2. Use the **ACC** command with the associated password to enter Access Level 1.

- Step 3. Issue the **ID** command and compare the firmware revision (Rxxx) displayed in the FID string against the number from the firmware envelope label. If the numbers match, proceed to *Step 5*.
- Step 4. For a mismatch between a displayed FID and the firmware envelope label, reattempt the upgrade or contact SEL for assistance.
- Step 5. If you use the Breaker Wear Monitor, type **BRE <Enter>** to check the data to see if the relay retained breaker wear data through the upgrade procedure. If the relay did not retain these data, use the **BRE W** command to reload the percent contact wear values recorded in *D. Prepare the Relay (Save Relay Settings and Other Data)* on page B.5.
- Step 6. Apply current and voltage signals to the relay.
- Step 7. Type **MET <Enter>** or use the QuickSet HMI to verify that the current and voltage signals are correct.
- Step 8. Use the **TRI** and **EVE/CEV** commands or **Tools > Events > Get Events** menu in QuickSet to verify that the magnitudes of the current and voltage signals you applied to the relay match those displayed in the event report. If these values do not match, check the relay settings and wiring.
- Step 9. Autoconfigure the SEL communications processor port if you have an SEL communications processor connected to the relay. This step reestablishes automatic data collection between the SEL communications processor and the relay. Failure to perform this step can result in automatic data collection failure when cycling communications processor power.
- Step 10. Follow your company procedures for returning a relay to service.

Method Two: Using a Terminal Emulator

The instructions for this section use HyperTerminal or QuickSet (via **Communications > Terminal** from the menu or via the terminal icon on the tool bar) as a terminal emulator. If HyperTerminal or QuickSet terminal emulation is not used, certain instructions may have to be modified (different menu names used) to execute the step.

A. Obtain Firmware File

Follow the directions under *A. Obtain Firmware File* on page B.4.

B. Remove Relay From Service

Follow the directions under *B. Remove Relay From Service* on page B.5.

C. Establish Communications With the Relay

Refer to *Establishing Communications Using a Serial Port* on page 10.1. If using the relay front-panel USB port, a port driver must be installed on the PC (see *Establishing Communications Through Use of the USB Port* on page 10.2).

D. Prepare the Relay (Save Relay Settings and Other Data)

It is possible for data to be lost during the firmware upgrade process. Follow the steps in this section carefully to ensure that important data are saved.

Before upgrading firmware, retrieve and record any History (**HIS**) or Event (**EVE**, **CEV**) data that you want to retain. See *Section 10: Communications* for an explanation of the commands. During this process, you may find it helpful to use the Capture Text feature of Terminal Emulator. See additional instructions for using Capture Text in *Backup Relay Settings and Other Data*.

Enter Access Level 2

NOTE: If the relay does not prompt you for Access Level 1 and Access Level 2 passwords, check whether the relay Access jumper is in place. With this jumper in place, the relay is unprotected from unauthorized access (see Section 2: Installation).

- Step 1. Type **ACC <Enter>** at the Access Level 0 = prompt.
- Step 2. Type the Access Level 1 password and press **<Enter>**.
You will see the Access Level 1 => prompt.
- Step 3. Type **2AC <Enter>**.
- Step 4. Type the Access Level 2 password and press **<Enter>**.
You will see the Access Level 2 =>> prompt.

Backup Relay Settings and Other Data

The relay preserves settings and passwords during the firmware upgrade process. However, interruption of relay power during the upgrade process can cause the relay to lose settings. Make a copy of the original relay settings in case you need to reenter the settings. Use either the SEL-5010 Relay Assistant software or QuickSet to record the existing relay settings and proceed to *E. Start SELBOOT*. Otherwise, perform the following steps:

- Step 1. From the **Transfer** menu in **HyperTerminal**, select **Capture Text**.
- Step 2. Enter a directory and file name for a text file where you will record the existing relay settings.
- Step 3. Click **Start**.
The **Capture Text** command copies all the information you retrieve and all the keystrokes you type until you send the command to stop capturing text. The terminal emulation program stores these data in the text file.
- Step 4. Execute the Show Calibration (**SHO C**) command to retrieve the relay calibration settings.
Use the following Show commands to retrieve the relay settings: **SHO F**, **SHO G**, **SHO 1**, **SHO L 1**, **SHO 2**, **SHO L 2**, **SHO 3**, **SHO L 3**, **SHO 4**, **SHO L 4**, **SHO 5**, **SHO L 5**, **SHO 6**, **SHO L 6**, **SHO 7**, **SHO L 7**, **SHO 8**, **SHO L 8**, **SHO P 1**, **SHO P 2**, **SHO P 3**, **SHO P F**, **SHO P 5**, **SHO R**, **SHO D 1**, **SHO D 2**, **SHO D 3**, and **SHO M**.
- Step 5. Issue the following commands to save stored data. It is possible for these data to be lost during the firmware upgrade process. (Some of these features are not available on all relay models.)
 - a. **MET E**—accumulated energy metering
 - b. **MET D**—demand and peak demand
 - c. **MET M**—maximum/minimum metering
 - d. **COMM A** and **COMM B**—MIRRORED BITS communications logs

- e. **LDP**—Load Profile
- f. **SSI**—Voltage sag, swell, interrupt recorder
- g. **SER**—Sequential Events Report
- h. **BRE**—Breaker Wear Monitor data

Step 6. From the **Transfer** menu in **HyperTerminal**, select **Capture Text** and click **Stop**.

Step 7. The computer saves the text file you created to the directory you specified in *Step 2*.

Step 8. Write down the present relay data transmission setting (SPEED) for the port to be used for the firmware upgrade.

The SPEED setting is included in the **SHO P** relay settings output. The SPEED value should be the same as the value you recorded in *B. Remove Relay From Service on page B.9*.

E. Start SELBOOT

NOTE: A message similar to the following may be displayed when you type **L_D <Enter>**: “WARNING: Settings were not properly saved – Settings upgrade may fail. Please contact an SEL representative if assistance is required.” Some relays have an automatic settings backup routine. This message indicates that the backup was not successful. If you saved settings as instructed in Backup Relay Settings and Other Data on page B.10, continue with the firmware upgrade process. Otherwise, type **EXI** at the prompt to exit SELBOOT. Follow the instructions under Backup Relay Settings and Other Data on page B.10 to ensure that the existing settings are available after the firmware upgrade.

Step 1. From the computer, start the SELBOOT program:

- a. From the Access Level 2 =>> prompt, type **L_D <Enter>**.

The relay responds with the following:

Disable relay to send or receive firmware (Y/N)?

- b. Type **Y <Enter>**.

The relay responds with the following:

Are you sure (Y/N)?

- c. Type **Y <Enter>**.

The relay responds with the following:

Relay Disabled

Step 2. Wait for the SELBOOT program to load.

The front-panel LCD screen displays SELBOOT. The computer will display the SELBOOT !> prompt after SELBOOT loads.

Step 3. Press **<Enter>** to confirm that the relay is in SELBOOT.

You will see another SELBOOT !> prompt.

Commands Available in SELBOOT

For a listing of commands available in SELBOOT, type **HELP <Enter>**. You should see a screen similar to *Figure B.5*.

```
!>HELP <Enter>
BFID=SLBT-3CF1-Rxxx-Vx-Zxxxxxx-Dxxxxxxxx
USBID=1.1 (015)

Baud          - Set to a standard baud rate from 300 to 115200 bps.
Erase         - Erase the existing firmware.
Exit          - Exit this program and restart the device.
FID           - Display the firmware identification (FID).
Receive [BOOT | KEY] - Receive new firmware/key for the device using Xmodem.
Help          - Print this help list.

Program Memory Size: 01000000
Firmware Checksum = B9DC OK

!>
```

Figure B.5 List of Commands Available in SELBOOT

F. Maximize Port Data Rate for EIA-232 Ports

- Step 1. Type **BAU 115200 <Enter>** at the SELBOOT !> prompt.
- Step 2. In HyperTerminal, change the **Bits per second** setting in the **Com Properties** to 115200.

In QuickSet terminal emulation, select **Communications > Parameters** from the menu or click the Communication icon from the opening screen. Change **Data Speed** to 115200 and then choose **Apply**.

NOTE: The USB port speed is fixed. If you are using the USB port for the firmware upgrade, continue to G. Upload New Firmware.

G. Upload New Firmware

- Step 1. Type **REC <Enter>** at the SELBOOT !> prompt to command the relay to receive new firmware.

```
!>REC <Enter>
Caution! - This command erases the relays firmware.
If you erase the firmware, new firmware must be loaded into the relay
before it can be put back into service.
```

The relay asks whether you want to erase the existing firmware.

```
Are you sure you wish to erase the existing firmware? (Y/N) Y
```

- Step 2. Type **Y** to erase the existing firmware and load new firmware. (To abort, type **N** or press **<Enter>**).

The relay responds with the following:

```
Erasing
Erase successful
Press any key to begin transfer, then start transfer at the PC <Enter>
```

- Step 3. Press **<Enter>** to start the file transfer routine.

- Step 4. Send new firmware to the relay.

- a. From the **Transfer** menu in HyperTerminal, choose **Send File** (see *Figure B.6*).




Figure B.6 Selecting New Firmware to Send to the Relay

In QuickSet terminal emulation, right-click, then choose **Send File > Xmodem**.

- b. In the **Filename** text box in HyperTerminal, type the location and filename of the new firmware or use the **Browse** button to select the firmware file.
- c. In the **Protocol** text box in HyperTerminal, select **1K Xmodem** if this protocol is available. If the computer does not have **1K Xmodem**, select **Xmodem**.

In QuickSet terminal emulation, Xmodem is already selected. Browse via the **Look in** box to select the firmware file.

- d. In HyperTerminal, click **Send** to send the file containing the new firmware.

NOTE: The relay restarts in SELBOOT if relay power fails while receiving new firmware. Upon power-up, the relay serial port will be at the default 9600 bps. Perform the steps beginning in C. Establish Communications With the Relay to increase the serial connection data speed. Then resume the firmware upgrade process at G. Upload New Firmware.




Figure B.7 Transferring New Firmware to the Relay

You should see a dialog box similar to *Figure B.7*. Incrementing numbers in the **Packet** box and a bar advancing from left to right in the **File** box indicate that a transfer is in progress.

In QuickSet terminal emulation, choose **Open** for the selected file. You should see a dialog box appear (not shown). Incrementing numbers in the **Blocks** box and a bar advancing from left to right in the **Xmodem Write** box indicate that a transfer is in progress.

If you see no indication of a transfer in progress within a few minutes after clicking **Send**, use the **REC** command again and reattempt the transfer. If QuickSet terminal emulation displays multiple lines of **Invalid Command**, cancel the current transfer and reattempt it.

Step 5. Wait for the transfer to be completed.

- a. If you are using an EIA-232 port, the relay displays the following:

Upload completed successfully. Attempting a restart.

- b. If you are using the front-panel USB port, the relay displays the following after the transfer is completed:

Upload completed successfully. Press any key to restart.

After a key is pressed, the relay displays:

Close the USB port and remove the USB cable.
Attempting a restart in 5 seconds.

From the **Call** menu of HyperTerminal or the **Communications** menu of QuickSet, choose **Disconnect** and remove the USB cable from the front of the relay.

NOTE: Unsuccessful uploads can result from Xmodem time-out, a power failure, loss of communication between the relay and the computer, or voluntary cancellation. Check connections, re-establish communication, and start again at Step 1.

Step 6. Wait for relay to restart.

A successful restart sequence can take as long as two minutes, after which time the relay leaves SELBOOT. You will see no display on your PC to indicate a successful restart. A successful restart is indicated when the **ENABLED** LED illuminates. This LED is labeled either **EN** or **ENABLED**, depending on the relay model.

If the relay does not restart within two minutes of the firmware upload completion (as indicated by the PC terminal emulator) and no error messages appear on the relay HMI, cycle power to the relay. Re-establish your connection in HyperTerminal or QuickSet terminal emulation and continue with Step 7.

In some cases, the **ENABLED** LED may not illuminate and a **FAIL** message will be displayed on the relay LCD screen, if equipped.

Step 7. In HyperTerminal, change the **Bits per second** setting in the **Com Properties** of the terminal emulator software to match what was recorded in *Step 8 of Backup Relay Settings and Other Data on page B.10*. Press **<Enter>** and confirm that the Access Level 0 = prompt appears on the computer screen.

In QuickSet terminal emulation, select **Communications > Parameters** from the menu or click the Communication icon from the opening screen and change **Data Speed** to match what was recorded in *Step 8 of Backup Relay Settings and Other Data on page B.10*. Press **<Enter>** and confirm that the Access Level 0 = prompt appears on the computer screen.

If you are using the relay front-panel USB port, you will need to reestablish the connection.

- a. Reinstall the cable.
- b. From the **Call** menu of HyperTerminal, choose **Call** and press **<Enter>** several times, until you see the Access Level 0 = prompt.

From the QuickSet terminal emulation screen, click at the cursor and press **<Enter>** several times, until you see the Access Level 0 = prompt.

Step 8. If you see the Access Level 0 = prompt, proceed to *H. Check Relay Self-Tests*.

No Access Level 0 = Prompt

If no Access Level 0 = prompt appears in the terminal emulation window, one of several things could have occurred. Refer to *Table B.1* to determine the best solution:

Table B.1 Troubleshooting New Firmware Upload

Problem	Solution
The restart was successful, but the relay data transmission rate reverted to the rate at which the relay was operating prior to entering SELBOOT (the rate you recorded in <i>B. Remove Relay From Service</i>).	Change the computer terminal speed to match the relay data transmission rate you recorded in <i>B. Remove Relay From Service</i> . Step 1. From the HyperTerminal Call menu or the QuickSet Communications menu, choose Disconnect to terminate relay communication. Step 2. Change the communications software settings to the values you recorded in <i>B. Remove Relay From Service</i> . Step 3. From the HyperTerminal Call menu, choose Call to reestablish communication. From the QuickSet terminal emulation screen, click at the cursor. Step 4. Press <Enter> to check for the Access Level 0 = prompt indicating that serial communication is successful.
The restart was successful, but the relay data transmission rate reverted to 9600 bps (the settings have been reset to default).	Match the computer terminal speed to a relay data transmission rate of 9600 bps. Step 1. From the HyperTerminal Call menu or the QuickSet Communications menu, choose Disconnect to terminate relay communication. Step 2. Change the communications software settings to 9600 bps, 8 data bits, no parity, and 1 stop bit (see <i>F. Maximize Port Data Rate for EIA-232 Ports</i>). Step 3. From the HyperTerminal Call menu, choose Call to reestablish communication. From the QuickSet terminal emulation screen, click at the cursor. Step 4. Press <Enter> to check for the Access Level 0 = prompt indicating successful serial communication.
The restart was unsuccessful, in which case the relay is in SELBOOT, indicated by a SELBOOT !> prompt.	If you see a SELBOOT !> prompt, type EXI <Enter> to exit SELBOOT. Check for the Access Level 0 = prompt. If you see the Access Level 0 = prompt, proceed to <i>H. Check Relay Self-Tests</i> . If the relay will not exit SELBOOT, reattempt to upload the new firmware (beginning at <i>Step 1</i> under <i>G. Upload New Firmware</i>) or contact the factory for assistance.
Cannot communicate with relay via front-panel USB port.	From the HyperTerminal Call menu or the QuickSet Communications menu, choose Disconnect and remove the USB cable from the front of the relay. Reinstall the cable and see <i>C. Establish Communications With the Relay</i> . See <i>Section 13: Testing and Troubleshooting</i> for additional troubleshooting tips.

H. Check Relay Self-Tests

The relay can display various self-test fail status messages. The troubleshooting procedures that follow depend upon the status message the relay displays.

- Step 1. Enter the **STATUS** command (**STA <Enter>**) at Access Level 1 to view relay status messages.
If the relay displays no fail status message, proceed to *I. Verify Relay Settings*.
If failures are displayed in the status message, proceed to *Solving Firmware Upgrade Issues*.

I. Verify Relay Settings

- Step 1. Use the **SHO** command to view the relay settings and verify that these match the settings you saved earlier (see *Backup Relay Settings and Other Data*).
If the settings do not match, reenter the settings you saved earlier.

J. Return the Relay to Service

- Step 1. Open the terminal window.
- Step 2. Follow *Step 2–Step 10* under *J. Return Relay to Service* on page *B.8*.

Method Three: Using a Web Browser

A. Set Port 5 Setting HTTPACC to 2

To upgrade firmware by using a web browser, the Port 5 setting HTTPACC must be set to 2. If this setting is set to 2, the FWFPC setting becomes available. FWFPC determines whether front-panel confirmation is required for firmware upgrades and defaults to Y. If FWFPC is set to N, the firmware upgrade process will take place without the need for front-panel confirmation. See *F. Upload New Firmware* for details on the front-panel confirmation process.

B. Obtain Firmware File

Follow instructions under *A. Obtain Firmware File* on page B.4.

C. Remove Relay From Service

- Step 1. If the relay is in use, follow your company practices for removing a relay from service. Typically, these include changing settings, or disconnecting external voltage sources or output contact wiring, to disable relay control functions.
- Step 2. Apply ac power to the control.
- Step 3. Establish an Ethernet connection to the device. See *Establishing Communications Using an Ethernet Port and Telnet or the Web Server* on page 10.7 for more detailed instructions.

D. Establish Communications With the Relay

Establish communication between your personal computer and the relay by using a web browser. See *Using the Embedded Web Server (HTTP)* on page 10.19 for more information. Establish a Telnet session with HyperTerminal (or an equivalent) using the TCP/IP connection, with the Host address and Port number set to match the Port 5 settings IPADDR (e.g., 192.168.1.2) and TPORt (e.g., 23), respectively.

E. Prepare the Relay (Save Relay Settings and Other Data)


Using the Telnet session, follow *D. Prepare the Relay (Save Relay Settings and Other Data)* on page B.10.

F. Upload New Firmware


NOTE: Access Level passwords are not encrypted in any way by the web server when logging in.

IMPORTANT NOTE: When upgrading firmware from R400 via the web server, to maintain user settings, upgrade to R401 first, then upgrade to the desired release (e.g., to upgrade from R400 to R4xx, upgrade from R400 to R401, and then upgrade from R401 to R4xx). Failure to comply will result in loss of user settings and default settings will be restored. Therefore, web server communication will be disabled (default setting EHTTP = N).

- Step 1. To upload new firmware, log in to Access Level 2 of the web server. Select **2AC** from the Access Level drop-down box. Enter the respective **ACC** and **2AC** passwords and click the **Login** button.
- Step 2. Once logged in verify communication with the correct control by checking the Relay Identifier (RID setting) and Terminal Identifier (TID setting). Choose **Firmware Upgrade** from the left pane, which will bring up the page shown in *Figure B.8*. This page also displays feedback from the previous firmware upgrades. If the prior firmware upgrade was successful, the page will display the message shown in *Figure B.8*. If the prior firmware upgrade failed, the page will display Previous firmware upgrade failed. Date: xx/xx/yyyy Time: hh:mm:ss, with an error message below. See *Solving Firmware Upgrade Issues* for possible error messages and their descriptions. If no prior firmware upgrade has occurred (which is the case for a new unit from the factory), the page will display Previous firmware upgrade information is unavailable.


**Figure B.8** Firmware Upload File Selection Page

- Step 3. To search for your firmware file, click on the **Browse** button. The format of this file must be .zds.
- Step 4. To submit, click **Upload File**. Once the upload has started, it cannot be canceled. During the upload process the control will remain enabled and continue normal operation.
- Step 5. Once the firmware file is transferred to the device, the relay will attempt to restart using the new firmware. This process will complete in as fast as 45 seconds.
- Step 6. If front-panel confirmation is enabled (setting FWFPC = Y) and the file upload is complete, the web server will display the message shown in *Figure B.8* and the following message will be displayed on the relay's LCD:


**Figure B.9** Firmware Upgrade With Front-Panel Confirmation Required

Method Three: Using a Web Browser

- a. Press the ENT button to confirm the firmware upgrade. Once front-panel confirmation is given, the HTTP session will close and the firmware upgrade will take place.
- b. If front-panel confirmation is not given within 60 seconds, the message shown in *Figure B.9* will be displayed by the web server at the Firmware Upgrade page. The HTTP session will remain open and the firmware upgrade will not take place.
- c. The control will remain enabled and in normal operation until the upgrade is confirmed via the front panel. If confirmation times out, the control will stay enabled and continue normal operation.

**Figure B.10** Front-Panel Confirmation Time-Out Message

- Step 7. If front-panel confirmation is not enabled (FWFPC = N), the message shown in *Figure B.11* will be displayed by the web server. The HTTP session will close after the upload is complete and the firmware upgrade will take place.

**Figure B.11** Firmware Upgrade Without Front-Panel Confirmation Required

G. Check Relay Self-Tests

After the firmware upgrade is completed and once you have logged back in to Access Level 1 of the web server, you can check the relay self-tests by clicking **Self-Test Status Report** in the left pane. If the relay displays no fail status message, proceed to *H. Verify Relay Settings*. If failures are displayed in the status message, proceed to *Solving Firmware Upgrade Issues*.

H. Verify Relay Settings

To verify the settings are correct for your relay, click **Show Settings** in the left pane. Verify that these match the settings you saved earlier (see *Backup Relay Settings and Other Data on page B.10*). Note that Calibration settings are not viewable via the web server, a terminal connection will be needed to verify these settings. If the settings do not match, re-enter the settings you saved earlier.

I. Return Relay to Service

- Step 1. Begin a Telnet session by opening the terminal window. Type **telnet IPADDR**, where IPADDR is the Port 5 setting IPADDR (e.g., 192.168.1.2).
- Step 2. Follow *Step 2–Step 10* under *J. Return Relay to Service on page B.8*.

Solving Firmware Upgrade Issues

If a **FAIL** message is returned in response to the **STA** command, perform the following steps.

- Step 1. Use the **ACC** and **2AC** commands with the associated passwords to enter Access Level 2.
- Step 2. Type **STA C <Enter>**. Answer **Y <Enter>** to the Reboot the relay and clear status prompt. The relay will respond with Rebooting the relay. Wait for about 30 seconds, then press **<Enter>** until you see the Access Level 0 = prompt.
- Step 3. Use the **ACC** command with the associated password to enter Access Level 1.
- Step 4. Type **STA <Enter>**.

If there are no fail messages and you are using Method One, click **Next** in Step 3 of 4 of the Firmware Loader and go to *I. Verify Relay Settings on page B.8*.

If there are no fail messages and you are using Method Two, go to *I. Verify Relay Settings on page B.15*.

If there are no fail messages and you are using Method Three, go to *H. Verify Relay Settings on page B.19*.

If there are fail messages, continue with *Step 5*.

- Step 5. Use the **2AC** command with the associated password to enter Access Level 2.
- Step 6. Type **R_S <Enter>** to restore factory-default settings in the relay.

The relay asks whether to restore default settings. If the relay does not accept the **R_S** command, contact SEL for assistance.

- Step 7. Type **Y <Enter>**.

The relay can take as long as two minutes to restore default settings. The relay then reinitializes and the **ENABLED** LED illuminates. Contact SEL for assistance if the relay does not enable.

LOSS OF SETTINGS

Step 6 will cause the loss of settings and other important data. Be sure to retain relay settings and other data downloaded from the relay at the start of the firmware upgrade process.

- Step 8. Press **<Enter>** to check for the Access Level 0 = prompt indicating that serial communication is successful.
- Step 9. Use the **ACC** and **2AC** commands and type the corresponding passwords to reenter Access Level 2.
- Step 10. Type **SHO C <Enter>** to verify the relay calibration settings.

If using Method One and the settings do not match the settings contained in the text file you recorded in *D. Prepare the Relay (Save Relay Settings and Other Data) on page B.5*, contact SEL for assistance.

If using Method Two and the settings do not match the settings contained in the text file you recorded in *D. Prepare the Relay (Save Relay Settings and Other Data) on page B.10*, contact SEL for assistance.

- Step 11. Use the **PAS** command to set the relay passwords.

- Step 12. Restore the relay settings:

- a. If you have SEL-5010 Relay Assistant software or QuickSet, restore the original settings by following the instructions for the respective software.
- b. If you do not have the SEL-5010 Relay Assistant software or QuickSet, restore the original settings by issuing the necessary **SET n** commands.

- Step 13. If any failure status messages still appear on the relay display, see *Section 13: Testing and Troubleshooting* or contact SEL for assistance.

If the firmware upgrade process fails, one of the error messages in *Table B.2* will be displayed on the **Firmware Upgrade** page accessible from the left pane of the web server.

Table B.2 Firmware Upgrade Process Error Messages

Error Message	Description
Invalid digital signature	The digital signature verification failed.
Invalid firmware file	The firmware file failed one of many possible integrity checks.
Front panel confirmation canceled	The user canceled the front-panel confirmation process.
Front panel confirmation timed out	The user did not confirm or cancel the firmware upgrade process before the time-out period expired.

Appendix C

Compressed ASCII Commands

Overview

The SEL-651R-2 provides Compressed ASCII versions of some of the relay ASCII commands. The Compressed ASCII commands allow an external device to obtain data from the relay in a format that directly imports into spreadsheet or database programs and which can be validated with a checksum.

The SEL-651R-2 provides the following Compressed ASCII commands:

Command	Description
CASCII	Configuration message
CSTATUS	Status message
CHISTORY	History message
CHISTORY HIF ^a	HIF history message
CEVENT	Event message
CEVENT HIF ^a	HIF event message
CSUMMARY	Event summary message
CSUMMARY HIF ^a	HIF event summary message

^a The relay must support Arc Sense technology for command to be available.

CASCII Command—General Format

The Compressed ASCII configuration message provides data for an external computer to extract data from other Compressed ASCII commands. To obtain the configuration message for the Compressed ASCII commands available in an SEL relay, type:

CAS <CR>

The relay sends the following message:

```
<STX>"CAS",n,"yyyy"<CR><LF>
"COMMAND 1",11,"yyyy"<CR><LF>
"#H","xxxxx","xxxxx",....,"xxxxx","yyyy"<CR><LF>
"#D","ddd","ddd","ddd",....,"ddd","yyyy"<CR><LF>
"COMMAND 2",11,"yyyy"<CR><LF>
"#h","ddd","ddd",....,"ddd","yyyy"<CR><LF>
"#D","ddd","ddd","ddd",....,"ddd","yyyy"<CR><LF>
".
".
"COMMAND n",11,"yyyy"<CR><LF>
"#H","xxxxx","xxxxx",....,"xxxxx","yyyy"<CR><LF>
"#D","ddd","ddd","ddd",....,"ddd","yyyy"<CR><LF><ETX>
```

where:

- n is the number of Compressed ASCII command descriptions to follow.
- COMMAND is the ASCII name for the Compressed ASCII command as sent by the requesting device. The naming convention for the Compressed ASCII commands is a C preceding the typical command. For example, **CSTATUS** (abbreviated to **CST**) is the compressed **STATUS** command.
- ll is the minimum access level at which the command is available.
- #H identifies a header line to precede one or more data lines; # is the number of subsequent ASCII names. For example, 21H identifies a header line with 21 ASCII labels.
- #h identifies a header line to precede one or more data lines; # is the number of subsequent format fields. For example, 8h identifies a header line with 8 format fields.
- xxxxx is an ASCII name for corresponding data on following data lines. Maximum ASCII name width is 10 characters.
- #D identifies a data format line; # is the maximum number of subsequent data lines.
- ddd identifies a format field containing one of the following type designators:
 - I Integer data
 - F Floating point data
 - mS String of maximum m characters
(e.g., 10S for a 10 character string)
- yyyy is the 4-byte hex ASCII representation of the checksum.

A Compressed ASCII command may require multiple header and data configuration lines.

If a Compressed ASCII request is made for data that are not available, (e.g., the history buffer is empty or invalid event request), the relay responds with the following message:

```
<STX>"No Data Available", "yyyy"<CR><LF><ETX>
```

CASCII Command

Display the SEL-651R-2 Compressed ASCII configuration message by sending:

CAS <CR>

If the relay does not support Arc Sense technology, the relay sends:

```
=>>CAS <Enter>
"CAS",6,"01A9"<CR>
"CST",1,"01B7"<CR>
"1H", "FID", "022C"<CR>
"1D", "45S", "0211"<CR>
"7H", "MONTH", "DAY", "YEAR", "HOUR", "MIN", "SEC", "MSEC", "0BB9"<CR>
"1D", "I", "T", "I", "I", "I", "I", "I", "05F4"<CR>
"40H", "I1_OS", "I2_OS", "I3_OS", "IN_OS", "I1_OSH", "I2_OSH", "I3_OSH", "IN_OSH", "V1Y_0
S", "V2Y_0S", "V3Y_0S", "V1Z_OS", "V2Z_OS", "V3Z_OS", "MOF", "P5V_PS", "P5V_REG", "P15V_P
S", "N15V_PS", "P12V_TC", "P5VA_PS", "NSVA_PS", "TEMP", "RTC", "HMI", "RAM", "ROM", "ADC",
"FLASH", "FPGA", "EEPROM", "INT_BRD", "USB_BRD", "COM_BRD", "INPBV", "12VAUX", "CMODE",
VBAT", "IBAT", "TCCAPV", "5329"<CR>
```

See *CEVENT Command* on page C.6 for definition of the “*Names of elements in the relay word separated by spaces*” field.

If the relay supports Arc Sense technology, the relay sends:

```
<STX>
=><CAS
"CAS",9,"01AC"<CR>
"CST",1,"01B7"<CR>
"1H","FID","022C"<CR>
"1D","45S","0211"<CR>
"7H","MONTH","DAY","YEAR","HOUR","MIN","SEC","MSEC","0BB9"<CR>
"1D","I","I","I","I","I","I","05F4"<CR>
"40H","I1_OS","I2_OS","I3_OS","IN_OS","I1_OSH","I2_OSH","I3_OSH","IN_OSH","V1_Y_0
$","V2_Y_0$","V3_Y_0$","V1_Z_0$","V2_Z_0$","V3_Z_0$","M0F","P5V_PS","P5V_REG","P15V_P
$","N15V_PS","P12V_TC","P5VA_PS","NSVA_PS","TEMP","RTC","HMI","RAM","ROM","ADC",
"FLASH","FPGA","EEPROM","INT_BRD","USB_BRD","COM_BRD","INPBV","12VAUX","CMODE","VBAT",
"IBAT","TCCAPV","5329"<CR>
"1D","9S","9S","9S","9S","9S","9S","9S","9S","9S","9S","9S","9S","9S","9S","9S",
"9S","9S","9S","9S","9S","9S","9S","9S","4S","4S","4S","4S","4S","4S","4S","4S",
"4S","4S","4S","9S","9S","7S","F","F","9S","273A"<CR>
"CH2",1,"01A1"<CR>
"1H","FID","022C"<CR>
"1D","45S","0211"<CR>
"17H","REC_NUM","REF_NUM","MONTH","DAY","YEAR","HOUR","MIN","SEC","MSEC","EVENT"
,"LOCATION","CURR","FREQ","GROUP","SHOT","TRIP","TARGETS","2108"
```


CSTATUS Command

Display status data in Compressed ASCII format by sending:

CST <CR>

The relay responds:

```
<STX>"FID", "yyyy"<CR>
"Relay FID string", "yyyy"<CR>
"MONTH", "DAY", "YEAR", "HOUR", "MIN", "SEC", "MSEC", "yyyy"<CR>
xxxx,xxxx,xxxx,xxxx,xxxx,xxxx,xxxx,yyyy"<CR>
"I1_OS", "I2_OS", "I3_OS", "IN_OS", "I1_OSH", "I2_OSH", "I3_OSH", "IN_OSH",
"V1Y_OS", "V2Y_OS", "V3Y_OS", "V1Z_OS", "V2Z_OS", "V3Z_OS", "MOF",
"P5V_PS", "P5V_REG", "P15V_PS", "N15V_PS", "P12V_TC", "P5VA_PS", "N5VA_PS",
"TEMP", "RTC", "HMI", "RAM", "ROM", "ADC", "FLASH", "FPGA", "EEPROM", "INT_BRD",
"USB_BRD", "COM_BRD", "INPBV", "12VAUX", "CMODE", "VBAT", "IBAT", "TCCAPV",
"yyyy"<CR>
"xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx",
"xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx",
"xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx",
"xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx",
"yyyy"<CR><ETX>
```

where:

xxxx are the data values corresponding to the first line labels
yyyy is the 4-byte hex ASCII representation of the checksum

CHISTORY Command

Display history data in Compressed ASCII format by sending:

CHI [n]<CR> (parameters in [] are optional)

The relay sends the following message:

```
<STX>"FID", "yyyy"<CR>
"Relay FID string", "yyyy"<CR>
"REC_NUM", "REF_NUM", "MONTH", "DAY", "YEAR", "HOUR", "MIN", "SEC", "MSEC", "EVENT",
"LOCATION", "CURR", "FREQ", "GROUP", "SHOT", "TRIP", "TARGETS", "yyyy"<CR>
xxxx,xxxx,xxxx,xxxx,xxxx,xxxx,xxxx,xxxx,xxxx,xxxx,xxxx,xxxx,xxxx,xxxx,xxxx,
ssss,xxxx">xxxx", "yyyy"<CR><ETX>
```

where:

xxxx are the data values corresponding to the first line labels
yyyy is the 4-byte hex ASCII representation of the checksum
ssss the highest phase shot counter

If the history buffer is empty, the relay responds:

```
<STX>"No Data Available", "0668"<CR><LF><ETX>
```

Parameter n is an optional numeric parameter that specifies the number of records to return. If n is less than or equal to the number of records available in the history, the relay returns n records.

CHISTORY HIF Command (Only Available in Relays That Support Arc Sense Technology)

Display HIF history data in Compressed ASCII format by sending:

CHI HIF [n] <CR> (parameters in [] are optional)

Refer to *HIF Event History* on page 12.51 for details on the **CHI HIF** command.

If the specified event does not exist, the relay responds:

<STX>"No Data Available", "0668"<CR><LF><ETX>

CEVENT Command

Display event report in Compressed ASCII format by sending:

CEV [*n Sx Ly L R C P*] (parameters in [] are optional)

where:

- n** is event number or unique event identification number, defaults to 1
 - Sx** is x samples per cycle (4, 16, 32, or 128); defaults to 4
If the Sx parameter is present, it overrides the L parameter. S128 must be accompanied by the R parameter (**CEV S128 R**)
 - Ly** is y cycles event report length (1 to LER) for filtered event reports, (1 to LER + 1) for raw event reports; defaults to LER if not specified. Raw reports always contain one extra cycle of data, except for raw reports with S128 parameter, which contain two extra cycles of data.
 - L** is 32 samples per cycle; overridden by the Sx parameter, if present
 - R** specifies raw (unfiltered) data; defaults to 32 samples per cycle unless overridden by the Sx parameter. Defaults to LER + 1 cycles in length unless overridden with the Ly parameter.
 - C** specifies 16 samples per cycle analog data, 4 samples per cycle digital data, LER-cycle length, unless overridden by the Sx, Ly, L, or R parameters.
 - P** precise to synchrophasor-level accuracy for signal content at nominal frequency. This option is available when TSOK = logical 1 when the event report was triggered.

The relay responds to the **CEV** command with the *n*th event report as shown below.

where:

xxxx are the data values corresponding to the line labels

yyyy is the 4-byte hex ASCII representation of the checksum

REF_NUM is the unique identification number

FREQ is the power system frequency at the trigger instant

SAM/CYC_A is the number of analog data samples per cycle

SAM/CYC_D is the number of digital data samples per cycle

NUM_OF_CYC is the number of cycles of data in the event report

EVENT is the event type

LOCATION is the fault location

SHOT is the recloser shot counter

TARGETS are the front-panel tripping targets

IA, IB, IC, IG, 3I2 is the fault current

TRIG refers to the trigger record

z is “>” for the trigger row, “*” for the fault current row and empty for all others. If the trigger row and fault current row are the same, both characters are included (e.g., “>*”)

HEX-ASCII Relay Word is the hex ASCII format of the Relay Word. The first element in the Relay Word is the most significant bit in the first character.

For filtered events, if samples per cycle are specified as 16, the analog data are displayed at 1/16-cycle intervals and digital data at 1/4-cycle intervals.

If samples per cycle are specified as 32, the analog data are displayed at 1/32-cycle intervals and digital data are displayed at 1/4-cycle intervals.

For raw events, both analog and digital data are displayed at the interval specified by the Sx parameter. Digital data are updated every 1/4 cycle. Optoisolated inputs IN101–IN107 and IN201–IN206 are updated every 1/16 cycle.

The digital data are displayed as a series of hex ASCII characters. The relay displays digital data only when they are available. When no data are available, the relay sends only the comma delimiter in the digital data field.

If the specified event does not exist, the relay responds:

```
<STX>"No Data Available", "0668"<CR><LF><ETX>
```

The “Names of elements in the Relay Word separated by spaces” field is shown in the example below.

```
EN TRIPLED * * * * * TLED_08 TLED_07 TLED_06 TLED_05 TLED_04 TLED_03 TLED_02
TLED_01 TLED_16 TLED_15 TLED_14 TLED_13 TLED_12 TLED_11 TLED_10 TLED_09 TLED_24
TLED_23 TLED_22 TLED_21 TLED_20 TLED_19 TLED_18 TLED_17 50A1 50B1 50C1 50P1 50A2 50B2
50C2 50P2 50A3 50B3 50C3 50P3 50A4 50B4 50C4 50P4 50G1 50G2 50G3 50G4 50Q1 50Q2 50Q3
50Q4 50N1 50N2 50N3 50N4 50A 50B 50C 50P32 50P5 50P6 50G5 50G6 50Q5 50Q6 50N5 50N6
50LA 50LB 50LC 50L 50GF 50GR 50QF 50QR 51AS 51AR 51A 51AT 51BS 51BR 51B 51BT 51CS
51CR 51C 51CT 51PS 51PR 51P 51PT 51G1S 51G1R 51G1 51G1T 51G2S 51G2R 51G2 51G2T 51QS
51QR 51Q 51QT 51VC 51VCT 51VCR 51VR 51VRT 51VRR 51N1S 51N1R 51N1 51N1T 50A1T 50B1T
```

These names are listed in *Table F.1* and *Table F.2*.

An example of a portion of a *HEX-ASCII Relay Word* is shown below:

Each bit in the *HEX-ASCII Relay Word* reflects the status of a Relay Word bit. The order of the labels in the “Names of elements in the relay word separated by spaces” field matches the order of the *HEX-ASCII Relay Word*. In the example above, the eleventh byte in the *HEX-ASCII Relay Word* is “44.” In binary, this evaluates to 01000100. Mapping the labels to the bits yields:

Table C.1 Mapping Labels to Bits

Labels	51AS	51AR	51A	51AT	51BS	51BR	51B	51BT
Bits	0	1	0	0	0	1	0	0

In this example, the 51AR and 51BR elements are asserted (logical 1); all others are deasserted (logical 0).

CEVENT HIF Command (Only Available in Relays That Support Arc Sense Technology)

Display the HIF event report in Compressed ASCII format by sending:

CEV HIF [n]

where:

n displays the HIF event report with the corresponding event number from the **HIS HIF** command.

The relay responds to the **CEV HIF** command with the *n*th HIF event report.

Refer to *HIF Event Reporting* on page 12.52 for details on the **CEV HIF** command.

If the specified event does not exist, the relay responds:

```
<STX>"No Data Available", "0668"<CR><LF><ETX>
```

CSU Command

Display summary event reports in Compressed ASCII format by sending:

CSU [n]

where:

No parameters outputs the newest chronological event summary

n displays event summary with this corresponding number in the **HIS** command.

The relay responds to the **CSU** command with the *n*th long summary event report as shown in the example below:

```
<STX>"FID", "0143"<CR>
"FID=SEL-651R-2-Rxxx-Vx-Zxxxxxx-Dxxxxxxxx", "0955"<CR>
"MONTH", "DAY", "YEAR", "HOUR", "MIN", "SEC", "MSEC", "OACA"<CR>
9, 29, 2011, 8, 15, 1, 500, "0400"<CR>
"REF_NUM", "FREQ", "EVENT", "LOCATION", "SHOT", "TARGETS", "IA", "IB", "IC", "IG", "3I2",
"OFAO"<CR>
11675, 50.02, "TRIP", "$$$$$.$$, 3, "11 10000000000 001000000000", 2, 2, 2, 6, 0,
"OBBF"<CR><ETX>
```

If the specified event does not exist, the relay responds:

```
<STX>"No Data Available", "0668"<CR><ETX>
```

CSUMMARY HIF Command (Only Available in Relays That Support Arc Sense Technology)

Display the HIF summary report in Compressed ASCII format by sending:

CSU HIF [n]

where:

- No parameters outputs the newest chronological event summary
- n* displays the event summary with the corresponding number in the **HIS HIF** command.

The relay responds to the **CSU HIF** command with the *n*th HIF long summary event report.

Refer to *HIF Event Summary on page 12.48* for details on the **CSU HIF** command.

If the specified event does not exist, the relay responds:

```
<STX>"No Data Available","0668"<CR><ETX>
```

Appendix D

MIRRORED BITS Communications

Overview

MIRRORED BITS communications is a direct relay-to-relay communications protocol that allows protective relays to exchange information quickly and securely and with minimal expense. Use MIRRORED BITS communications for remote control and remote sensing or communications-assisted protection schemes.

SEL products support several variations of MIRRORED BITS communications protocols. Through port settings, you can set the SEL-651R-2 Recloser Control for compatible operation with all SEL devices that communicate MIRRORED BITS. These devices use MIRRORED BITS communications to exchange the states of eight logic bits.

The PROTO := MB_c option (_c = A or B) is provided for compatibility with older SEL products that only support this version of MIRRORED BITS. Use the RTSCTS := MBT option if your application includes Pulsar MBT9600 modems. Use PROTO = MB8c if each relay supports this MIRRORED BITS version.

SEL Application Guide AG2002-23, *Applying Two SEL-351S Relays to Provide Automatic Source Transfer for Critical Loads*, provides an example of how to use MIRRORED BITS in the SEL-351S Relay. These same principles may be used with the SEL-651R-2.

Figure D.1 shows this example with the SEL-651R-2.




Figure D.1 Automatic Source Transfer Application

Communications Channels and Logical Data Channels

The SEL-651R-2 supports two MIRRORED BITS communications channels, designated A and B. Use the port setting PROTO to assign one of the MIRRORED BITS communications channels to a serial port; PROTO := MBA for MIRRORED BITS communications Channel A or PROTO := MBB for MIRRORED BITS communications Channel B.

Transmitted bits include TMB1A–TMB8A and TMB1B–TMB8B. The last letter (A or B) designates with which channel the bits are associated. These bits are controlled by SELOGIC control equations. Received bits include RMB1A–RMB8A and RMB1B–RMB8B. You can use received bits as operands in SELOGIC control equations. The channel status bits are ROKA, RBADA, CBADA, LBOKA, ROKB, RBADB, CBADB, and LBOKB. You can also use these bits as operands in SELOGIC control equations. Use the **COM** command for additional channel status information.

Within each MIRRORED BITS communications message for a given channel (A or B), there are eight logical data channels (1–8). In operation compatible with other SEL products, you can use the eight logical data channels for TMB1–TMB8, as shown in *Figure D.2*.




Figure D.2 Relay-to-Relay Logic Communication

Operation

Message Transmission

Depending on the settings, the SEL-651R-2 transmits a MIRRORED BITS communications message every 1/4 to 1/2 of an electrical cycle (see *Table D.2*). Each message contains the most recent values of the transmit bits. All messages are transmitted without idle bits between characters. Idle bits are allowed between messages.

Message Reception

When the devices are synchronized and the MIRRORED BITS communications channel is in a normal state, the relay decodes and checks each received message. If the message is valid, the relay sends each received logic bit (RMB_{nc} , where $n = 1-8$, $c = A$ or B) to the corresponding pickup and dropout security counters, that in turn set or clear the RMB_{nc} relay element bits.

Message Decoding and Integrity Checks

The relay provides indication of the status of each MIRRORED BITS communications channel, with element bits ROKA and ROKB. During normal operation, the relay sets the ROK_c bit. The relay clears the bit upon detecting any of the following conditions:

- Parity, framing, or overrun errors.
- Receive data redundancy error.
- Receive message identification error.
- No message received in the time three messages have been sent.

The relay will assert ROK_c only after successful synchronization as described below and two consecutive messages pass all of the data checks described above. After ROK_c is asserted, received data may be delayed while passing through the security counters described below.

While ROK_c is not set, the relay does not transfer new RMB data to the pickup-dropout security counters described below. Instead, the relay sends one of the user-definable default values to the security counter inputs. For each RMB_n , specify the default value with setting RXDFLT, as follows:

- 1
- 0
- X (to use the last valid value)

Pickup/dropout security counters supervise the transfer of received data to $RMB1c-RMB8c$. Set these counters between 1 (allow every occurrence to pass) and at least 8 (require eight consecutive occurrences to pass). The pickup and dropout security count settings are separate.

The bit error rate of the MIRRORED BITS communications channel meets IEC-834-1 recommendations for direct tripping when the security counter (debounce) is set to 2 and can be further improved by increasing the message debounce.

A pickup/dropout security counter operates identically to a pickup/dropout timer, except that the counter uses units of “counted received messages,” instead of time. An SEL-651R-2 communicating with another SEL-651R-2 sends and receives MIRRORED BITS messages four times per power system cycle. Therefore, a security counter set to two counts will delay a bit by about 1/2 power system cycle. You must consider the impact of the security counter settings in the receiving device to determine the channel timing performance.

Things become slightly more complicated when two relays of different processing rates are connected via MIRRORED BITS (for instance, an SEL-321 talking to an SEL-651R-2). The SEL-321 processes power system information each 1/8 power system cycle but processes the pickup/dropout security counters as messages are received. Because the SEL-321 is receiving messages from the SEL-651R-2, it will receive a message each 1/4 cycle processing interval. So, a counter set to two will again delay a bit by about 1/2 cycle. However, in that same example, a security counter set to two on the SEL-651R-2 will delay a bit by 1/4 cycle, because the SEL-651R-2 is receiving new MIRRORED BITS messages each 1/8 cycle from the SEL-321.

NOTE: When MIRRORED BITS serial port settings are changed, the received MIRRORED BITS reset to zero regardless of the RXDFLT setting.

Channel Synchronization

When an SEL-651R-2 detects a communications error, it deasserts ROKA or ROKB. If a node detects two consecutive communications errors, it transmits an attention message, which includes its TXID setting.

When a node receives an attention message, it checks to see if its TXID is included.

If its own TXID is included and at least one other TXID is included, the node transmits data.

If its own TXID is not included, the node deasserts ROKc, includes its TXID in the attention message, and transmits the new attention message.

If its own TXID is the only TXID included, the relay assumes the message is corrupt unless the loopback mode has been enabled. If loopback is not enabled, the node deasserts ROKc and transmits the attention message with its TXID included. If loopback is enabled, the relay transmits data.

In summary, when a node detects two consecutive errors, it transmits attention until it receives an attention with its own TXID included. If three or four relays are connected in a ring topology, then the attention message will go all the way around the loop, and eventually will be received by the originating node. It will then be killed and data transmission will resume. This method of synchronization allows the relays to determine reliably which byte is the first byte of the message. It also forces mis-synchronized UARTs to become re-synchronized. On the down side, this method takes down the entire loop for a receive error at any node in the loop. This decreases availability. It also makes one-way communications impossible.

Loopback Testing

Use the **LOOP** command to enable loopback testing. While in loopback mode, ROKc is deasserted, and LBOKc asserts and deasserts based on the received data checks.

Channel Monitoring

Based on the results of data checks described above, the relay will collect information regarding the 255 most recent communications errors. Each record contains at least the following fields:

- Dropout Time/Date
- Pickup Time/Date
- Time elapsed during dropout
- Reason for dropout (see *Message Decoding and Integrity Checks*)

Use the **COM** command to generate a long or summary report of the communications errors.

There is a single record for each outage, but an outage can evolve. For example, the initial cause could be a data disagreement, but framing errors can extend the outage. If the channel is presently down, the **COM** record will only show the initial cause, but the **COM** summary will display the present cause of failure.

When the duration of an outage on Channel A or B exceeds a user-definable threshold, the relay will assert a user-accessible flag, RBADA or RBADB.

When channel unavailability exceeds a user-settable threshold, the relay will assert a user-accessible flag, hereafter called CBAD c (where $c = A$ or B).

See *COM Command (Communication Data)* on page 10.45 for full details on the **COM** command, including sample reports.

MIRRORED BITS Protocol for the Pulsar 9600 Bps Modem

Setting RTSCTS := MBT indicates that a Pulsar MBT modem is connected. When the user selects MBT, the data rate setting must be set to 9600 bps.

NOTE: The MBT mode will not work with PROTO := MB8A or MB8B.

The MIRRORED BITS protocol compatible with the Pulsar MBT-9600 modem is identical to the standard MIRRORED BITS protocol with the following exceptions:

- The relay injects a delay (idle time) between messages.
- The length of the delay is one relay processing interval.
- The relay resets RTS (to a negative voltage at the EIA-232 connector).
- The relay sets RTS (to a positive voltage at the EIA-232 connector) for MIRRORED BITS communications that use the R6 or original R version of MIRRORED BITS.
- The relay monitors the CTS signal of the EIA-232 connector, which the modem will deassert if the channel has too many errors.

Settings

The SEL-651R-2 port settings associated with MIRRORED BITS communications are shown in *Table D.1*. Set PROTO = MBA to enable the MIRRORED BITS communications protocol Channel A on this port. Set PROTO = MBB to enable the MIRRORED BITS communications protocol Channel B on this port.

Table D.1 MIRRORED BITS (Sheet 1 of 2)

Name	Description	Range	Default
PROTO	Protocol	SEL, DNP, MBA, MBB, MB8A, MB8B	SEL (Need to set to one of the MB_ values for MIRRORED BITS communications)
SPEED	Data Rate	300, 1200, 2400, 4800, 9600, 19200, 38400, 57600	9600 (see <i>Table D.2</i>)
RTSCTS	Enable Hardware Handshaking	Y, N, MBT	N
TXID	MIRRORED BITS Transmit Identifier	1–4	2
RXID	MIRRORED BITS Receive Identifier	1–4	1
RBADPU	MIRRORED BITS RX Bad Pickup Time	1–10000 s	60
CBADPU	PPM MIRRORED BITS Channel Bad Pickup	1–10000	1000
RXDFLT	MIRRORED BITS Receive Default State	8 character string of 1s, 0s, or Xs	XXXXXXXX
RMB1PU	MIRRORED BITS RMB_ Pickup Debounce Msgs	1–8	1
RMB1DO	MIRRORED BITS RMB_ Dropout Debounce Msgs	1–8	1
RMB2PU	MIRRORED BITS RMB_ Pickup Debounce Msgs	1–8	1
RMB2DO	MIRRORED BITS RMB_ Dropout Debounce Msgs	1–8	1
RMB3PU	MIRRORED BITS RMB_ Pickup Debounce Msgs	1–8	1
RMB3DO	MIRRORED BITS RMB_ Dropout Debounce Msgs	1–8	1
RMB4PU	MIRRORED BITS RMB_ Pickup Debounce Msgs	1–8	1

Table D.1 MIRRORED BITS (Sheet 2 of 2)

Name	Description	Range	Default
RMB4DO	MIRRORED BITS RMB_ Dropout Debounce Msgs	1–8	1
RMB5PU	MIRRORED BITS RMB_ Pickup Debounce Msgs	1–8	1
RMB5DO	MIRRORED BITS RMB_ Dropout Debounce Msgs	1–8	1
RMB6PU	MIRRORED BITS RMB_ Pickup Debounce Msgs	1–8	1
RMB6DO	MIRRORED BITS RMB_ Dropout Debounce Msgs	1–8	1
RMB7PU	MIRRORED BITS RMB_ Pickup Debounce Msgs	1–8	1
RMB7DO	MIRRORED BITS RMB_ Dropout Debounce Msgs	1–8	1
RMB8PU	MIRRORED BITS RMB_ Pickup Debounce Msgs	1–8	1
RMB8DO	MIRRORED BITS RMB_ Dropout Debounce Msgs	1–8	1

As a function of the settings for SPEED, the message transmission periods are shown in *Table D.2*.

Table D.2 Message Transmission Periods

SPEED	SEL-651R-2
57600	1 message per 1/4 cycle
38400	1 message per 1/4 cycle
19200	1 message per 1/4 cycle
9600	1 message per 1/4 cycle
4800	1 message per 1/2 cycle

Use the RBADPU setting to determine how long a channel error must last before the relay element RBADA is asserted. RBADA is deasserted when the channel error is corrected. RBADPU is accurate to ± 1 second.

Use the CBADPU setting to determine the ratio of channel downtime to the total channel time before the relay element CBADA is asserted. The times used in the calculation are those that are available in the **COMM** records. See the *COM Command (Communication Data) on page 10.45* for a description of the **COMM** records.

Set the RXID of the local relay to match the TXID of the remote relay. For example, in the three-terminal case, where Relay X transmits to Relay Y, Relay Y transmits to Relay Z, and Relay Z transmits to Relay X:

	TXID	RXID
Relay X	1	3
Relay Y	2	1
Relay Z	3	2

NOTE: When MIRRORED BITS serial port settings are changed, the received MIRRORED BITS reset to zero regardless of the RXDFLT setting.

Use the RXDFLT setting to determine the default state the MIRRORED BITS should use in place of received data if an error condition is detected. The setting is a mask of 1s, 0s and/or Xs, for RMB1A–RMB8A, where X represents the most recently received valid value.

Supervise the transfer of received data (or default data) to RMB1A–RMB8A with the MIRRORED BITS pickup and dropout security counters. Set the pickup and dropout counters individually for each bit.

Appendix E

DNP3 Communications

Overview

The SEL-651R-2 Recloser Control provides a DNP3 (Distributed Network Protocol) Level 2 Outstation interface for direct network connections to the relay. This section covers the following topics:

- *Introduction to DNP3 on page E.1*
- *DNP3 in the SEL-651R-2 on page E.6*
- *DNP3 Documentation on page E.23*

Introduction to DNP3

A supervisory control and data acquisition (SCADA) manufacturer developed DNP3 from the lower layers of IEC 60870-5. DNP3 was designed for use in telecontrol applications. The protocol has become popular for both local substation data collection and telecontrol. DNP is one of the protocols included in the IEEE Recommended Practice for Data Communication between remote terminal units and intelligent electronic devices in a substation.

The DNP User's Group maintains and publishes DNP standards. See the DNP User's Group website, www.dnp.org, for more information on DNP standards, implementers of DNP, and tools for working with DNP.

DNP3 Specifications

DNP3 is a feature-rich protocol with many ways to accomplish tasks, defined in an eight-volume series of specifications. Volume 8 of the specification, called the Interoperability Specification, simplifies DNP3 implementation by providing four standard interoperable implementation levels. The levels are listed in *Table E.1*.

Table E.1 DNP3 Implementation Levels

Level	Description	Equipment Types
1	Simple: limited communication requirements	Meters, simple IEDs
2	Moderately complex: monitoring and metering devices and multifunction devices that contain more data	Protective relays, RTUs
3	Sophisticated: devices with great amounts of data or complex communication requirements	Large RTUs, SCADA masters
4	Enhanced: additional data types and functionality for more complex requirements	Large RTUs, SCADA masters

Each level is a proper superset of the previous lower-numbered level. A higher-level device can act as a master to a lower-level device, but can only use the data types and functions implemented in the lower level device. For example, a typical SCADA master is a Level 3 device and can use Level 2 (or lower) functions to poll a Level 2 (or lower) device for Level 2 (or lower) data. Similarly, a lower-level device can poll a higher-level device, but the lower level device can only access the features and data available to its level.

In addition to the eight-volume DNP3 specification, the protocol is further refined by conformance requirements, optional features, and a series of technical bulletins. The technical bulletins supplement the specifications with discussion and examples of specific features of DNP3.

Data Handling

Objects

DNP3 uses a system of data references called objects, which the Basic 4 standard object library defines. Each subset level specification requires a minimum implementation of object types and also recommends several optional object types. Object types are commonly referred to as objects. DNP3 objects are specifications for the type of data the object carries. An object can include a single value or more complex data. Some objects serve as shorthand references for special operations, including collections of data, time synchronization, or even all data within the DNP3 device.

If there can be more than one instance of a type of object, then each instance of the object includes an index that makes it unique. For example, each binary status point (Object 1) has an index. If there are 16 binary status points, these points are Object 1, Index 0–Object 1, Index 15.

Each object also includes multiple versions called variations. For example, Object 1 has three variations: 0, 1, and 2. Use Variation 0 to request the default variation. Variation 1 is used to specify binary input values only and Variation 2 is used to specify binary input values with status information.

Each DNP3 device has both a list of objects and a map of object indices. The list of objects defines the available objects, variations, and qualifier codes. The map defines the indices for objects that have multiple instances and defines what data or control points correspond with each index.

A master initiates all DNP3 message exchanges except unsolicited data. DNP3 terminology describes all points from the perspective of the master. Binary points for control that move from the master to the remote are called binary outputs, while binary status points within the remote are called binary inputs.

Function Codes

Each DNP3 message includes a function code. Each object has a limited set of function codes that a master may use to manipulate the object. The object listing for the device shows the permitted function codes for each type of object. The most common DNP3 function codes are listed in *Table E.2*.

Table E.2 Selected DNP3 Function Codes

Function Code	Function	Description
1	Read	Request data from the remote
2	Write	Send data to the remote
3	Select	First part of a select-before-operate operation
4	Operate	Second part of a select-before-operate operation
5	Direct operate	One-step operation with reply
6	Direct operate, no reply	One-step operation with no reply

Qualifier Codes and Ranges

DNP3 masters use qualifier codes and ranges to make requests for specific objects by index. Qualifier codes specify the style of range, and the range specifies the indices of the objects of interest. DNP3 masters use qualifier codes to compose the shortest, most concise message possible when requesting points from a DNP3 remote.

For example, the qualifier code 01 specifies that the request for points will include a start address and a stop address. Each of these two addresses uses two bytes. An example request using qualifier code 01 might have the four-hexadecimal byte range field, 00h 04h 00h 10h, that specifies points in the range 4 to 16.

Access Methods

DNP3 has many features that help it obtain maximum possible message efficiency. Requests are sent with the least number of bytes by using special objects, variations, and qualifiers that reduce the message size. Other features eliminate the continual exchange of data values that are not changing. These features optimize use of bandwidth and maximize performance over any speed connection.

DNP3 event data collection eliminates the need to use bandwidth to transmit values that have not changed. Event data are records of when observed measurements changed. For binary points, the remote device (DNP3 outstation) logs changes from logical 1 to logical 0 and from logical 0 to logical 1. For analog points, the remote device logs changes that exceed a dead band. DNP3 remote devices collect event data in a buffer that the master can either request or the relay can send to the master without a request message. Data sent from the remote to the master without a polling request are called unsolicited data.

DNP3 data fit into one of four event classes: 0, 1, 2, or 3. Class 0 is reserved for reading the present value data (static data). Classes 1, 2, and 3 are event data classes. The meaning of Classes 1 to 3 is arbitrary and defined by the application at hand. With remotes that contain great amounts of data or in large systems, the three event classes provide a framework for prioritizing different types of data. For example, you can poll once a minute for Class 1 data, once an hour for Class 2 data, and once a day for Class 3 data.

DNP3 also supports static polling, simple polling of the present value of data points within the remote. By combining event data, unsolicited polling, and static polling, you can operate your system in one of the four access methods shown in *Table E.3*.

The access methods listed in *Table E.3* are in order of increasing communication efficiency. With various tradeoffs, each method is less demanding of communication bandwidth than the previous one. For example, unsolicited report-by-exception consumes less communication bandwidth because of the elimination of polling messages from the master required by polled report-by-exception. You must also consider overall system size and the volume of data communication expected to properly evaluate which access method provides optimum performance for your application.

Table E.3 DNP3 Access Methods

Access Method	Description
Polled static	Master polls for present value (Class 0) data only
Polled report-by-exception	Master polls frequently for event data and occasionally for Class 0 data
Unsolicited report-by-exception	Remote devices send unsolicited event data to the master, and the master occasionally polls for Class 0 data
Quiescent	Master never polls and relies on unsolicited reports only

Binary Control Operations

DNP3 masters use Object 12 (control relay output block) to perform DNP3 binary control operations. The control relay output block has both a trip/close selection and a code selection. The trip/close selection allows a single DNP3 index to operate two related control points such as trip and close or raise and lower.

The control relay output block code selection specifies either a latch or pulse operation on the point. In many cases, DNP3 remotes have only a limited subset of the possible combinations of the code field. Sometimes, DNP3 remotes assign special operation characteristics to the latch and pulse selections. *Table E.8* describes control point operation for the SEL-651R-2.

Conformance Testing

In addition to the protocol specifications, the DNP User's Group has approved conformance testing requirements for Level 1 and Level 2 devices. Some implementers perform their own conformance specification testing, while some contract with independent companies to perform conformance testing.

Conformance testing does not always guarantee that a master and remote will be fully interoperable (work together properly for all implemented features). Conformance testing does help to standardize the testing procedure and move the DNP implementers toward a higher level of interoperability.

DNP3 Serial Network Issues

Data Link Layer Operation

DNP3 employs a three-layer version of the seven-layer Open Systems Interconnect (OSI) model called the enhanced performance architecture. The layer definition helps to categorize functions and duties of various software components that make up the protocol. The middle layer, the data link layer, includes several functions for error checking and media access control.

A feature called data link confirmation is a mechanism that provides positive confirmation of message receipt by the receiving DNP3 device. While this feature helps you recognize a failed device or failed communications link

quickly, it also adds significant overhead to the DNP3 conversation. Consider for your individual application whether you require this link integrity function at the expense of overall system speed and performance.

The DNP technical bulletin (*DNP Confirmation and Retry Guidelines 9804-002*) on confirmation processes recommends against using data link confirmations because these processes can add to traffic in situations where communications are marginal. The increased traffic will reduce connection throughput further, possibly preventing the system from operating properly.

Network Medium Contention

When more than one device requires access to a single network medium, you must provide a mechanism to resolve the resulting network medium contention. For example, unsolicited reporting results in network medium contention if you do not design your network as a star topology of point-to-point connections or use carrier detection on a multidrop network.

To avoid collisions among devices trying to send messages, DNP3 includes a collision avoidance feature. Before sending a message, a DNP3 device listens for a carrier signal to verify that no other node is transmitting data. The device transmits if there is no carrier or waits for a random time before transmitting. However, if two nodes both detect a lack of carrier at the same instant, these two nodes could begin simultaneous transmission of data and cause a data collision. If your network allows for spontaneous data transmission including unsolicited event data transmissions, you also must use application confirmation to provide a retry mechanism for messages lost as a result of data collisions.

DNP3 LAN/WAN Overview

The main process for carrying DNP3 over an Ethernet Network (LAN/WAN) involves encapsulating the DNP3 data link layer data frames within the transport layer frames of the Internet Protocol (IP) suite. This allows the IP stack to deliver the DNP3 data link layer frames to the destination in place of the original DNP3 physical layer.

The DNP User Group Technical Committee has recommended the following guidelines for carrying DNP3 over a network:

NOTE: Link layer confirmations are explicitly disabled for DNP3 LAN/WAN. The IP suite already provides a reliable delivery mechanism, which is backed up at the application layer by confirmations when required.

- DNP3 shall use the IP suite to transport messages over a LAN/WAN
- Ethernet is the recommended physical link, though others may be used
- TCP must be used for WANs
- TCP is strongly recommended for LANs
- User Datagram Protocol (UDP) may be used for highly reliable single segment LANs
- UDP is necessary if broadcast messages are required
- The DNP3 protocol stack shall be retained in full
- Link layer confirmations shall be disabled

The Technical Committee has registered a standard port number, 20000, for DNP3 with the Internet Assigned Numbers Authority (IANA). This port is used for either TCP or UDP.

TCP/UDP Selection

The Committee recommends the selection of TCP or UDP protocol as per the guidelines in *Table E.4*.

Table E.4 TCP/UDP Selection Guidelines

Use in the case of...	TCP	UDP
Most situations	X	
Nonbroadcast or multicast	X	
Mesh Topology WAN	X	
Broadcast		X
Multicast		X
High-reliability single-segment LAN		X
Pay-per-byte, nonmesh WAN, for example, Cellular Digital Packet Data (CDPD)		X
Low priority data, for example, data monitor or configuration information		X

DNP3 in the SEL-651R-2

The SEL-651R-2 is a DNP3 Level 2 remote (outstation) device. Additional implementation documentation describing DNP3 in the relay is in *DNP3 Communications on page E.1*.

Data Access

NOTE: Because unsolicited messaging only operates properly in some situations, for maximum performance and minimum risk of configuration problems, use the polled report-by-exception access method. Configure the master to perform at least 10 event polls for every integrity poll.

NOTE: In the settings below, the suffix n represents the DNP3 LAN/WAN session number from 1 to 6. This suffix is not present in Serial Port DNP3 settings. All settings with the same numerical suffix comprise the complete DNP3 session configuration.

You can use any of the data access methods listed in *Table E.5*. *Table E.5* also lists the SEL-651R-2 DNP3 settings. You must configure the DNP3 master for the data access method you select.

Table E.5 DNP3 Access Methods

Access Method	Master Polling	SEL-651R-2 Settings
Polled static	Class 0	Set ECLASSB, ECLASSC, ECLASSA, ECLASSV to 0; UNSOL to No
Polled report-by-exception	Class 0 occasionally, Class 1, 2, 3 frequently	Set ECLASSB, ECLASSC, ECLASSA, ECLASSV to the desired event class; UNSOL to No
Unsolicited report-by-exception	Class 0 occasionally, optional Class 1, 2, 3 less frequently; mainly relies on unsolicited messages	Set ECLASSB, ECLASSC, ECLASSA, ECLASSV to the desired event class; set UNSOL to Yes and PUNSOL to Yes or No
Quiescent	Class 0, 1, 2, 3 never; relies completely on unsolicited messages	Set ECLASSB, ECLASSC, ECLASSA, ECLASSV to the desired event class; set UNSOL and PUNSOL to Yes.

In both the unsolicited report-by-exception and quiescent polling methods shown in *Table E.5*, you must make a selection for the PUNSOL setting. This setting enables or disables unsolicited data reporting at power up. If your master can send the DNP3 message to enable unsolicited reporting from the SEL-651R-2, you should set PUNSOL to No.

While automatic unsolicited data transmission on power up is convenient, problems can result if your master is not prepared to start receiving data immediately on power up. If the master does not acknowledge the unsolicited

data with an Application Confirm, the relay will resend the data until it is acknowledged. On a large system, or in systems where the processing power of the master is limited, you may have problems when several relays simultaneously begin sending data and waiting for acknowledgment messages.

The SEL-651R-2 allows you to set the conditions for transmitting unsolicited event data on a class-by-class basis. It also allows you to assign points to event classes on a point-by-point basis (see *Configurable Data Mapping on page E.14*). You can prioritize data transmission with these event class features. For example, you might place high-priority points in event class 1 and set it with low thresholds (NUM1EVE and AGE1EVE settings) so that changes to these points will be sent to the master quickly. You might then place low priority data in event class 2 with higher thresholds.

If the SEL-651R-2 does not receive an Application Confirm in response to unsolicited data, it will wait for ETIMEO seconds and then repeat the unsolicited message. If any message, other than an Application Confirm with a matching sequence number, is received from the master during the ETIMEO interval, the SEL-651R-2 will continue to retry to send the unsolicited message at the ETIMEO interval. To prevent excess traffic on the network with unsolicited data retries, the SEL-651R-2 uses the URETRY and UTIMEO settings to increase retry time when the number of retries set in URETRY is exceeded. After URETRY has been exceeded, the SEL-651R-2 pauses UTIMEO seconds and then transmits the unsolicited data again.

Figure E.1 provides an example with URETRY := 2.




Figure E.1 Application Confirmation Timing With URETRY := 2

If using a modem and UTIMEO is set to OFF, the SEL-651R-2 hangs up the phone and re-dials instead of extending the delay to UTIMEO seconds. If the SEL-651R-2 does not receive an Application Confirm in response to unsolicited data, it will wait for ETIMEO seconds and then repeat the unsolicited message. When the number of retries exceeds URETRY, the SEL-651R-2 will hang up the phone and wait $10 \cdot \text{ETIMEO}$ seconds, then it will redial a phone number. When PH_NUM1 and PH_NUM2 are both populated, the SEL-651R-2 will alternate between the two phone numbers each time it redials, otherwise it will redial PH_NUM1.

Collision Avoidance

If your application uses unsolicited reporting, you must select a half-duplex medium or a medium that includes carrier detection to avoid data collisions. EIA-485 two-wire networks are half-duplex. EIA-485 four-wire networks do not provide carrier detection, while EIA-232 systems can support carrier detection.

The relay uses Application Confirmation messages to guarantee delivery of unsolicited event data before erasing the local event data buffer. Data collisions are typically resolved when messages are repeated until confirmed.

NOTE: MINDLY and MAXDLY settings are only available for EIA-232 and EIA-485 serial port sessions.

The SEL-651R-2 pauses for a random delay between the settings MAXDLY and MINDLY when it detects a carrier through data on the receive line or the CTS pin. If you use the settings of 0.10 seconds for MAXDLY and 0.05 seconds for MINDLY, the SEL-651R-2 will insert a random delay of 50 to 100 ms between the end of carrier detection and the start of data transmission (see *Figure E.2*).




Figure E.2 Message Transmission Timing

Transmission Control

If you use a media transceiver (for example, EIA-232 to EIA-485) or a radio system for your DNP3 network, you may need to adjust data transmission properties. Use the PREDLY and POSTDLY settings to provide a delay between RTS signal control and data transmission (see *Figure E.2*). For example, an EIA-485 transceiver typically requires 10 to 20 ms to change from receive to transmit. If you set the predelay to 30 ms, you will avoid data loss resulting from data transmission beginning at the same time as RTS signal assertion.

In applications where the radio system has a limited packet size capability, the RESPSZ can be set to send smaller DNP3 messages. The default RESPSZ specifies the maximum response size as 2411 octets. The message size of 2411 contains a Maximum Application Layer Fragment of 2048 octets plus the DNP3 Application Layer, Transport Function and Data Link Layer overhead. RESPSZ can be set from 200 to 2411 octets if the communications network limits the message size.

Binary Controls

The SEL-651R-2 provides more than one way to control individual points within the relay. The relay maps incoming control points either to remote bits within the relay or to internal command bits that cause circuit breaker operations. *Table E.8* lists control points and control methods available in the SEL-651R-2.

A DNP technical bulletin (*Control Relay Output Block Minimum Implementation 9701-002*) recommends that you use one point per Object 12 (control relay output block). You can use this method to perform Pulse On, Pulse Off, Latch On, and Latch Off operations on selected remote bits.

If your master does not support the single-point-per-index messages or single-operation database points, you can use the trip/close operation or use the code field in the DNP3 message to specify operation of the points as shown in *Control Point Operation* on page E.22.

Time Synchronization

The accuracy of DNP3 time synchronization is insufficient for most protection and oscillography needs. DNP3 time synchronization provides backup time synchronization in the event the relay loses primary synchronization through the IRIG-B input. Enable time synchronization with the TIMERQ setting and use Object 50, Variation 1 to set the time via the Session *n* DNP3 master

(Object 50, Variation 3 for DNP3 LAN/WAN). Object 51, Variation 2 (Unsynchronized Time and Date CTO) is supported but only in conjunction with Object 2, Variation 3 (Binary Input Change With Relative Time).

By default, the SEL-651R-2 accepts and ignores time set requests (TIMERQ := I). (This mode allows the SEL-651R-2 to use a high-accuracy IRIG-B time source, but still interoperate with DNP3 masters that send time synchronization messages.) It can be set to request time synchronization periodically by setting the TIMERQ setting to the desired period. It can also be set to accept, but not request, time synchronization (TIMERQ = M).

If synchronization of relay time occurs only over DNP3, the relay time is synchronized for a period based on the TIMERQ Port setting. When the TIMERQ setting is less than 30 minutes, the relay is time-synchronized for twice the TIMERQ setting. When the TIMERQ setting is greater than 30 minutes, the relay is time synchronized for 30 minutes plus the TIMERQ setting. When TIMERQ is not set to a time (TIMERQ := M) for any port, the time is synchronized for 60 minutes. When the device is time-synchronized, an Object 2, Variation 3 (Binary Input Event with Relative Time) request will result in Object 51, Variation 1 (Time and Date Common Time-of-Occurrence—synchronized) response. When the device is no longer time-synchronized, an Object 2, Variation 3 (Binary Input Event with Relative Timer) request will result in Object 51, Variation 2 (Time and Date Common Time-of-Occurrence—unsynchronized) response.

The Global setting DNPSRC controls the time base for DNP time. If the master sends time in UTC, set DNPSRC to UTC. If the master sends local time, set DNPSRC to Local.

Modem Support

The SEL-651R-2 DNP3 implementation includes modem support. Your DNP3 master can dial in to the SEL-651R-2 and establish a DNP3 connection. The SEL-651R-2 can automatically dial out and deliver unsolicited DNP3 event data. When the relay dials out, it waits for the “CONNECT” message from the local modem and for assertion of the relay CTS line before continuing the DNP3 transaction. This requires a connection from the modem DCD to the relay CTS line.

NOTE: Contact SEL for information on serial cable configurations and requirements for connecting your SEL-651R-2 to other devices.

NOTE: RTS/CTS hardware flow control is not available for a DNP3 modem connection. You must use either X-ON/X-OFF software flow control or set the port data speed slower than the effective data rate of the modem.

Either connect the modem to a computer and configure it before connecting it to the relay, or program the appropriate modem setup string in the modem startup string setting MSTR. Use the PH_NUM1 setting to set the phone number that you want the relay to call. The relay automatically will send the ATDT modem dial command and then the contents of the PH_NUM1 setting when dialing the modem. PH_NUM1 is a text setting that must conform to the AT modem command set dialing string standard. Use a comma (,) for a pause of four seconds. You may need to include a nine to reach an outside line or a one if the number requires long distance access. You can also insert other special codes your telephone service provider designates for block call waiting and other telephone line features.

The SEL-651R-2 supports the use of two phone numbers for its modem support. This can be extremely useful where a communications link is unreliable, or is likely to become very congested (i.e., many devices reporting to the same phone number). If the second phone number is enabled, the SEL-651R-2 will attempt to make a connection on the primary phone number (PH_NUM1). If the connection attempt is unsuccessful, the SEL-651R-2 will retry for a set number of times (RETRY1). If no connection is accomplished within the set number of retries, the control will then attempt to connect via the second phone number (PH_NUM2). Connection via the second phone number (PH_NUM2) will be attempted for a set number of retries (RETRY2).

If, after the set number of retries, no connection has been made, the SEL-651R-2 will revert to the first phone number (PH_NUM1) and the process will repeat. When PH_NUM2 is set to OFF, the SEL-651R-2 will continue connection attempts using the first phone number (PH_NUM1).

DNP3 Settings

The DNP3 port configuration settings available on the SEL-651R-2 are shown in *Table E.6*. You can enable DNP3 on any of the Serial Ports 1, 2, 3, or F or on Ethernet Port 5, to a maximum of six concurrent DNP3 sessions.

The SEL-651R-2 allows as many as six simultaneous DNP3 sessions. All six DNP3 sessions can be on the Ethernet port or on a combination of the four separate serial ports and Ethernet sessions (see *Table 10.8* for DNP3 protocol session limitations).

Each session defines the connected DNP3 Master characteristics you assign to one of the three available custom maps. Some settings only apply to DNP3 LAN/WAN and are visible only when configuring the Ethernet port. For example, you only have the ability to define multiple sessions (as many as six) on the Ethernet Port 5. For this reason, DNP3 settings for Ethernet sessions have a suffix, *n*, that indicates the session number from one to six (e.g., DNPIP1, ETIMEO2, and AGE1EVE3). Serial DNP3 ports do not support multiple sessions, so they do not have the suffix, *n*.

Table E.6 SEL-651R-2 Port DNP3 Protocol Settings (Sheet 1 of 4)

Head/Name	Description	Range	Default Value
Serial Port 1–4 Settings			
DNPADR	Device DNP3 Address	0–65519	0
REPADR	DNP3 address of the Master to send messages to	0–65519	1
DNPMAP	DNP3 Session Custom Map	1–3	1
DVARAI	Analog Input Default Variation	1–6	4
DVARACE	Analog change event default variation	N, 1–8	N
ECLASSB	Class for binary event data, 0 disables	0–3	1
ECLASSC	Class for counter event data, 0 disables	0–3	0
ECLASSA	Class for analog event data, 0 disables	0–3	2
ECLASSV	Class for virtual terminal response data	0–3	3
DECPLA	Decimal places scaling for current data	0–3	1
DECPLV	Decimal places scaling for voltage data	0–3	1
DECPLM	Decimal places scaling for miscellaneous data	0–3	1
ANADBA	Analog reporting dead band for current; hidden if ECLASSA set to 0	0–32767	100
ANADBV	Analog reporting dead band for voltages; hidden if ECLASSA set to 0	0–32767	100
ANADBM	Analog reporting dead band for miscellaneous analogs; hidden if ECLASSA and ECLASSC set to 0	0–32767	100
TIMERQ	Time set request interval, minutes (M = Disables time synchronize requests, but still accepts and applies time synchronizes from Master; I = Ignores [does not apply] time synchronizes from Master)	I, M, 1–32767	I
STIMEO	Select/operate time out, seconds	0.0–30.0	1
DRETRY	Data link retries	0–15	0
DTIMEO	Data link time out, seconds; hidden if DRETRY set to 0	0–5	1
RESPSZ	Maximum Response Size	200–2411 bytes	2411
ETIMEO	Event message confirm time out, seconds	1–120	5

Table E.6 SEL-651R-2 Port DNP3 Protocol Settings (Sheet 2 of 4)

Head/Name	Description	Range	Default Value
UNSOL	Enable unsolicited reporting; hidden and set to N if ECLASSB, ECLASSC, and ECLASSA set to 0	Y, N	N
PUNSOL ^a	Enable unsolicited reporting at power up; hidden and set to N if UNSOL set to N	Y, N	N
NUM1EVE ^a	Threshold to send unsolicited message on Class 1 data	1–200	10
AGE1EVE ^a	Time threshold to send unsolicited message on for Class 1 data	0.0–99999.0	2
NUM2EVE ^a	Threshold to send unsolicited message on Class 2 data	1–200	10
AGE2EVE ^a	Time threshold to send unsolicited message on for Class 2 data	0.0–99999.0	2
NUM3EVE ^a	Threshold to send unsolicited message on Class 3 data	1–200	10
AGE3EVE ^a	Time threshold to send unsolicited message on for Class 3 data	0.0–99999.0	2
URETRY ^a	Unsolicited messages maximum retry attempts	2–10	3
UTIMEO ^a	Unsolicited messages offline timeout, seconds	OFF, 2–5000	60
MINDLY	Minimum delay from DCD to TX, seconds	0.00–1.00	0.05
MAXDLY	Maximum delay from DCD to TX, seconds	0.00–1.00	0.1
PREDLY	Settle time from RTS on to TX, seconds; OFF disables PSTDLY	OFF, 0.00–30.00	0
PSTDLY	Settle time from TX to RTS off, seconds; hidden if PREDLY set to OFF	0.00–30.00	0
EVEMODE	Selects event mode in which each DNP3 session will start up	SINGLE, MULTI	SINGLE
RPEVTYP	Selects event report types to be reported in the DNP3 event summary data	TRIP, ALL	ALL
DNP3 Modem Settings			
MODEM	Modem connected to port	Y, N	N
MSTR	Modem startup string; hidden if MODEM set to N	As many as 30 characters	“E0X0&D0S0=4”
PH_NUM1	Phone number 1 for unsolicited reporting dialout; hidden if MODEM set to N or UNSOL set to N	As many as 30 characters	“”
PH_NUM2	Phone number 2 for unsolicited reporting dialout; hidden if MODEM set to N or UNSOL set to N	As many as 30 characters	“”
RETRY1	Retry attempts for Phone Number 1 dialout	1–20	5
RETRY2	Retry attempts for Phone Number 2 dialout	1–20	5
MDTIME	Time to attempt dial, seconds	5–300	60
MDRET	Time between dial-out attempts, seconds	5–3600	120
Ethernet DNP3 Settings			
EDNP	Enable DNP3 Sessions	0–6	0
DNPNUM	DNP3 TCP and UDP Port	1–65534	20000
DNPADR	Device DNP3 Address	0–65519	0
Session 1 Settings			
DNPIP1 ^{b,c}	IP address (zzz.yyy.xxx.www)	15 characters	“”
DNPTR1	Transport protocol	UDP, TCP	TCP
DNPUDP1	UDP Response port; hidden if DN PTR1 set to TCP	REQ, 1–65534	20000
REPADR1	DNP3 address of the Master to send messages to	0–65519	0
DNPMAP1	DNP3 session custom map	1–3	1
DVARAI1	Analog input default variation	1–6	4
DVARACE1	Analog change event default variation	N, 1–8	N

Table E.6 SEL-651R-2 Port DNP3 Protocol Settings (Sheet 3 of 4)

Head/Name	Description	Range	Default Value
ECLASSB1	Class for binary event data, 0 disables	0–3	1
ECLASSC1	Class for counter event data, 0 disables	0–3	0
ECLASSA1	Class for analog event data, 0 disables	0–3	2
DECPLA1	Decimal places scaling for current data	0–3	1
DECPLV1	Decimal places scaling for voltage data	0–3	1
DECPLM1	Decimal places scaling for miscellaneous data	0–3	1
ANADBA1	Analog reporting dead band for current; hidden if ECLASSA1 set to 0	0–32767	100
ANADBV1	Analog reporting dead band for voltages; hidden if ECLASSA1 set to 0	0–32767	100
ANABDM1	Analog reporting dead band for miscellaneous analogs; hidden if ECLASSA1 and ECLASSC1 set to 0	0–32767	100
TIMERQ1	Timeset request interval, minutes (M = Disables time synchronize requests, but still accepts and applies time synchronization from Master; I = Ignores (does not apply) time synchronization from Master)	I, M, 1–32767	I
STIMEO1	Select/operate timeout, seconds	0.0–30.0	1
DNPINA1	Send data link heartbeat, seconds; hidden if DNPTR1 set to UDP	0–7200	120
ETIMEO1	Event message confirm timeout, seconds	1–120	5
UNSOL1	Enable unsolicited reporting; hidden and set to N if ECLASSB1, ECLASSC1, and ECLASSA1 set to 0	Y, N	N
PUNSOL1 ^a	Enable unsolicited reporting at power up; hidden and set to N if UNSOL1 set to N	Y, N	N
NUM1EVE1 ^a	Threshold to send unsolicited message on Class 1 data	1–200	10
AGE1EVE1 ^a	Time threshold to send unsolicited message on for Class 1 data	0.0–99999	2
NUM2EVE1 ^a	Threshold to send unsolicited message on Class 2 data	1–200	10
AGE2EVE1 ^a	Time threshold to send unsolicited message on for Class 2 data	0.0–99999	2
NUM3EVE1 ^a	Threshold to send unsolicited message on Class 3 data	1–200	10
AGE3EVE1 ^a	Time threshold to send unsolicited message on for Class 3 data	0.0–99999	2
URETRY1 ^a	Unsolicited messages maximum retry attempts	2–10	3
UTIMEO1 ^a	Unsolicited messages offline timeout, seconds	2–5000	60
EVEMODE1	Selects event mode in which each DNP3 session will start up	SINGLE, MULTI	SINGLE
RPEVTYP1	Selects event report types to be reported in the DNP3 event summary data	TRIP, ALL	ALL
Session 2 Settings			
DNPIP2 ^{b,c}	IP address (zzz.yyy.xxx.www)	15 characters	””
DNPTR2	Transport protocol	UDP, TCP	TCP
•			
•			
•			
EVEMODE2	Selects event mode in which each DNP3 session will start up	SINGLE, MULTI	SINGLE
RPEVTYP2	Selects event report types to be reported in the DNP3 event summary	TRIP, ALL	ALL
Session 3 Settings			
DNPIP3 ^{b,c}	IP address (zzz.yyy.xxx.www)	15 characters	””
DNPTR3	Transport protocol	UDP, TCP	TCP

Table E.6 SEL-651R-2 Port DNP3 Protocol Settings (Sheet 4 of 4)

Head/Name	Description	Range	Default Value
•			
•			
•			
EVE MODE3	Selects event mode in which each DNP3 session will start up	SINGLE, MULTI	SINGLE
RPEV TYP3	Selects event report types to be reported in the DNP3 event summary	TRIP, ALL	ALL
Session 4 Settings			
DNP IP4 ^{b,c}	IP address (zzz.yyy.xxx.www)	15 characters	“”
DNP TR4	Transport protocol	UDP, TCP	TCP
•			
•			
•			
EVE MODE4	Selects event mode in which each DNP3 session will start up	SINGLE, MULTI	SINGLE
RPEV TYP4	Selects event report types to be reported in the DNP3 event summary	TRIP, ALL	ALL
Session 5 Settings			
DNP IP5 ^{b,c}	IP address (zzz.yyy.xxx.www)	15 characters	“”
DNP TR5	Transport protocol	UDP, TCP	TCP
•			
•			
•			
EVE MODE5	Selects event mode in which each DNP3 session will start up	SINGLE, MULTI	SINGLE
RPEV TYP5	Selects event report types to be reported in the DNP3 event summary	TRIP, ALL	ALL
Session 6 Settings			
DNP IP6 ^{b,c}	IP address (zzz.yyy.xxx.www)	15 characters	“”
DNP TR6	Transport protocol	UDP, TCP	TCP
•			
•			
•			
EVE MODE6	Selects event mode in which each DNP3 session will start up	SINGLE, MULTI	SINGLE
RPEV TYP6	Selects event report types to be reported in the DNP3 event summary	TRIP, ALL	ALL

^a Hidden if UNSOLn set to N.^b DNP IP Address of each session (DNP IP1, DNP IP2, etc.) must be unique.^c Set DNP IPn = 0.0.0.0 to accept connections from any DNP master (for as many as one DNP session, DNP TRn = TCP only). This will not allow connections with masters that have IP addresses that are included in the DNP IPn setting for another session.

Anonymous DNP Master Connection

The SEL-651R-2 allows one DNP3 session to be configured to accept an anonymous DNP3 master connection through use of the Port 5 setting DNP IPn = 0.0.0.0. For this session, the SEL-651R-2 will accept a DNP3 connection request from any DNP3 master whose address is not configured as DNP IPn in another session.

Be advised that once an anonymously connected DNP3 master disconnects from the session in which DNP IPn = 0.0.0.0, that session is again available, and any DNP3 master that requests a connection (whose address is not explicitly set as a DNP IPn setting elsewhere) will connect to the anonymous session.

DNP3 events and class polls are associated with the session, not with a particular DNP3 master. If a DNP3 master disconnects from the anonymous session and a different DNP3 master then connects, previously acknowledged DNP3 events will not be re-sent by the SEL-651R-2.

Because the SEL-651R-2 will accept *any* connection when a session is configured with DNPIPn = 0.0.0.0, ensure that you use secure network practices to avoid unintended or undesired access.

Configurable Data Mapping

One of the most powerful features of the SEL-651R-2 implementation is the ability to remap DNP3 data and, for analog values, specify per-point scaling, dead bands, and event class. Remapping is the process of selecting data from the reference map and organizing it into a data subset optimized for your application. The SEL-651R-2 uses object and point labels, rather than point indices, to streamline the remapping process. This enables you to quickly create a custom map without having to search for each point index in a large reference map.

You can use any of the three available DNP3 maps simultaneously with as many as six unique DNP3 masters. Each map is initially populated with default data points, as described in *Reference Data Map on page E.30*. You can remap the points in a default map to create a custom map with as many as:

- 200 Binary Inputs
- 71 Binary Outputs
- 200 Analog Inputs
- 8 Analog Outputs
- 16 Counters

You can use the **SHOW D x <Enter>** command to view the DNP3 data map settings, where x is the DNP3 map number from 1 to 3. See *Figure E.3* for an example display of Map 1.

```
=>>SHO D 1 <Enter>

DNP Map Settings 1
BI_000 :=TRIPLED    BI_001 :=EN        BI_002 :=TLED_01
BI_003 :=TLED_02    BI_004 :=TLED_03    BI_005 :=TLED_04
BI_006 :=TLED_05    BI_007 :=TLED_06    BI_008 :=TLED_07
BI_009 :=TLED_08    BI_010 :=TLED_09    BI_011 :=TLED_10
.
.
.
BI_195 :=NA         BI_196 :=NA        BI_197 :=NA
BI_198 :=NA         BI_199 :=NA

BO_000 :=RB01        BO_001 :=RB02
BO_002 :=RB03        BO_003 :=RB04
.
.
.
BO_068 :=NA         BO_069 :=NA
BO_070 :=NA

AI_000 :=IA          AI_001 :=IB
AI_002 :=IC          AI_003 :=IN
AI_004 :=IG          AI_005 :=VAY
AI_006 :=VBY         AI_007 :=VCY
AI_008 :=VAZ         AI_009 :=VBZ
AI_010 :=VCZ         AI_011 :=MW3
.
.
.
AI_198 :=NA         AI_199 :=NA

AO_000 :=ACTGRP     AO_001 :=NA        AO_002 :=NA        AO_003 :=NA
AO_004 :=NA         AO_005 :=NA        AO_006 :=NA        AO_007 :=NA
```

```
CO_000  :=ACTGRP      CO_001  :=INTTA
CO_002  :=INTTB      CO_003  :=INTTC
CO_004  :=EXTTA      CO_005  :=EXTTB
CO_006  :=EXTTC      CO_007  :=NA
.
.
.
CO_014  :=NA          CO_015  :=NA
=>>
```

Figure E.3 Sample Response to SHO D Command

You can use the command **SET D x**, where *x* is the map number, to edit or create custom DNP3 data maps. You can also use the ACCELERATOR QuickSet SEL-5030 Software, which is recommended for this purpose.

The following are valid entries if you choose to use the **SET D** command to create or edit custom maps:

- Binary Inputs—Any Relay Word bit label or additional DNP3 binary input (see *Binary Inputs on page E.20*) with class, e.g., RB01:2, the values 0 or 1, or NA
- Binary Outputs—Any Remote bit label or pair, Breaker bit label or pair, or additional DNP3 binary output (see *Binary Outputs on page E.20*), or NA
- Analog Inputs—Any analog input quantity (see *Analog Inputs on page E.22*) with scaling and/or dead band value, and/or class, e.g., IA:0, 1:50:2 (see below), the values 0 or 1, or NA
- Analog Outputs—Any analog output label (see *Table E.11*), NOOP, or NA
- Counter Inputs—Any counter label with dead band and/or class, e.g., ACTGRP:0:3 (see *Table E.11*)

For the above custom map settings, a label of 0 or 1 shall yield the label value when the point is polled. A NOOP can be used as a placeholder for analog outputs—control of a point with this label does not change any relay values nor respond with an error message. Any gaps left in the custom map between labels (NA) will be removed and the contents packed.

You can customize the DNP3 analog input map with per-point scaling, dead band, and event class settings. Scaling (DECPLA, DECPLV, and DECPLM), dead band (ANADBA, ANADBV, and ANADBM), and event class (ECLASSA) settings are applied to indices that do not have per-point entries. Per-point dead band settings override any class dead band settings. Per-point scaling overrides any class scaling and multiplies the analog input by the scaling value. Unlike per-point scaling, class-level scaling is specified by an integer in the range 0–3 (inclusive), which indicates the number of decimal place shifts. In other words, you should select 0 to multiply by 1, 1 for 10, 2 for 100, or 3 for 1000.

Per-point scaling factors allow you to overcome the limitations imposed, by default, of the integer nature of Objects 30 and 32. For example, DNP3 in the SEL-651R-2, by default, truncates a value of 11.4 A to 11 A. You may use per-point scaling to include decimal point values by multiplying by a power of 10. For example, if you use 10 as a scaling factor, 11.4 A will be transmitted as 114. You must divide the value by 10 in the master to see the original value including one decimal place.

You can also use per-point scaling to avoid overflowing the 16-bit maximum integer value of 32767. For example, if you have a value that can reach 157834, you cannot send it using DNP3 16-bit analog object variations. You

could use a scaling factor of 0.1 so that the maximum value reported is 15783. You can then multiply the value by 10 in the master to see a value of 157830. You will lose some precision as the last digit is truncated off in the scaling process, but you can transmit the scaled value using the default variations for DNP3 Objects 30 and 32.

Assign Class (Function Code 22) allows assigning and re-assigning of data objects to class 0, 1, 2, and 3 dynamically during run-time, with an Object 60 (FC 22) request. Per-point class assignments override the ECLASSB, ECLASSC, and ECLASSA settings for the binary inputs, counters, and analog inputs, respectively.

If your DNP3 master has the capability to request floating-point analog input variations, the SEL-651R-2 will support them. These floating point variations, 5 and 6 for Object 30 and 5–8 for Object 32, allow the transmission of 16- or 32-bit floating-point values to DNP3 masters. When implemented, these variations eliminate the need for scaling and still maintain the resolution of the relay analog values. Note that this support is greater than DNP3 Level 4 functionality, so you must confirm that your DNP3 master can work with these variations before you consider using unscaled analog values.

If it is important to maintain tight data coherency (that is, all data reads of a certain type were sampled or calculated at the same time), then you should group those data together within your custom map. For example, if you want all the currents to be coherent, you should group points IA, IB, IC, and IN together in the custom map. If points are not grouped together, they might not come from the same data sample.

The following example describes how to create a custom DNP3 map by point type. The example demonstrates the SEL ASCII command **SET D** for each point type, but the entire configuration may be completed without saving changes between point types. To do this, you simply continue entering data and save the entire map at the end. Alternatively, you can use QuickSet to simplify custom data map creation.

Consider a case where you want to set the AI points in a map as shown in *Table E.7*.

Table E.7 Sample Custom DNP3 AI Map

Desired Point Index	Description	Label	Scaling	Dead Band	Class
0	IA magnitude	IA	default	default	1
1	IB magnitude	IB	default	default	1
2	IC magnitude	IC	default	default	1
3	IN magnitude	IN	default	default	1
4	Three-Phase Real Power	MW3	5	default	default
5	Y-Terminal A-Phase-to-Neutral Voltage Magnitude	VAY	default	default	default
6	Y-Terminal A-Phase-to-Neutral Voltage Angle	VAYFA	1	15	default
7	Frequency	FREQ	0.01	1	default

To set these points as part of Custom Map 1, you can use the command **SET D 1 AI_000 TERSE <Enter>** as shown in *Figure E.4*.

```
=>>SET D 1 AI_000 TERSE <Enter>
DNP Map Settings 1
Analog Input Map
(DNP Analog Input Label:Scale Factor:Deadband:Class):
DNP Analog Input Label Name
AI_000 := NA
? IA:::1

DNP Analog Input Label Name
AI_001 := NA
? IB:::1

DNP Analog Input Label Name
AI_002 := NA
? IC:::1

DNP Analog Input Label Name
AI_003 := NA
? IN:::1

DNP Analog Input Label Name
AI_004 := NA
? MW3:5

DNP Analog Input Label Name
AI_005 := NA
? VAY

DNP Analog Input Label Name
AI_006 := NA
? VAYFA:1:15

DNP Analog Input Label Name
AI_007 := NA
? FREQ:0.01:1

DNP Analog Input Label Name
AI_008 := NA
? END

Save Changes(Y/N)? Y
Settings saved
=>>
```

Figure E.4 Sample Custom DNP3 AI Map Settings

You can also use QuickSet to enter the above AI map settings as shown in *Figure E.5*. To enter scaling, dead band, or class setting, double-click the AI point and enter the values in the pop-up dialog, as shown in *Figure E.6*.




Figure E.5 Analog Input Map Entry in QuickSet




Figure E.6 AI Point Label, Scaling, Dead Band, and Class in QuickSet

The **SET D x CO_000 TERSE <Enter>** command allows you to populate the DNP3 counter map with per-point dead bands and class. Entering these settings is similar to defining the analog input map settings.

You can use the command **SET D x BO_000 TERSE <Enter>** to change the binary output Map x as shown in *Figure E.7*. You may populate the custom BO map with any of the 32 remote bits (RB01–RB32), breaker bits (OC3, CC3, OCA, CCA, OCB, CCB, OCC, CCC), reset bits (DRST_DEM, DRST_PDM, DRST_BK, DRST_HIS, DRST_ENE, DRST_MML, DRST_TAR, DRST_HAL, DRSTDNPE, DRSTMSCT), NXTEVE, or SINGEVE bit. You can define bit pairs for remote bits or breaker bits in BO maps by including a colon (:) between the bit labels.

```
=>>SET D 1 BO_000 TERSE <Enter>
DNP Map Settings 1

Binary Output Map:
DNP Binary Output Label Name
BO_000 := NA
? RB01

DNP Binary Output Label Name
BO_001 := NA
? RB02

DNP Binary Output Label Name
BO_002 := NA
? RB03:RB04


DNP Binary Output Label Name
BO_003 := NA
? RB05:RB06

DNP Binary Output Label Name
BO_004 := NA
? END

Save Changes(Y/N)? Y <Enter>
Settings saved
=>>
```

Figure E.7 Sample Custom DNP3 BO Map Settings

You can also use QuickSet to enter the BO map settings as shown in *Figure E.8*.

**Figure E.8 Binary Output Map Entry in QuickSet**

The binary input (BI) maps are modified in a similar manner, but pairs are not allowed.

Binary Inputs

Binary Inputs (Objects 1 and 2) are supported as defined in *Table E.10*. The default variation for both static and event inputs is 2. Only the Read function code (1) is allowed with these objects. All variations are supported. Function Code 22 (Class Assign) is allowed on Object 1, variation 0 in conjunction with an Object 60 Assign Class function. Object 2, variation 3 will be responded to, but will contain no data.

Binary inputs are scanned approximately once per second to generate events. When time is reported with these event objects, it is the time at which the scanner observed the bit change. This may be significantly delayed from when the original source changed and should not be used for sequence-of-events determination. Binary inputs registered with SER are derived from the SER and carry the time stamp of actual occurrence.

Binary Outputs

Binary Outputs are supported as defined in *Table E.10* and *Table E.11*. Binary Output status (Object 10, variation 2) is supported. Static reads of points RB1–RB32 respond with the online bit set and the state of the requested bit. Reads of NXTEVE respond with the online bit set and a state of 1 if event summary data are being read in multiple-event FIFO mode and a state of 0 otherwise. Reads of SINGEVE respond with the online bit set and a state of 1 when event summary data are being read in single-event mode and a state of 0 when event summary data are being read in multiple-event mode. Reads from breaker control points (OC3, CC3, OCA, etc.) and control-only binary output points (such as the data reset controls DRST_DEM, DRST_ENE, etc.) respond with the online bit set and a state of 0 (or tripped) because of the pulse only control operation of these points.

Control Relay Output Block (CROB) objects (Object 12, variation 1) are also supported. The control relays correspond to the remote bits and other functions as shown below. The Trip/Close bits take precedence over the control field. The control field is interpreted as follows.

Table E.8 Object 12 Control Relay Operations (Sheet 1 of 2)

Label	Index	Close	Trip	Latch On (3)	Latch Off (4)	Pulse On (1)	Pulse Off (2)
RBx	0–15	Set RB01–RB16	Clear RB01–RB16	Set RB01–RB16	Clear RB01–RB16	Pulse RB01–RB16	Clear RB01–RB16
OC3	16	Pulse OC3	No action	Pulse OC3	No action	Pulse OC3	No action
CC3	17	Pulse CC3	No action	Pulse CC3	No action	Pulse CC3	No action
OCA	18	Pulse OCA	No action	Pulse OCA	No action	Pulse OCA	No action
CCA	19	Pulse CCA	No action	Pulse CCA	No action	Pulse CCA	No action
OCB	20	Pulse OCB	No action	Pulse OCB	No action	Pulse OCB	No action
CCB	21	Pulse CCB	No action	Pulse CCB	No action	Pulse CCB	No action
OCC	22	Pulse OCC	No action	Pulse OCC	No action	Pulse OCC	No action
CCC	23	Pulse CCC	No action	Pulse CCC	No action	Pulse CCC	No action
RB01:RB02	24	Pulse RB02	Pulse RB01	Pulse RB02	Pulse RB01	Pulse RB02	Pulse RB01
RB03:RB04	25	Pulse RB04	Pulse RB03	Pulse RB04	Pulse RB03	Pulse RB04	Pulse RB03
RB05:RB06	26	Pulse RB06	Pulse RB05	Pulse RB06	Pulse RB05	Pulse RB06	Pulse RB05
RB07:RB08	27	Pulse RB08	Pulse RB07	Pulse RB08	Pulse RB07	Pulse RB08	Pulse RB07
RB09:RB10	28	Pulse RB10	Pulse RB09	Pulse RB10	Pulse RB09	Pulse RB10	Pulse RB09

Table E.8 Object 12 Control Relay Operations (Sheet 2 of 2)

Label	Index	Close	Trip	Latch On (3)	Latch Off (4)	Pulse On (1)	Pulse Off (2)
RB11:RB12	29	Pulse RB12	Pulse RB11	Pulse RB12	Pulse RB11	Pulse RB12	Pulse RB11
RB13:RB14	30	Pulse RB14	Pulse RB13	Pulse RB14	Pulse RB13	Pulse RB14	Pulse RB13
RB15:RB16	31	Pulse RB16	Pulse RB15	Pulse RB16	Pulse RB15	Pulse RB16	Pulse RB15
OC3:CC3	32	Pulse CC3	Pulse OC3	Pulse CC3	Pulse OC3	Pulse CC3	Pulse OC3
OCA:CCA	33	Pulse CCA	Pulse OCA	Pulse CCA	Pulse OCA	Pulse CCA	Pulse OCA
OCB:CCB	34	Pulse CCB	Pulse OCB	Pulse CCB	Pulse OCB	Pulse CCB	Pulse OCB
OCC:CCC	35	Pulse CCC	Pulse OCC	Pulse CCC	Pulse OCC	Pulse CCC	Pulse OCC
DRST_DEM	36	Reset demands	No action	Reset demands	No action	Reset demands	No action
DRST_PDM	37	Reset demand peaks	No action	Reset demand peaks	No action	Reset demand peaks	No action
DRST_ENE	38	Reset energy metering	No action	Reset energy metering	No action	Reset energy metering	No action
DRST_BK	39	Reset breaker monitor	No action	Reset breaker monitor	No action	Reset breaker monitor	No action
DRST_TAR	40	Reset front-panel targets	No action	Reset front panel targets	No action	Reset front panel targets	No action
SINGEVE	41	Single-Event	No action	Single-Event	No Action	Single-Event	No Action
DRST_MML	42	Reset min/max metering	No action	Reset min/max metering	No action	Reset min/max metering	No Action
DRST_HIS	–	Reset history	No action	Reset history	No action	Reset history	No Action
DRST_HAL	–	Reset HALARM	No action	Reset HALARM	No action	Reset HALARM	No action
DRSTDNP3	–	Reset DNP3 Event Registers/Buffers	No action	Reset DNP3 Event Registers/Buffers	No action	Reset DNP3 Event Registers/Buffers	No action
DRSTMSCT	–	Reset MACsec Counters	No action	Reset MACsec Counters	No action	Reset MACsec Counters	No action
RB17–RB32	44–59	Set RB17–RB32	Clear RB17–RB32	Set RB17–RB32	Clear RB17–RB32	Pulse RB17–RB32	Clear RB17–RB32
RB17:RB18	60	Pulse RB18	Pulse RB17	Pulse RB18	Pulse RB17	Pulse RB18	Pulse RB17
RB19:RB20	61	Pulse RB20	Pulse RB19	Pulse RB20	Pulse RB19	Pulse RB20	Pulse RB19
RB21:RB22	62	Pulse RB22	Pulse RB21	Pulse RB22	Pulse RB21	Pulse RB22	Pulse RB21
RB23:RB24	63	Pulse RB24	Pulse RB23	Pulse RB24	Pulse RB23	Pulse RB24	Pulse RB23
RB25:RB26	64	Pulse RB26	Pulse RB25	Pulse RB26	Pulse RB25	Pulse RB26	Pulse RB25
RB27:RB28	65	Pulse RB28	Pulse RB27	Pulse RB28	Pulse RB27	Pulse RB28	Pulse RB27
RB29:RB30	66	Pulse RB30	Pulse RB29	Pulse RB30	Pulse RB29	Pulse RB30	Pulse RB29
RB31:RB32	67	Pulse RB32	Pulse RB31	Pulse RB32	Pulse RB31	Pulse RB32	Pulse RB31
NXTEVE	68	Load-Event FIFO Mode	Load-Event LIFO Mode	Load-Event FIFO Mode	Load-Event LIFO Mode	Load-Event FIFO Mode	Load-Event LIFO Mode

NOTE: In Table E.8, index numbers are provided as a reference to aid in the conversion of settings from the SEL-651R-0, -1 to the SEL-651R-2.

If the Trip bit is set, a Latch Off operation is performed on the specified point. If the Close bit is set, a Latch On operation is performed. The Status field is used exactly as defined. All other fields are ignored. A pulse operation is asserted for a single processing interval. Note that the relay supports simultaneous pulse operations on multiple control points, but these may not

occur on the same processing interval. You can perform a maximum of ten operations for a single command. For any attempt in excess of ten operations, the relay will respond with Control Status Code 08 (too many objects).

Control Point Operation

You can define any two RB points as a pair for Trip/Close or Code Selection operations with Object 12 (control relay output block) command messages. The SEL-651R-2 assigns some special operations to the code portion of the control relay output block command. Because the SEL-651R-2 allows only one control bit to be pulsed at a time, you should send consecutive control bits in consecutive messages. Pulse operations provide a pulse with duration of one processing interval.

Analog Inputs

Analog inputs (object 30) and analog change events (object 32) are supported as defined in *Table E.10* and *Table E.11*. The variations for objects 30 and 32 are controlled by respective port settings:

- DVARAI and DVARACE for each serial Port 1 through 4
- DVARAI n and DVARACE n for Ethernet Port 5 (n = DNP session number)

If setting DVARACE := N (factory default) for a particular serial port, then setting DVARAI controls variations for both objects 30 and 32 for that serial port. This was the default operation mode before setting DVARACE became available. If setting DVARACE is set to a value other than N, then:

- Setting DVARAI only controls variations for object 30
- Setting DVARACE then controls variations for object 32

Settings DVARAI n and DVARACE n control variations similarly for Ethernet Port 5.

NOTE: Dead band changes via Object 34 are stored in volatile memory. Make sure to reissue the Object 34 dead band changes you wish to retain after a change to DNP3 port settings, issuing a **STA C** command, or a relay cold start (power cycle).

Analog values are reported in primary units. See *Appendix G: Analog Quantities* for a list of all available analog inputs and the DNP3 reference map for default scaling and dead bands. A dead band check is done after any scaling has been applied. Event class messages are generated whenever an input changes beyond the value given by the appropriate dead band setting. The voltage and current phase angles will only generate an event if, in addition to their dead band check, the corresponding magnitude changes beyond its own dead band. Analog inputs are scanned at approximately a 1 second rate, except for the Fault analog inputs discussed in *Relay Event Data*. The ANADBA and DECPLA settings apply to the current values. The ANADBV and DECPLV settings apply to the voltage values. ANADBA, ANADBV, and ANADBM shall not be applied to the fault analog inputs. All values related to a fault shall be updated cohesively regardless of the dead bands. All events generated during a scan will use the time the scan was initiated.

Relay Event Data

The following fault analog inputs are derived from the history queue data for the most recently read event: FTYPEn, FTYPEn16, FLOC, FI, FIA, FIB, FIC, FIG, FIN, FIQ, FFREQ, FGPR, FSHO, FTIMEH, FTIMEM, FTIMEL, FTIMEH16, FTIMEM16, FTIMEL16, and FUNR. These quantities, also referred to as the event registers, generate DNP3 analog change events (Object 32). Because these event registers refer to the same event summary

record, the relay creates analog change events for all of these event registers when any one of the registers exceeds its dead band. Events for these inputs will use the time the scan was initiated. Current quantities FI, FIA, FIB, FIC, FIG, FIN, and FIQ are populated with currents from the maximum fault row.

Analog input FLOC is the fault location value. If this field contains “\$\$\$\$\$” (undetermined location) or is blank (when EFLOC := N), the relay will set the internal value of FLOC to -999.9 for DNP3. As with most of the event register values, FLOC is subject to scaling by the DECPLM setting (1 by default). So by default, a DNP3 poll of this value under the above conditions would yield a value of -9999.0 at the master. This value was chosen to represent an undetermined or blank FLOC that would not create nuisance alarms by presenting an over-range value to a DNP3 master. Note that if DECPLM is changed, this will change the end value of this point at the DNP3 master. If DECPLM is changed, you should set per-point scaling to 1 for FLOC to override the DECPLM scaling and ensure that it is transmitted as expected.

Analog input FUNR is derived from the history queue. Analog input FTYP is a 16-bit composite value, as defined in *Table E.12* and *Table E.13* and the accompanying language.

Settings Data

Analog inputs 51PJP, 51PKP, 51N1JP, 51N1KP, 51N2JP, 51N2KP, 51G1JP, 51G1KP, 51G2JP, 51G2KP, 51QJP, 51QKP, 51AJP, 51AKP, 51BJP, 51BKP, 51CJP, 51CKP, 51PJP_P, 51PKP_P, 51N1JP_P, 51N1KP_P, 51N2JP_P, 51N2KP_P, 51G1JP_P, 51G1KP_P, 51G2JP_P, 51G2KP_P, 51QJP_P, 51QKP_P, 51AJP_P, 51AKP_P, 51BJP_P, 51BKP_P, 51CJP_P, and 51CKP_P are derived from the present active Group settings. If the associated setting is set to off, the value will be reported as -1. Please note that these values are subject to scaling by the DECPLA setting (i.e., you will see a value of -10 for OFF with the default DECPLA setting.) You can override the default scaling by applying per-point scaling to these values in a custom DNP3 map.

Testing

Use the **TEST DB** command to temporarily force the relay to send fixed analog and/or digital values over communications interfaces for DNP3 testing (see *TEST DB Command on page 10.81*).

DNP3 Documentation

The DNP3 Device Profile XML document, available as a download from the SEL website, contains the standard device profile information for the SEL-651R-2. Please refer to this document for complete information on the DNP3 Protocol support in the SEL-651R-2.

Device Profile

Table E.9 contains the standard DNP3 device profile information. Rather than check boxes in the example Device Profile in the DNP3 Subset Definitions, only the relevant selections are shown.

Table E.9 SEL-651R-2 DNP3 Device Profile (Sheet 1 of 2)

Parameter	Value
Vendor name	Schweitzer Engineering Laboratories
Device name	SEL-651R-2 Recloser Control
Highest DNP3 request level	Level 2

Table E.9 SEL-651R-2 DNP3 Device Profile (Sheet 2 of 2)

Parameter	Value
Highest DNP3 response level	Level 2
Device function	Outstation
Notable objects, functions, and/or qualifiers supported	Virtual Terminal, Analog Dead Band Objects (Object 34)
Maximum data link frame size transmitted	292
Maximum data link frame size received (octets)	292
Maximum data link retries	Configurable, range 0–15
Requires data link layer confirmation	Configurable by setting
Maximum application fragment size transmitted/received (octets)	Configurable by setting
Maximum application layer retries	None
Requires application layer confirmation	When reporting Event Data
Data link confirm time-out	Configurable
Complete application fragment time-out	None
Application confirm time-out	Configurable
Complete Application response time-out	None
Executes control WRITE binary outputs	Always
Executes control SELECT/OPERATE	Always
Executes control DIRECT OPERATE	Always
Executes control DIRECT OPERATE-NO ACK	Always
Executes control count greater than 1	Never
Executes control Pulse On	Always
Executes control Pulse Off	Always
Executes control Latch On	Always
Executes control Latch Off	Always
Executes control Queue	Never
Executes control Clear Queue	Never
Reports binary input change events when no specific variation requested	Only time-tagged
Reports time-tagged binary input change events when no specific variation requested	Binary Input change with time
Sends unsolicited responses	Configurable with unsolicited message enable settings. Increases retry time (configurable) when a maximum retry setting is exceeded.
Sends static data in unsolicited responses	Never
Default counter object/variation	Object 20, Variation 6
Counter roll-over	16 bits
Sends multifragment responses	Yes

In response to the delay measurement function code, the SEL-651R-2 will return a time delay accurate to within 25 milliseconds at 9600 bps. Accuracy improves with higher data rates.

Object List

Table E.10 lists the objects and variations with supported function codes and qualifier codes available in the SEL-651R-2. The list of supported objects conforms to the format laid out in the DNP3 specifications and includes both supported and unsupported objects. Those that are supported include the function and qualifier codes. The objects that are not supported are shown without any corresponding function and qualifier codes.

Table E.10 SEL-651R-2 DNP3 Object List (Sheet 1 of 6)

Obj.	Var.	Description	Request ^a		Response ^b	
			Funct. Codes ^c	Qual. Codes ^d	Funct. Codes ^c	Qual. Codes ^d
0	211	Device Attributes—User-specific sets of attributes	1	0, 6	129	0, 17
0	212	Device Attributes—Master data set prototypes	1	0, 6	129	0, 17
0	213	Device Attributes—Outstation data set prototypes	1	0, 6	129	0, 17
0	214	Device Attributes—Master data sets	1	0, 6	129	0, 17
0	215	Device Attributes—Outstation data sets	1	0, 6	129	0, 17
0	216	Device Attributes—Max binary outputs per request	1	0, 6	129	0, 17
0	219	Device Attributes—Support for analog output events	1	0, 6	129	0, 17
0	220	Device Attributes—Max analog output index	1	0, 6	129	0, 17
0	221	Device Attributes—Number of analog outputs	1	0, 6	129	0, 17
0	222	Device Attributes—Support for binary output events	1	0, 6	129	0, 17
0	223	Device Attributes—Max binary output index	1	0, 6	129	0, 17
0	224	Device Attributes—Number of binary outputs	1	0, 6	129	0, 17
0	225	Device Attributes—Support for frozen counter events	1	0, 6	129	0, 17
0	226	Device Attributes—Support for frozen counters	1	0, 6	129	0, 17
0	227	Device Attributes—Support for counter events	1	0, 6	129	0, 17
0	228	Device Attributes—Max counter index	1	0, 6	129	0, 17
0	229	Device Attributes—Number of counters	1	0, 6	129	0, 17
0	230	Device Attributes—Support for frozen analog inputs	1	0, 6	129	0, 17
0	231	Device Attributes—Support for analog input events	1	0, 6	129	0, 17
0	232	Device Attributes—Max analog input index	1	0, 6	129	0, 17
0	233	Device Attributes—Number of analog inputs	1	0, 6	129	0, 17
0	234	Device Attributes—Support for double-bit events	1	0, 6	129	0, 17
0	235	Device Attributes—Max double-bit binary index	1	0, 6	129	0, 17
0	236	Device Attributes—Number of double-bit binaries	1	0, 6	129	0, 17
0	237	Device Attributes—Support for binary input events	1	0, 6	129	0, 17
0	238	Device Attributes—Max binary input index	1	0, 6	129	0, 17
0	239	Device Attributes—Number of binary inputs	1	0, 6	129	0, 17
0	240	Device Attributes—Max transmit fragment size	1	0, 6	129	0, 17
0	241	Device Attributes—Max receive fragment size	1	0, 6	129	0, 17
0	242	Device Attributes—Device manufacturer's software version (FID string)	1	0, 6	129	0, 17
0	243	Device Attributes—Device manufacturer's hardware version (Part number)	1	0, 6	129	0, 17
0	245	Device Attributes—User-assigned location name (TID setting)	1	0, 6	129	0, 17
0	246	Device Attributes—User-assigned ID code/number (RID setting)	1	0, 6	129	0, 17
0	247	Device Attributes—User-assigned device name (RID setting)	1	0, 6	129	0, 17
0	248	Device Attributes—Device serial number	1	0, 6	129	0, 17

Table E.10 SEL-651R-2 DNP3 Object List (Sheet 2 of 6)

Obj.	Var.	Description	Request ^a		Response ^b	
			Funct. Codes ^c	Qual. Codes ^d	Funct. Codes ^c	Qual. Codes ^d
0	249	Device Attributes—DNP3 subset and conformance (e.g., “2:2009”)	1	0, 6	129	0, 17
0	250	Device Attributes—Device manufacturer’s product name and model (e.g., “SEL-651RA Relay”)	1	0, 6	129	0, 17
0	252	Device Attributes—Device manufacturer’s name (“SEL”)	1	0, 6	129	0, 17
0	254	Device Attributes—Nonspecific all attributes request	1	0, 6	129	0, 17
0	255	Device Attributes—List of attribute variations	1	0, 6	129	0, 17
1	0	Binary Input—All Variations	1, 22	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
1	1	Binary Input	1	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
1	2 ^e	Binary Input With Status	1	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
2	0	Binary Input Change—All Variations	1	6, 7, 8		
2	1	Binary Input Change Without Time	1	6, 7, 8	129	17, 28
2	2 ^e	Binary Input Change With Time	1	6, 7, 8	129, 130	17, 28
2	3	Binary Input Change With Relative Time	1	6, 7, 8	129	17, 28
10	0	Binary Output—All Variations	1	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
10	1	Binary Output				
10	2 ^e	Binary Output Status	1	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
12	0	Control Block—All Variations				
12	1	Control Relay Output Block	3, 4, 5, 6	17, 28	129	echo of request
12	2	Pattern Control Block	3, 4, 5, 6	7	129	echo of request
12	3	Pattern Mask	3, 4, 5, 6	0, 1	129	echo of request
20	0	Binary Counter—Any Variation	1, 22	0, 1, 6, 7, 8, 17, 28		
20	0	Binary Counter—Any Variation	7, 8, 9, 10 ^f	0, 1, 6, 7, 8		
20	1	32-Bit Binary Counter	1	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
20	2	16-Bit Binary Counter	1	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
20	3	32-Bit Delta Counter				
20	4	16-Bit Delta Counter				
20	5	32-Bit Binary Counter Without Flag	1	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
20	6 ^e	16-Bit Binary Counter Without Flag	1	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
20	7	32-Bit Delta Counter Without Flag				
20	8	16-Bit Delta Counter Without Flag				
21 ^g	0	Frozen Counter—All Variations	1		129	
21 ^g	1	32-Bit Frozen Counter	1		129	

Table E.10 SEL-651R-2 DNP3 Object List (Sheet 3 of 6)

Obj.	Var.	Description	Request ^a		Response ^b	
			Funct. Codes ^c	Qual. Codes ^d	Funct. Codes ^c	Qual. Codes ^d
21g	2	16-Bit Frozen Counter	1		129	
21g	3	32-Bit Frozen Delta Counter	1		129	
21g	4	16-Bit Frozen Delta Counter	1		129	
21g	5	32-Bit Frozen Counter With Time of Freeze	1		129	
21g	6	16-Bit Frozen Counter With Time of Freeze	1		129	
21g	7	32-Bit Frozen Delta Counter With Time of Freeze	1		129	
21g	8	16-Bit Frozen Delta Counter With Time of Freeze	1		129	
21g	9	32-Bit Frozen Counter Without Flag	1		129	
21g	10	16-Bit Frozen Counter Without Flag	1		129	
21g	11	32-Bit Frozen Delta Counter Without Flag				
21g	12	16-Bit Frozen Delta Counter Without Flag				
22	0	Counter Change Event—All Variations	1	6, 7, 8		
22	1	32-Bit Counter Change Event Without Time	1	6, 7, 8	129	17, 28
22	2e	16-Bit Counter Change Event Without Time	1	6, 7, 8	129, 130	17, 28
22	3	32-Bit Delta Counter Change Event Without Time				
22	4	16-Bit Delta Counter Change Event Without Time				
22	5	32-Bit Counter Change Event With Time	1	6, 7, 8	129	17, 28
22	6	16-Bit Counter Change Event With Time	1	6, 7, 8	129	17, 28
22	7	32-Bit Delta Counter Change Event With Time				
22	8	16-Bit Delta Counter Change Event With Time				
23	0	Frozen Counter Event—All Variations				
23	1	32-Bit Frozen Counter Event Without Time				
23	2	16-Bit Frozen Counter Event Without Time				
23	3	32-Bit Frozen Delta Counter Event Without Time				
23	4	16-Bit Frozen Delta Counter Event Without Time				
23	5	32-Bit Frozen Counter Event With Time				
23	6	16-Bit Frozen Counter Event With Time				
23	7	32-Bit Frozen Delta Counter Event With Time				
23	8	16-Bit Frozen Delta Counter Event With Time				
30	0	Analog Input—All Variations	1, 22	0, 1, 6, 7, 8, 17, 28		
30	1	32-Bit Analog Input	1	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
30	2	16-Bit Analog Input	1	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
30	3	32-Bit Analog Input Without Flag	1	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
30	4	16-Bit Analog Input Without Flag	1	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
30	5	Short Floating Point Analog Input	1	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28

Table E.10 SEL-651R-2 DNP3 Object List (Sheet 4 of 6)

Obj.	Var.	Description	Request ^a		Response ^b	
			Funct. Codes ^c	Qual. Codes ^d	Funct. Codes ^c	Qual. Codes ^d
30	6	Long Floating Point Analog Input	1	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
31	0	Frozen Analog Input—All Variations				
31	1	32-Bit Frozen Analog Input				
31	2	16-Bit Frozen Analog Input				
31	3	32-Bit Frozen Analog Input With Time of Freeze				
31	4	16-Bit Frozen Analog Input With Time of Freeze				
31	5	32-Bit Frozen Analog Input Without Flag				
31	6	16-Bit Frozen Analog Input Without Flag				
32	0	Analog Change Event—All Variations	1	6, 7, 8		
32	1	32-Bit Analog Change Event Without Time	1	6, 7, 8	129	17, 28
32	2 ^e	16-Bit Analog Change Event Without Time	1	6, 7, 8	129,130	17, 28
32	3	32-Bit Analog Change Event With Time	1	6, 7, 8	129	17, 28
32	4	16-Bit Analog Change Event With Time	1	6, 7, 8	129	17, 28
32	5	Short Floating Point Analog Change Event	1	6, 7, 8	129	17, 28
32	6	Long Floating Point Analog Change Event	1	6, 7, 8	129	17, 28
32	7	Short Floating Point Analog Change Event With Time	1	6, 7, 8	129	17, 28
32	8	Long Floating Point Analog Change Event With Time	1	6, 7, 8	129	17, 28
33	0	Frozen Analog Event—All Variations				
33	1	32-Bit Frozen Analog Event Without Time				
33	2	16-Bit Frozen Analog Event Without Time				
33	3	32-Bit Frozen Analog Event With Time				
33	4	16-Bit Frozen Analog Event With Time				
33	5	Short Floating Point Frozen Analog Event				
33	6	Long Floating Point Frozen Analog Event				
33	7	Short Floating Point Frozen Analog Event With Time				
33	8	Long Floating Point Frozen Analog Event With Time				
34	0	Analog Dead Band—All Variations				
34	1 ^e	16-Bit Analog Dead Band	1, 2	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
34	2	32-Bit Analog Dead Band	1, 2	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
34	3	Short Floating Point Dead Band	1, 2	0, 1, 6, 7, 8, 17, 28	129	0, 1, 17, 28
40	0	Analog Output Status—All Variations	1	0, 1, 6, 7, 8		
40	1	32-Bit Analog Output Status	1	0, 1, 6, 7, 8	129	0, 1, 17, 28
40	2 ^e	16-Bit Analog Output Status	1	0, 1, 6, 7, 8	129	0, 1, 17, 28
40	3	Short Floating Point Analog Output Status	1	0, 1, 6, 7, 8	129	0, 1, 17, 28
40	4	Long Floating Point Analog Output Status	1	0, 1, 6, 7, 8	129	0, 1, 17, 28
41	0	Analog Output Block—All Variations				

Table E.10 SEL-651R-2 DNP3 Object List (Sheet 5 of 6)

Obj.	Var.	Description	Request ^a		Response ^b	
			Funct. Codes ^c	Qual. Codes ^d	Funct. Codes ^c	Qual. Codes ^d
41	1	32-Bit Analog Output Block	3, 4, 5, 6	17, 28	129	echo of request
41	2	16-Bit Analog Output Block	3, 4, 5, 6	17, 28	129	echo of request
41	3	Short Floating Point Analog Output Block	3, 4, 5, 6	17, 28	129	echo of request
41	4	Long Floating Point Analog Output Block	3, 4, 5, 6	17, 28	129	echo of request
50	0	Time and Date—All Variations				
50	1	Time and Date	1, 2	7, 8 index = 0	129	07, quantity=1
50	2	Time and Date With Interval				
50	3	Time and Date (Last Recorded Time)	2	7 (quantity=1)	129	
51	0	Time and Date CTO—All Variations				
51	1	Time and Date CTO			129	07, quantity=1
51	2	Unsynchronized Time and Date CTO			129	07, quantity=1
52	0	Time Delay—All Variations				
52	1	Time Delay Coarse				
52	2	Time Delay Fine			129	07, quantity=1
60	0	All Classes of Data	1, 20, 21	6		
60	1	Class 0 Data	1, 22	6		
60	2	Class 1 Data	1, 20, 21, 22	6, 7, 8		
60	3	Class 2 Data	1, 20, 21, 22	6, 7, 8		
60	4	Class 3 Data	1, 20, 21, 22	6, 7, 8		
70	1	File Identifier				
70	2	Authentication Object				
70	3	File Command Object				
70	4	File Command Status Object				
70	5	File Transport Object				
70	6	File Transport Status Object				
70	7	File Descriptor Object				
80	1	Internal Indications	2	0, 1 index=7		
81	1	Storage Object				
82	1	Device Profile				
83	1	Private Registration Object				
83	2	Private Registration Object Descriptor				
90	1	Application Identifier				
100	1	Short Floating Point				
100	2	Long Floating Point				
100	3	Extended Floating Point				
101	1	Small Packed Binary-Coded Decimal				
101	2	Medium Packed Binary-Coded Decimal				
101	3	Large Packed Binary-Coded Decimal				
110	all	Octet String				

Table E.10 SEL-651R-2 DNP3 Object List (Sheet 6 of 6)

Obj.	Var.	Description	Request ^a		Response ^b	
			Funct. Codes ^c	Qual. Codes ^d	Funct. Codes ^c	Qual. Codes ^d
111	all	Octet String Event				
112	all	Virtual Terminal Output Block	2	6	129	
113	all	Virtual Terminal Event Data	1	6	129, 130	17, 28
N/A		No object required for the following function codes: 13 cold start 14 warm start 23 delay measurement	13, 14, 23			

^a Supported in requests from master.^b May generate in response to master.^c Decimal.^d Hexadecimal.^e Default variation.^f The relay accepts function codes 7, 8, 9, and 10 and responds without an error, but no action is taken because frozen counters are not supported.^g DNP3 implementation Level 2 functionality, which the relay does not support.

Reference Data Map

NOTE: Dead band changes via Object 34 are stored in volatile memory. Make sure to reissue the Object 34 dead bands after a warm (**STA C**) or cold start (power cycle).

NOTE: In Table E.11, index numbers are provided as a reference to aid in the conversion of settings from the SEL-651R-0, -1 to the SEL-651R-2.

Table E.11 shows the SEL-651R-2 reference data map. The reference map shows the data available to a DNP3 master. You can use the default map or the custom DNP3 mapping functions of the SEL-651R-2 to retrieve only the points required by your application.

To retrieve SER-quality binary inputs, SEL-651R-0, -1 models required mapping points within the range of indexes (800–999/1000–1199) dedicated to SER inputs. This is not necessary for the SEL-651R-2 recloser control. If a point is registered in the SER, it will automatically have an SER time stamp when included in the default or custom data map.

The relay scales analog values by the indicated settings or fixed scaling indicated in the description. Analog dead bands for event reporting use the indicated settings, or ANADBM if you have specified no setting.

Table E.11 DNP3 Reference Data Map (Sheet 1 of 9)

Object Type	Label	Description	SEL-651R-0/1 Index
01,02	Relay Word	Relay Word bit label	000–799 (651R-0) 000–999 (651R-1)
01,02	Relay Word	SER indices derived from SER trigger settings SER1–SER4	800–999 (651R-0) 1000–1199 (651R-1)
01,02	TLED_01–TLED_16	Relay front-panel targets (01–16), product specific meaning	1600–1615
01,02	RLYDIS	Relay disabled	1616
01,02	STFAIL	Relay diagnostic failure	1617
01,02	STWARN	Relay diagnostic warning	1618
01,02	UNRDEV	An unread relay event is available	1619
01,02	STSET	Settings change or relay restart	1620
01,02	LDPFA	Power factor leading for A-phase	1632
01,02	LDPFB	Power factor leading for B-phase	1633
01,02	LDPFC	Power factor leading for C-phase	1634
01,02	LDPF3	Power factor leading for three-phase	1635

Table E.11 DNP3 Reference Data Map (Sheet 2 of 9)

Object Type	Label	Description	SEL-651R-0/1 Index
01,02	TLED_17-TLED_24	Relay front-panel targets (17–24), product specific meaning	1636–1643
01,02	NUNREV	A more recent unread relay event is available	1644
10,12	RB01–RB16	Remote bits RB01–RB16	00–15
10,12	OC3	Pulse Open Breaker OC3 (Breaker 1, 3-pole)	16
10,12	CC3	Pulse Close Breaker CC3 (Breaker 1, 3-pole)	17
10,12	OCA	Pulse Open Command OCA (Breaker 1, Phase A)	18
10,12	CCA	Pulse Close Command CCA (Breaker 1, Phase A)	19
10,12	OCB	Pulse Open Command OCB (Breaker 1, Phase B)	20
10,12	CCB	Pulse Close Command CCB (Breaker 1, Phase B)	21
10,12	OCC	Pulse Open Command OCC (Breaker 1, Phase C)	22
10,12	CCC	Pulse Close Command CCC (Breaker 1, Phase C)	23
10,12	RB01:RB02, RB03:RB04, RB05:RB06, RB07:RB08, RB09:RB10, RB11:RB12, RB13:RB14, RB15:RB16	Remote bit pairs RB01–RB16	24–31
10,12	OC3:CC3	Open/Close pair OC3 and CC3 (Breaker 1, 3-pole)	32
10,12	OCA:CCA	Open/Close pair OCA and CCA (Breaker 1, Phase A)	33
10,12	OCB:CCB	Open/Close pair OCB and CCA (Breaker 1, Phase B)	34
10,12	OCC:CCC	Open/Close pair OCC and CCC (Breaker 1, Phase C)	35
10,12	DRST_DEM	Reset demands	36
10,12	DRST_PDM	Reset peak demands	37
10,12	DRST_ENE	Reset energies	38
10,12	DRST_BK	Reset breaker monitor	39
10,12	DRST_TAR	Reset front-panel targets	40
10,12	SINGEVE	Single event	41
10,12	DRST_MML	Reset Max/Min	42
10,12	DRST_HIS	Reset history	—
10,12	DRST_HAL	Reset HALARM	—
10,12	DRSTDNPE	Reset DNP Event Registers/Buffers	—
10,12	DRSTMSCT	Reset MACsec counters	—
10,12	RB17–RB32	Remote bits RB17–RB32	44–59
10,12	RB17:RB18, RB19:RB20, RB21:RB22, RB23:RB24, RB25:RB26, RB27:RB28, RB29:RB30, RB31:RB32	Remote bit pairs RB17–RB32	60–67
10,12	NXTEVE	Load event	68
20,22	ACTGRP	Active settings group (Read)	00
20,22	INTTA	Internal breaker trips—Phase A	01
20,22	INTTB	Internal breaker trips—Phase B	02
20,22	INTTC	Internal breaker trips—Phase C	03
20,22	EXTTA	External breaker trips—Phase A	04
20,22	EXTTB	External breaker trips—Phase B	05

Table E.11 DNP3 Reference Data Map (Sheet 3 of 9)

Object Type	Label	Description	SEL-651R-0/1 Index
20,22	EXTTC	External breaker trips—Phase C	06
20,22	FUNRC	Number of unread fault event reports	07
20,22	OPSCTRA	Total number of internal and external trips—Phase A	—
20,22	OPSCTRB	Total number of internal and external trips—Phase B	—
20,22	OPSCTRC	Total number of internal and external trips—Phase C	—
20,22	SC01-SC16	SELOGIC Counters 1–16	11–26
20,22	APHTR, BPHTR, CPHTR, GNDCTR, SEFCTR	Involved phase (A, B, and C) and ground (GND and SEF) counts	—
20,22	VERUNTG	Counter that increments for each Ethernet frame without the MACsec header when the MACsec connection of the relay is not in STRICT mode (see <i>Appendix M: Cybersecurity Features</i> for more information)	—
20,22	VERNOTG	Counter that increments for each Ethernet frame without the MACsec header when the MACsec connection of the relay is in STRICT mode (see <i>Appendix M: Cybersecurity Features</i> for more information)	—
20,22	VERBDTG	Counter that increments when the MACsec Ethernet frame cannot be properly handled.	—
20,22	VERNOSA	Counter that increments for Ethernet frames with a different SA than the active SA on the relay when the MACsec connection of the relay is not in STRICT mode (see <i>Appendix M: Cybersecurity Features</i> for more information)	—
20,22	VERNOSE	Counter that increments for Ethernet frames with a different SA than the active SA on the relay when the MACsec connection of the relay is in STRICT mode (see <i>Appendix M: Cybersecurity Features</i> for more information)	—
30,32,34	IA, IAFA ^a	IA magnitude and angle	00,01
30,32,34	IB, IBFA ^a	IB magnitude and angle	02,03
30,32,34	IC, ICFA ^a	IC magnitude and angle	04,05
30,32,34	IN, INFA ^a	IN magnitude and angle	06,07
30,32,34	IG, IGFA ^a	IG magnitude and angle	34,35
30,32,34	VAY, VAYFA ^b	VAY magnitude (kV) and angle	36,37
30,32,34	VBY, VBYFA ^b	VBY magnitude (kV) and angle	38,39
30,32,34	VCY, VCYFA ^b	VCY magnitude (kV) and angle	40,41
30,32,34	VAZ, VAZFA ^b	VAZ magnitude (kV) and angle	42,43
30,32,34	VBZ, VBZFA ^b	VBZ magnitude (kV) and angle	44,45
30,32,34	VCZ, VCZFA ^b	VCZ magnitude (kV) and angle	46,47
30,32,34	VABY, VABYFA ^b	VABY magnitude (kV) and angle	—
30,32,34	VBCY, VBCYFA ^b	VBCY magnitude (kV) and angle	—
30,32,34	VCAY, VCAYFA ^b	VCAY magnitude (kV) and angle	—
30,32,34	VABZ, VABZFA ^b	VABZ magnitude (kV) and angle	—
30,32,34	VBCZ, VBCZFA ^b	VBCZ magnitude (kV) and angle	—
30,32,34	VCAZ, VCAZFA ^b	VCAZ magnitude (kV) and angle	—
30,32,34	DIFVA ^f	DIFVA magnitude (V)	—
30,32,34	DIFVB ^f	DIFVB magnitude (V)	—

Table E.11 DNP3 Reference Data Map (Sheet 4 of 9)

Object Type	Label	Description	SEL-651R-0/1 Index
30,32,34	DIFVC ^f	DIFVC magnitude (V)	—
30,32,34	3I0, 3I0FA ^a	3I0 magnitude and angle	48,49
30,32,34	I1, I1FA ^a	I1 magnitude and angle	50,51
30,32,34	3I2, 3I2FA ^a	3I2 magnitude and angle	52,53
30,32,34	3V0Y, 3V0YFA ^b	3V0Y magnitude (kV) and angle	72,73
30,32,34	V1Y, V1YFA ^b	V1Y magnitude (kV) and angle	74,75
30,32,34	V2Y, V2YFA ^b	V2Y magnitude (kV) and angle	76,77
30,32,34	3V0Z, 3V0ZFA ^b	3V0Z magnitude (kV) and angle	78,79
30,32,34	V1Z, V1ZFA ^b	V1Z magnitude (kV) and angle	80,81
30,32,34	V2Z, V2ZFA ^b	V2Z magnitude (kV) and angle	82,83
30,32,34	MWA ^c , MWB ^c , MWC ^c , MW3 ^c	MW A-, B-, C- and three-phase	84–87
30,32,34	MVARA ^c , MVARB ^c , MVARC ^c , MVAR3 ^c	MVAR A-, B-, C- and three-phase	88–91
30,32,34	PFA ^d , PFB ^d , PFC ^d , PF3 ^d	Power factor A-, B-, C- and three-phase	92–95
30,32,34	FREQ ^d	Frequency	104
30,32,34	SLIP ^d	Slip	—
30,32,34	TEMP ^e	Relay internal temperature	105
30,32,34	MWHAI ^c , MWHAO ^c	A-phase MWhr in and out	106,107
30,32,34	MWHBI ^c , MWHBO ^c	B-phase MWhr in and out	108,109
30,32,34	MWHCI ^c , MWHCO ^c	C-phase MWhr in and out	110,111
30,32,34	MWH3I ^c , MWH3O ^c	Three-phase MWhr in and out	112,113
30,32,34	MVRHAI ^c , MVRHAO ^c	A-phase MVARhr in and out	114,115
30,32,34	MVRHBI ^c , MVRHBO ^c	B-phase MVARhr in and out	116,117
30,32,34	MVRHCI ^c , MVRHCO ^c	C-phase MVARhr in and out	118,119
30,32,34	MVRH3I ^c , MVRH3O ^c	Three-phase MVARhr in and out	120,121
30,32,34	IADEM ^a , IBDEM ^a , ICDEM ^a , IGDEM ^a , 3I2DEM ^a	Demand IA, IB, IC, IG (IN or 3I0), and 3I2 magnitudes	122–126
30,32,34	INDEM ^a	Demand IN magnitude	127
30,32,34	MWADI ^c , MWBDI ^c , MWCDI ^c , MW3DI ^c	A-, B-, C- and three-phase demand MW in	128–131
30,32,34	MVRADI ^c , MVRBDI ^c , MVRCDI ^c , MVR3DI ^c	A-, B-, C- and three-phase demand MVAR in	132–135
30,32,34	MWADO ^c , MWBDO ^c , MWCDO ^c , MW3DO ^c	A-, B-, C- and three-phase demand MW out	136–139
30,32,34	MVRADO ^c , MVRBDO ^c , MVRCDI ^c , MVR3DO ^c	A-, B-, C- and three-phase demand MVAR out	140–143
30,32,34	IAPK ^a , IBPK ^a , ICPK ^a , IGPK ^a , 3I2PK ^a	Peak demand IA, IB, IC, IG (IN or 3I0), and 3I2 magnitudes	144–148
30,32,34	INPK ^a	Peak demand IN magnitude	149

Table E.11 DNP3 Reference Data Map (Sheet 5 of 9)

Object Type	Label	Description	SEL-651R-0/1 Index
30,32,34	MWAPI ^c , MWBPI ^c , MWCPI ^c , MW3PI ^c	A-, B-, C- and three-phase peak demand MW in	150–153
30,32,34	MVRAPI ^c , MVRBPI ^c , MVRCP ^c , MVR3PI ^c	A-, B-, C- and three-phase peak demand MVAR in	154–157
30,32,34	MWAPO ^c , MBWPO ^c , MWCPO ^c , MW3PO ^c	A-, B-, C- and three-phase peak demand MW out	158–161
30,32,34	MVRAP ^c , MVRBPO ^c , MVRCP ^c , MVR3PO ^c	A-, B-, C- and three-phase peak demand MVAR out	162–165
30,32,34	WEARA ^f , WEARB ^f , WEARC ^f	Breaker contact wear percentage (A, B, C)	166–168
30,32,34	MAXWEAR ^f	Greatest wear of WEARA, WEARB, or WEARC	—
30,32,34	INTTA ^f	Internal breaker trips—Phase A	—
30,32,34	INTTB ^f	Internal breaker trips—Phase B	—
30,32,34	INTTC ^f	Internal breaker trips—Phase C	—
30,32,34	EXTTA ^f	External breaker trips—Phase A	—
30,32,34	EXTTB ^f	External breaker trips—Phase B	—
30,32,34	EXTTC ^f	External breaker trips—Phase C	—
30,32,34	OPSCTRA ^f	Total number of internal and external trips—Phase A	—
30,32,34	OPSCTR ^f	Total number of internal and external trips—Phase B	—
30,32,34	OPSCTR ^f	Total number of internal and external trips—Phase C	—
30,32	FTYPE ^{f,g}	Fault type	176
30,32	FTYPE16 ^{f,g}	Same as FTYPE, but populated to be read as a 16-bit signed value	—
30,32	FTARH ^{f,g}	Fault targets (corresponding to rows 0 and 1 of Relay Word)	177
30,32	FLOC ^{c,g}	Fault location	178
30,32	FFREQ ^{d,g}	Fault frequency	180
30,32	FGRP ^{f,g}	Fault settings group (1–8)	181
30,32	FSHO ^{f,g}	Fault recloser shot counter	182
30,32	FTIMEH ^{f,g} , FTIMEM ^{f,g} , FTIMEL ^{f,g}	Fault time in DNP format (high, middle, and low 16 bits)	184–186
30,32	FTIMEH16 ^{f,g} , FTI-MEM16 ^{f,g} , FTIMEL16 ^{f,g}	Same as FTIMEH, FTIMEM and FTIMEL, but populated to be read as 16-bit signed values	—
30,32	FI ^{a,g}	Maximum fault current in primary amperes	—
30,32	FIA ^{a,g}	Phase A fault current in primary amperes	187
30,32	FIB ^{a,g}	Phase B fault current in primary amperes	188
30,32	FIC ^{a,g}	Phase C fault current in primary amperes	189
30,32	FIG ^{a,g}	Ground fault current in primary amperes	190
30,32	FIQ ^{a,g}	Negative sequence fault current in primary amperes	191
30,32	FTARLO ^{f,g}	Fault targets (lower 16 bits)	192
30,32	FUNR ^{f,g}	Number of unread fault event reports	—
30,32,34	MV01–MV64 ^f	Math Variables 1–64	—
30,32,34	SC01–SC16 ^f	SELOGIC Counters 1–16	—
30,32	LDPFA ^f	Power Factor Leading = 1, A-phase	—
30,32	LDPFB ^f	Power Factor Leading = 1, B-phase	—

Table E.11 DNP3 Reference Data Map (Sheet 6 of 9)

Object Type	Label	Description	SEL-651R-0/1 Index
30,32	LDPFC ^f	Power Factor Leading = 1, C-phase	—
30,32	LDPF3 ^f	Power Factor Leading = 1, three-phase	—
30,32,34	MVAA ^c , MVAB ^c , MVAC ^c , MVA3 ^c	MVA for A-, B-, C- and three-phase	197–200
30,32,34	MVAAD ^c , MVABD ^c , MVACD ^c , MVA3D ^c	MVA Demand for A-, B-, C- and three-phase	201–204
30,32,34	MVAAP ^c , MVABP ^c , MVACP ^c , MVA3P ^c	MVA Peak Demand for A-, B-, C- and three-phase	205–208
30,32,34	IAMIN ^{a,h} , IBMIN ^{a,h} , ICMIN ^{a,h} , INMIN ^{a,h} , IGMIN ^{a,h}	Minimum IA, IB, IC, IN, IG (IN or 3I0) magnitudes	209–213
30,32,34	VAYMIN ^{b,h} , VBYMIN ^{b,h} , VCYMIN ^{b,h} , VAZMIN ^{b,h} , VBZMIN ^{b,h} , VCZMIN ^{b,h}	Minimum VAY, VBY, VCY, VAZ, VBZ, VCZ magnitudes (kV)	214–219
30,32,34	MW3MIN ^{c,h}	Minimum MW three-phase magnitude	223
30,32,34	MVR3MIN ^{c,h}	Minimum MVAR three-phase magnitude	227
30,32,34	MVA3MIN ^{c,h}	Minimum MVA three-phase magnitude	231
30,32,34	IAMAX ^{a,h} , IBMAX ^{a,h} , ICMAX ^{a,h} , INMAX ^{a,h} , IGMAX ^{a,h}	Maximum IA, IB, IC, IN, IG (IN or 3I0) magnitudes	232–236
30,32,34	VAYMAX ^{b,h} , VBYMAX ^{b,h} , VCYMAX ^{b,h} , VAZMAX ^{b,h} , VBZMAX ^{b,h} , VCZMAX ^{b,h}	Maximum VAY, VBY, VCY, VAZ, VBZ, VCZ magnitudes (kV)	237–242
30,32,34	MW3MAX ^{c,h}	Maximum MW three-phase magnitude	246
30,32,34	MVR3MAX ^{c,h}	Maximum MVAR three-phase magnitude	250
30,32,34	MVA3MAX ^{c,h}	Maximum MVA three-phase magnitude	254
30,32,34	IAR ^a , IBR ^a , ICR ^a , INR ^a	RMS IA, IB, IC, IN magnitudes	255–258
30,32,34	VAYR ^b , VBYR ^b , VCYR ^b , VAZR ^b , VBZR ^b , VCZR ^b	RMS VAY, VBY, VCY, VAZ, VBZ, VCZ magnitudes	259–264
30,32,34	MWAR ^c , MWBR ^c , MWCR ^c , MW3RC ^c	RMS MWA, MWB, MWC, MW three-phase magnitudes	265–268
30,32,34	IAHT ^c , IBHT ^c , ICHT ^c , INHT ^c	THD IA, IB, IC, IN (percent)	290–293
30,32,34	VAYHT ^c , VBYHT ^c , VCYHT ^c , VAZHT ^c , VBZHT ^c , VCZHT ^c	THD VAY, VBY, VCY, VAZ, VBZ, VCZ (percent)	294–299
30,32,34	IAH01 ^a	Harmonics IA fundamental	300
30,32,34	IAH02–IAH15 ^c	Harmonics IA 2nd–15th (as percent of fundamental)	301–314
30,32,34	IAH16 ^c	Harmonic IA 16th (as percent of fundamental)	—
30,32,34	IBH01 ^a	Harmonics IB fundamental	315
30,32,34	IBH02–IBH15 ^c	Harmonics IB 2nd–15th (as percent of fundamental)	316–329
30,32,34	IBH16 ^c	Harmonic IB 16th (as percent of fundamental)	—
30,32,34	ICH01 ^a	Harmonics IC fundamental	330
30,32,34	ICH02–ICH15 ^c	Harmonics IC 2nd–15th (as percent of fundamental)	331–344
30,32,34	ICH16 ^c	Harmonic IC 16th (as percent of fundamental)	—
30,32,34	INH01 ^a	Harmonics IN fundamental	345

Table E.11 DNP3 Reference Data Map (Sheet 7 of 9)

Object Type	Label	Description	SEL-651R-0/1 Index
30,32,34	INH02–INH15 ^c	Harmonics IN 2nd–15th (as percent of fundamental)	346–359
30,32,34	INH16 ^c	Harmonic IN 16th (as percent of fundamental)	—
30,32,34	VAYH01 ^b	Harmonics VAY fundamental (kV)	390
30,32,34	VAYH02–VAYH15 ^c	Harmonics VAY 2nd–15th (as percent of fundamental)	391–404
30,32,34	VAYH16 ^c	Harmonics VAY 16th (as percent of fundamental)	—
30,32,34	VBYH01 ^b	Harmonics VBY fundamental (kV)	405
30,32,34	VBYH02–VBYH15 ^c	Harmonics VBY 2nd–15th (as percent of fundamental)	406–419
30,32,34	VBYH16 ^c	Harmonic VBY 16th (as percent of fundamental)	—
30,32,34	VCYH01 ^b	Harmonics VCY fundamental (kV)	420
30,32,34	VCYH02–VCYH15 ^c	Harmonics VCY 2nd–15th (as percent of fundamental)	421–434
30,32,34	VCYH16 ^c	Harmonic VCY 16th (as percent of fundamental)	—
30,32,34	VAZH01 ^b	Harmonics VAZ fundamental (kV)	435
30,32,34	VAZH02–VAZH15 ^c	Harmonics VAZ 2nd–15th (as percent of fundamental)	436–449
30,32,34	VAZH16 ^c	Harmonic VAZ 16th (as percent of fundamental)	—
30,32,34	VBZH01 ^b	Harmonics VBZ fundamental (kV)	450
30,32,34	VBZH02–VBZH15 ^c	Harmonics VBZ 2nd–15th (as percent of fundamental)	451–464
30,32,34	VBZH16 ^c	Harmonic VBZ 16th (as percent of fundamental)	—
30,32,34	VCZH01 ^b	Harmonics VCZ fundamental (kV)	465
30,32,34	VCZH02–VCZH15 ^c	Harmonics VCZ 2nd–15th (as percent of fundamental)	466–479
30,32,34	VCZH16 ^c	Harmonic VCZ 16th (as percent of fundamental)	—
30,32,34	51PJP ^a	51PJP setting in secondary units	480
30,32,34	51PKP ^a	51PKP setting in secondary units	481
30,32,34	51N1JP ^a	51N1JP setting in secondary units	—
30,32,34	51N1KP ^a	51N1KP setting in secondary units	—
30,32,34	51N2JP ^a	51N2JP setting in secondary units	—
30,32,34	51N2KP ^a	51N2KP setting in secondary units	—
30,32,34	51G1JP ^a	51G1JP setting in secondary units	482
30,32,34	51G1KP ^a	51G1KP setting in secondary units	483
30,32,34	51G2JP ^a	51G2JP setting in secondary units	484
30,32,34	51G2KP ^a	51G2KP setting in secondary units	485
30,32,34	51QJP ^a	51QJP setting in secondary units	486
30,32,34	51QKP ^a	51QKP setting in secondary units	487
30,32,34	51AJP ^a	51AJP setting in secondary units	488
30,32,34	51AKP ^a	51AKP setting in secondary units	489
30,32,34	51BJP ^a	51BJP setting in secondary units	490
30,32,34	51BKP ^a	51BKP setting in secondary units	491
30,32,34	51CJP ^a	51CJP setting in secondary units	492
30,32,34	51CKP ^a	51CKP setting in secondary units	493
30,32,34	51PJP_P ^a	51PJP setting in primary units	—
30,32,34	51PKP_P ^a	51PKP setting in primary units	—

Table E.11 DNP3 Reference Data Map (Sheet 8 of 9)

Object Type	Label	Description	SEL-651R-0/1 Index
30,32,34	51N1JP_P ^a	51N1JP setting in primary units	—
30,32,34	51N1KP_P ^a	51N1KP setting in primary units	—
30,32,34	51N2JP_P ^a	51N2JP setting in primary units	—
30,32,34	51N2KP_P ^a	51N2KP setting in primary units	—
30,32,34	51G1JP_P ^a	51G1JP setting in primary units	—
30,32,34	51G1KP_P ^a	51G1KP setting in primary units	—
30,32,34	51G2JP_P ^a	51G2JP setting in primary units	—
30,32,34	51G2KP_P ^a	51G2KP setting in primary units	—
30,32,34	51QJP_P ^a	51QJP setting in primary units	—
30,32,34	51QKP_P ^a	51QKP setting in primary units	—
30,32,34	51AJP_P ^a	51AJP setting in primary units	—
30,32,34	51AKP_P ^a	51AKP setting in primary units	—
30,32,34	51BJP_P ^a	51BJP setting in primary units	—
30,32,34	51BKP_P ^a	51BKP setting in primary units	—
30,32,34	51CJP_P ^a	51CJP setting in primary units	—
30,32,34	51CKP_P ^a	51CKP setting in primary units	—
30,32,34	P5V_PS ^c	+5 Volt power supply	494
30,32,34	P5V_REG ^c	+5 Volt Regulated power supply	495
30,32,34	P15V_PS ^c	+15 Volt power supply	499
30,32,34	N15V_PS ^c	-15 Volt power supply	500
30,32,34	P12V_TC ^c	+12 Volt Trip/close capacitors control supply	—
30,32,34	P5VA_PS ^c	+5 Volt analog power supply	—
30,32,34	N5VA_PS ^c	-5 Volt analog power supply	—
30,32,34	TBAT ^c	Battery temperature in degrees C	505
30,32,34	CMODE ^c	Battery charger mode (see <i>Table 8.11</i>)	506
30,32,34	VBAT ^c	Battery voltage in Volts dc	507
30,32,34	IBAT ^c	Battery current in amperes dc	508
30,32,34	INPBV ^c	Input power bus voltage	510
30,32,34	12VAUX ^c	12 V AUX power	511
30,32,34	TCCAPV ^c	Trip/close cap voltage (TCCAPV)	512
30,32,34	BKTYP	Breaker type, follows BKTYP Global setting	—
30,32,34	INTIA ^a , INTIB ^a , INTIC ^a	Internal trip accumulated current IA, IB, IC	516–518
30,32,34	EXTIA ^a , EXTIB ^a , EXTC ^a	External trip accumulated current IA, IB, IC	519–521
30,32,34	APHTRF ^f , BPHTRF ^f , CPHTRF ^f , GNDCTR ^f , SEFCTR ^f	Involved phase (A, B, and C) and ground (GND and SEF) counts	522–525
30	FWREV	Relay firmware revision number	526
30	FWVNUM	Relay firmware version number	—
30	REPADR	DNP master address	527
30	SNUMBL	Lowest 4 digits of the relay serial number	528

Table E.11 DNP3 Reference Data Map (Sheet 9 of 9)

Object Type	Label	Description	SEL-651R-0/1 Index
30	SNUMBM	Middle 4 digits of the relay serial number	529
30	SNUMBH	Highest 4 digits of the relay serial number	530
30	DNPADR	DNP Slave Address of the relay	531
40,41	ACTGRP	Active settings group (Write)	00
50		Time and date	
60		Class data	
80		Internal indications	
112		Virtual terminal output block	
113		Virtual terminal event data	

^a Default current scaling DECPLA on magnitudes and angles multiplied by 100. Dead band ANADBA on magnitudes and ANADBm on angles.

^b Default voltage scaling DECPLV on magnitudes and angles multiplied by 100. Dead band ANADBv on magnitudes and ANADBm on angles.

^c Default miscellaneous scaling DECPLM and dead band ANADBm.

^d Default scaling = 100 and dead band ANADBm.

^e Default scaling = 100 and dead band = 1.

^f Default scaling = 1 and dead band ANADBm.

^g ANADBA, ANADBv, and ANADBm are not applicable to fault Analog Inputs. See Relay Event Data on page E.22 for a detailed description of the labels.

^h Minimum values that have been reset report the largest positive value possible. Maximum values that have been reset report the largest negative value possible.

Fault summary information (fault type, targets, location, frequency, settings group, and recloser shot counter) are available through Object 30. Depending upon setting RPEVTYP, any new trip event (TRIPA, TRIPB, TRIPC, or TRIP3P, when RPEVTYP := TRIP) or any new event (rising edge of TRIPx Relay Word bits, rising edge of SELOGIC control equation setting ER, TRI command, pulsing an output when RPEVTYP := ALL) is latched into these event registers. The event registers will be locked (they will not update) for time EVELOCK. If the relay is in single-event mode and global setting EVECLEAR := Y, the event registers are cleared by an assertion of the TRGTR Relay Word bit.

Object 30, Fault Type, is a 16-bit composite value, where the upper byte value indicates an event cause as shown in *Table E.12* and the lower byte indicates a fault type as shown in *Table E.13*. The upper and lower byte will be the sum of the applicable event cause and fault types. For example, a Fault Type of 3079 decimal would translate to 0C07 hex, and indicate a Trip and an ER element Event Cause ($4 + 8 = 12$ or 0C hex) on A Phase, B Phase and C Phase ($1 + 2 + 4 = 07$). If input FTTYPE is 0, fault information has not yet been read and the fault analog inputs do not contain valid event data.

Table E.12 Object 30, Fault Type Upper Byte—Event Cause

Byte Value	Description
1	Trigger command
2	Pulse command
4	Trip element
8	Event report element

Table E.13 Object 30, Fault Type Lower Byte—Fault Type

Byte Value	Description
0	Indeterminate
1	A-phase
2	B-phase
4	C-phase
8	Ground

In some instances, the values in the FTIMEx registers and FTYPE register may contain a value greater than 32767, which can be read correctly using Object 30 variation 1 or 3 (32-bit value). However, some DNP masters cannot read a 32-bit value, so the 16-bit variations (2 and 4) clamp the value and variation 2 reports an over range flag. FTYPE16, FTIMEH16, FTIMEM16, and FTIMEL16 contain a 16-bit signed value that can be read using variation 2 or 4. The FIMEx16 and FTYPE16 registers contain the FTIMEx or FTYPE value minus 65536 if the value is greater than 32767. The value is reported as a negative number without an over range flag.

Event Data

DNP event data objects contain change-of-state and time-stamp information that the SEL-651R-2 collects and stores in a buffer. You can configure the SEL-651R-2 to either report the data without a polling request from the master (unsolicited data) or hold the data until the master requests the information with an event poll message.

With the event class settings ECLASSB n , ECLASSC n , and ECLASSA n , you can set the event class for binary, counter, and analog inputs for Ethernet port session n (the suffix n is not present for serial port event class settings). ECLASSV sets the event class for virtual terminal in serial sessions only. You can use the classes as a simple priority system for collecting event data. The relay does not treat data of different classes differently with respect to message scanning, but the relay does allow the master to perform independent class polls.

NOTE: Most RTUs that act as substation DNP masters perform an event poll that collects event data of all classes simultaneously. Confirm that the polling configuration of your master allows independent polling for each class before implementing separate classes in the SEL-651R-2.

For event data collection you must also consider and enter appropriate settings for dead band and scaling operation on analog points shown in *Table E.11*. You can either set and use default dead band and scaling according to data type or use a custom data map to select dead bands on a point-by-point basis. See *Configurable Data Mapping on page E.14* for a discussion of how to set scaling and dead band operation on a point-by-point basis.

Dead bands for analog inputs can be modified at run-time by writing to Object 34. Dead band changes via Object 34 are stored in volatile memory. Make sure to reissue the Object 34 dead band changes you want to retain after a change to DNP port settings, after issuing an **STA C** command, or after a relay power cycle.

The settings ANADBA n , ANADB Vn , and ANADBM n control default dead band operation for the specified data type.

The relay uses the NUMcEVE n and AGEcEVE n settings to decide when to send unsolicited data to the master. The relay sends an unsolicited report when the total number of class c (where c is 1, 2, or 3) events accumulated in the event buffer for master n reaches NUMcEVE n (where n is 1–6). The relay also sends an unsolicited report if the age of the oldest class c event in the master n buffer exceeds AGEcEVE n . The SEL-651R-2 has the buffer capacities listed in *Table E.14*. If event limits are exceeded, then some event data will be lost.

Table E.14 SEL-651R-2 Event Data Buffer Limits

Event Data Type	Maximum Number of Events
Binary Inputs (object 2)	1024
Counter (object 22)	16
Analog Inputs (object 32)	200
Virtual Terminal (object 113)	5

Reading Relay Events

The SEL-651R-2 provides protective relay event history information in one of two modes: single-event or multiple-event mode. The port setting EVEMODE determines which mode each DNP session will start up in after a relay cold start, DNP port settings change, DNP map change or SER settings change. The default setting for EVEMODE is SINGLE. The reporting method can also be changed by asserting a binary output control point. The relay changes to multiple-event mode on a per-session basis if the NXTEVE control point is pulsed. The relay changes to single-event mode on a per-session basis if the SINGEVE control point is pulsed. Multiple-event mode supports first-in, first-out (FIFO) and last-in, first-out (LIFO) data access. A relay power cycle, a DNP port settings change, a DNP map change, or a SER settings change returns the reporting method to the mode specified by EVEMODE.

EVECLEAR := Y OR N

Factory-default global setting
EVECLEAR := Y allows the assertion of Relay Word bit TRGTR or the assertion of SELogic control equation RSTTRGT to clear the DNP event registers, while in the single-event mode. This was the default operation mode before setting EVECLEAR became available.

Port setting RPEVTYP determines the types of event reports reported in the DNP event summary data. When RPEVTYP := TRIP, only TRIP events are reported in the DNP event summary data. When RPEVTYP := ALL, all events are reported in the DNP event summary data. Single-Event mode provides the most recent RPEVTYP type event to the event summary area. In single-event mode, any new RPEVTYP type event causes event data to be latched into the event registers and made available in the DNP event summary data. The relay shall ignore any subsequent events for EVELOCK (port setting) time. If the relay is in single-event mode and global setting EVECLEAR := Y, the event registers will be cleared by an assertion of the TRGTR Relay Word bit. The relay element EVELOCK is set when an event is triggered and reset when EVELOCK time expires.

Multiple-event mode shall be initiated if the NXTEVE control point is pulsed or after a relay cold start, DNP port settings change, DNP map change, or SER settings change when EVEMODE := MULTI. In multiple-event mode, an event is loaded into the event registers when a control point is pulsed. The order that events are loaded depends on the binary output point controlled—Load-Event LIFO Mode or Load-Event FIFO Mode. The user cannot traverse event summaries forward, then backwards. When switching from multi-event mode to single-event mode by operating SINGEVE, the event registers are set to zero, but the event buffer is not reset. For example, if the relay is in single-event mode, three events occur, and the relay is switched to multiple-event mode by latching on NXTEVE, a read of the analog event registers will show data for the oldest event and FUNR will be equal to 2. If the relay is switched to single-event mode by operating SINGEVE, a read of the analog event registers will show that they are all zero but the event buffer will still contain two unread events. This can be seen by latching on NXTEVE to switch back to multiple-event mode. Once in multiple-event mode, a read of the analog event registers will show data for the oldest event and FUNR will be equal to 1, indicating that there is still one unread event in the event buffer. Note that the switching between modes is not normal behavior for a DNP master and is only discussed here to illustrate the event buffer functionality when switching modes.

To use multiple-event FIFO mode, the master should monitor the UNRDEV binary input point (Unread Event Available, *Table E.11*), which will be asserted when there is an unread relay event summary. To read the oldest relay event summary, the master should latch on the NXTEVE binary output point (Load-Event FIFO Mode, see *Table E.8*). This will load the relay event summary analogs (fault type, location, current, frequency, settings group, shot country, and time, *Table E.11*) with information from the oldest relay event summary, discarding the values from the previous load.

After reading the analogs, the master should again check the UNRDEV binary input point, which will be asserted if another unread relay event summary is available. The master should continue to be asserted if another unread relay event summary is available. The master should continue this monitor-latch-on-read events process until the UNRDEV binary input point deasserts. If the master attempts to load values by latching on the NXTEVE binary output point with the UNRDEV binary input point deasserted, the relay event summary analogs will be filled with zeroes. With the FIFO method, the relay event summaries will always be collected in chronological order.

Similarly, to use multiple-event LIFO mode, the master should also monitor the UNRDEV binary input point (Unread Event Available), which will be asserted when there is an unread relay summary. To read the newest relay event summary, the master should latch off the NXTEVE binary output point (Load-Event LIFO Mode, see *Table E.8*). This will load the relay event summary analogs with information from the newest relay event summary, discarding the values from the previous load. After reading the events, the master should check the UNRDEV binary input points and latch off the NXTEVE binary output point, if it is asserted, to read the next newest event. The master should continue this process until the UNRDEV binary input point deasserts. If the master attempts to load values by latching off the NXTEVE binary output point with the UNRDEV binary input point deasserted, the relay event summary analogs will be filled with zeroes. Note that events will be in chronological order if no new events have occurred, the most recent event will always be in the event registers if the load-event control point is latched after an event, and events will always be out of order if new events occur before all of the previous events have been read.

SELOGIC control equation RSTDNPE is used to clear the DNP event registers and the DNP event buffer for both single-event mode and multiple-event mode for all DNP sessions. When RSTDNPE is evaluated to one, the DNP event registers are set to zero and the DNP event buffer is cleared. The DNP binary output DRSTDNPE is similar in function to RSTDNPE, and can also be used to clear the DNP event registers and the DNP event buffer when the relay is in single-event mode or multiple-event mode on a per-session basis. If the relay is in single-event mode and global setting EVECLEAR := Y, an assertion of SELOGIC control equation RSTTRGT clears the DNP event data.

Default Data Map

Table E.15 shows the SEL-651R-2 default data map. The default map is a subset of the reference map to reduce the response time. Use the custom DNP3 mapping functions to create the map required for your application.

Table E.15 SEL-651R-2 DNP3 Default Data Map (Sheet 1 of 3)

DNP3 Setting	Object	Point Label	Index
BI_000	01,02	TRIPLED	006
BI_001	01,02	EN	007
BI_002-BI_025	01,02	TLED_01-TLED_24	008-031

NOTE: Dead band changes via Object 34 are stored in volatile memory. Make sure to reissue the Object 34 dead bands after a warm (**HIS C**) or cold start (power cycle).

Table E.15 SEL-651R-2 DNP3 Default Data Map (Sheet 2 of 3)

DNP3 Setting	Object	Point Label	Index
BI_026	01,02	52A3P	148
BI_027	01,02	52AC	149
BI_028	01,02	52AB	150
BI_029	01,02	52AA	151
BI_030–BI_041	01,02	PB01_LED–PB12_LED	288–293, 296–301
BI_042	01,02	BTFAIL	305
BI_043	01,02	DISCHG	307
BI_044	01,02	CHRGG	308
BI_045	01,02	PWR_SRC1	311
BI_046	01,02	TCCAP	318
BI_047–BI_054	01,02	LT08–LT01	344–351
BI_055–BI_062	01,02	LT16–LT09	352–359
BI_063–BI_070	01,02	LT24–LT17	360–367
BI_071–BI_078	01,02	LT32–LT25	368–375
BI_079	01,02	SALARM	639
BI_080	01,02	HALARM	638
BI_081	01,02	RLYDIS	1616
BI_082	01,02	STFAIL	1617
BI_083	01,02	STWARN	1618
BI_084–BI_199	01,02	NA	
BO_000–BO_015	10,12	RB01–RB16	00–15
BO_016	10,12	DRST_DEM	36
BO_017	10,12	DRST_PDM	37
BO_018	10,12	DRST_ENE	38
BO_019	10,12	DRST_BK	39
BO_020	10,12	DRST_TAR	40
BO_021–070	10,12	NA	
AI_000	30,32,34	IA	00
AI_001	30,32,34	IB	02
AI_002	30,32,34	IC	04
AI_003	30,32,34	IN	06
AI_004	30,32,34	IG	34
AI_005	30,32,34	VAY	36
AI_006	30,32,34	VBY	38
AI_007	30,32,34	VCY	40
AI_008	30,32,34	VAZ	42
AI_009	30,32,34	VBZ	44
AI_010	30,32,34	VCZ	46
AI_011	30,32,34	MW3	87
AI_012	30,32,34	MVAR3	91
AI_013	30,32,34	PF3	95

Table E.15 SEL-651R-2 DNP3 Default Data Map (Sheet 3 of 3)

DNP3 Setting	Object	Point Label	Index
AI_014	30,32,34	FREQ	104
AI_015	30,32,34	TEMP	105
AI_016	30,32,34	MWH3I	112
AI_017	30,32,34	MWH3O	113
AI_018	30,32,34	MVRH3I	120
AI_019	30,32,34	MVRH3O	121
AI_020	30,32,34	WEARA	166
AI_021	30,32,34	WEARB	167
AI_022	30,32,34	WEARC	168
AI_023–AI_199	30,32,34	NA	
AO_000	40,41	ACTGRP	00
AO_001–AI_007	40,41	NA	
CO_000	20,22	ACTGRP	00
CO_001	20,22	INTTA	01
CO_002	20,22	INTTB	02
CO_003	20,22	INTTC	03
CO_004	20,22	EXTTA	04
CO_005	20,22	EXTTB	05
CO_006	20,22	EXTTC	06
CO_007–CO_015	20,22	NA	

This page intentionally left blank

Appendix F

Relay Word Bits

Relay Word bits show the status of functions within the relay. The bits are available via communications protocols and the front panel.

Any Relay Word bit can be used in SELOGIC control equations (see *Section 7: SELOGIC Control Equation Programming*) and the Sequential Events Recorder (SER) trigger list settings (see *Section 12: Analyzing Events*).

Use *Table F.1* for an overview of what bits are available and their row number. You can display the bits with either the row number (**TAR row_number**) or the bit name (**TAR bit_name**).

Table F.2 provides an alphabetical listing of the Relay Word bits that includes a description of each bit.

Table F.1 and *Table F.2* include cross-reference information for most Relay Word bits. *Table F.3* describes Relay Word bits that are not described elsewhere in the manual.

Table F.1 Relay Word Bit Mapping (Sheet 1 of 6)

Row	Relay Word Bits ^a								
Enable and Target Bits (see Section 5 and Section 11)									
0	EN	TRIPLED	*	*	*	*	*	*	*
1	TLED_08	TLED_07	TLED_06	TLED_05	TLED_04	TLED_03	TLED_02	TLED_01	
2	TLED_16	TLED_15	TLED_14	TLED_13	TLED_12	TLED_11	TLED_10	TLED_09	
3	TLED_24	TLED_23	TLED_22	TLED_21	TLED_20	TLED_19	TLED_18	TLED_17	
Instantaneous Overcurrent Elements (see Section 4)									
4	50A1	50B1	50C1	50P1	50A2	50B2	50C2	50P2	
5	50A3	50B3	50C3	50P3	50A4	50B4	50C4	50P4	
6	50G1	50G2	50G3	50G4	50Q1	50Q2	50Q3	50Q4	
7	50N1	50N2	50N3	50N4	50A	50B	50C	50P32	
8	50P5	50P6	50G5	50G6	50Q5	50Q6	50N5	50N6	
9	50LA	50LB	50LC	50L	50GF	50GR	50QF	50QR	
Inverse-Time and Definite-Time Overcurrent Elements (see Section 4)									
10	51AS	51AR	51A	51AT	51BS	51BR	51B	51BT	
11	51CS	51CR	51C	51CT	51PS	51PR	51P	51PT	
12	51G1S	51G1R	51G1	51G1T	51G2S	51G2R	51G2	51G2T	
13	51QS	51QR	51Q	51QT	51N1S	51N1R	51N1	51N1T	
14	50A1T	50B1T	50C1T	50P1T	50A2T	50B2T	50C2T	50P2T	
15	50A3T	50B3T	50C3T	50P3T	50A4T	50B4T	50C4T	50P4T	
16	50G1T	50G2T	50G3T	50G4T	50Q1T	50Q2T	50Q3T	50Q4T	
17	50N1T	50N2T	50N3T	50N4T	51N2S	51N2R	51N2	51N2T	

Table F.1 Relay Word Bit Mapping (Sheet 2 of 6)

Row	Relay Word Bits ^a								
Breaker Status, Loss-of-Potential, Ground Switch, Fault Identification, and Load Encroachment (see Section 4 and Section 5)									
18	52AA	52AB	52AC	52A3P	SPOA	SPOB	SPOC	SPO	
19	V1GOOD	LOP	VPOLV	GNDSW	DD	SPE	SW1	3PO	
20	FSA	FSB	FSC	*	PHASE_A	PHASE_B	PHASE_C	*	
21	ZLOUT	ZLIN	ZLOAD	*	FAULT	*	*	FLT_ALM	
Voltage Elements (see Section 4)									
22	27YA1	27YB1	27YC1	27YA2	27YB2	27YC2	59YA1	59YB1	
23	59YC1	59YA2	59YB2	59YC2	27YAB1	27YBC1	27YCA1	59YAB1	
24	59YBC1	59YCA1	59YN1	59YN2	59YQ1	59YV1	3P27Y	3P59Y	
25	27YA3	27YB3	27YC3	59YA3	59YB3	59YC3	59YL1	VSELY	
26	27ZA1	27ZB1	27ZC1	27ZA2	27ZB2	27ZC2	59ZA1	59ZB1	
27	59ZC1	59ZA2	59ZB2	59ZC2	27ZAB1	27ZBC1	27ZCA1	59ZAB1	
28	59ZBC1	59ZCA1	59ZN1	59ZN2	59ZQ1	59ZV1	3P27Z	3P59Z	
29	27ZA3	27ZB3	27ZC3	59ZA3	59ZB3	59ZC3	59ZL1	VSELZ	
Synchronism-Check Elements (see Section 4)									
30	SF	25A1	25A2	SFAST	SSLOW	25C	59VS	59VP	
Frequency and Fast Rate-of-Change-of-Frequency Elements (see Section 4) and FREQOK Relay Word bit (see Analog Scaling and Frequency Indicators on page F.22)									
31	81D1	81D2	81D3	81D4	81D5	81D6	FREQOK	81RFP	
32	81D1T	81D2T	81D3T	81D4T	81D5T	81D6T	27B81	81RFT	
Digital Inputs (see Section 7)									
33	*	IN107 ^b	IN106 ^b	IN105 ^b	IN104 ^b	IN103 ^b	IN102 ^b	IN101 ^b	
34	*	*	IN206	IN205	IN204	IN203	IN202	IN201	
Vector Shift and Rate-of-Change-of-Frequency Elements (see Section 4)									
35	*	*	78VSO	81R4T	81R3T	81R2T	81R1T	81RT	
Pushbutton LEDs (see Section 7 and Section 11)									
36	*	*	PB06_LED	PB05_LED	PB04_LED	PB03_LED	PB02_LED	PB01_LED	
37	*	*	PB12_LED	PB11_LED	PB10_LED	PB09_LED	PB08_LED	PB07_LED	
Power Supply, Battery Charger, and Recloser Interface (see Section 2, Section 7, and Section 8)									
38	PWR_SRC1	*	DISTST	CHRGG	DISCHG	DTFAIL	BTFAIL	TOSLP	
39	*	TCCAP	XS_TRIP1	XS_TRIP2	XS_TRIP3	XS_CLOS1	XS_CLOS2	XS_CLOS3	
Local and Breaker Operate Bits (see Section 5, Section 6, and Section 11)									
40	LB01	LB02	LB03	LB04	LB05	LB06	LB07	LB08	
41	LB09	LB10	LB11	LB12	LB13	LB14	LB15	LB16	
42	CCA	CCB	CCC	CC3	OCA	OCB	OCC	OC3	
SOTF and Tripping Elements (see Section 5)									
43	SOTFE	SOTFT	TRGTR	*	TRIPA	TRIPB	TRIPC	TRIP3P	

Table F.1 Relay Word Bit Mapping (Sheet 3 of 6)

Row	Relay Word Bits ^a							
Latch Bits (see Section 7)								
44	LT01	LT02	LT03	LT04	LT05	LT06	LT07	LT08
45	LT09	LT10	LT11	LT12	LT13	LT14	LT15	LT16
46	LT17	LT18	LT19	LT20	LT21	LT22	LT23	LT24
47	LT25	LT26	LT27	LT28	LT29	LT30	LT31	LT32
SELogic Variables/Timers (see Section 7)								
48	SV01	SV02	SV03	SV04	SV01T	SV02T	SV03T	SV04T
49	SV05	SV06	SV07	SV08	SV05T	SV06T	SV07T	SV08T
50	SV09	SV10	SV11	SV12	SV09T	SV10T	SV11T	SV12T
51	SV13	SV14	SV15	SV16	SV13T	SV14T	SV15T	SV16T
52	SV17	SV18	SV19	SV20	SV17T	SV18T	SV19T	SV20T
53	SV21	SV22	SV23	SV24	SV21T	SV22T	SV23T	SV24T
54	SV25	SV26	SV27	SV28	SV25T	SV26T	SV27T	SV28T
55	SV29	SV30	SV31	SV32	SV29T	SV30T	SV31T	SV32T
56	SV33	SV34	SV35	SV36	SV33T	SV34T	SV35T	SV36T
57	SV37	SV38	SV39	SV40	SV37T	SV38T	SV39T	SV40T
58	SV41	SV42	SV43	SV44	SV41T	SV42T	SV43T	SV44T
59	SV45	SV46	SV47	SV48	SV45T	SV46T	SV47T	SV48T
SELogic Counters (see Section 7)								
60	SC01QU	SC02QU	SC03QU	SC04QU	SC05QU	SC06QU	SC07QU	SC08QU
61	SC01QD	SC02QD	SC03QD	SC04QD	SC05QD	SC06QD	SC07QD	SC08QD
62	SC09QU	SC10QU	SC11QU	SC12QU	SC13QU	SC14QU	SC15QU	SC16QU
63	SC09QD	SC10QD	SC11QD	SC12QD	SC13QD	SC14QD	SC15QD	SC16QD
Reclosing Relays (see Section 6)								
64	79RS3P	79CY3P	79LO3P	SH03P	SH13P	SH23P	SH33P	SH43P
65	79RSA	79CYA	79LOA	SH0A	SH1A	SH2A	SH3A	SH4A
66	79RSB	79CYB	79LOB	SH0B	SH1B	SH2B	SH3B	SH4B
67	79RSC	79CYC	79LOC	SH0C	SH1C	SH2C	SH3C	SH4C
68	CLOSEA	CLOSEB	CLOSEC	CLOSE3P	CFA	CFB	CFC	CF3P
69	RCSFA	RCSFB	RCSFC	RCSF3P	OPTMNA	OPTMNB	OPTMNC	OPTMN3P
70	RSTMNA	RSTMNB	RSTMNC	RSTMN3P	ULCLA	ULCLB	ULCLC	ULCL3P
Directional Control (see Section 4)								
71	32QE	32QGE	32VE	*	F32Q	R32Q	F32QG	R32QG
72	F32V	R32V	F32P	R32P	*	*	*	*
73	32QF	32QR	32GF	32GR	32PF	32PR	*	*
Breaker Monitor, Demand Elements (see Section 8)								
74	BCWA	BCWB	BCWC	BCW	PDEM	NDEM	GDEM	QDEM

Table F.1 Relay Word Bit Mapping (Sheet 4 of 6)

Row	Relay Word Bits ^a								
Digital Outputs (see Section 7)									
75	OUT108 ^b	OUT107 ^b	OUT106 ^b	OUT105 ^b	OUT104 ^b	OUT103 ^b	OUT102 ^b	OUT101 ^b	
76	OUT202	OUT201	RCCL3X	RCTR3X	RCCL2X	RCTR2X	RCCL1X	RCTR1X	
77	*	*	*	*	*	*	*	*	
Settings Group Bits									
78	SG1	SG2	SG3	SG4	SG5	SG6	SG7	SG8	
Analog Scaling and IRIG-B Status (see Analog Scaling and Frequency Indicators on page F.22 and Appendix L)									
79	*	*	*	IRIGOK	INMET	ICMET	IBMET	IAMET	
MIRRORED BITS (see Appendix D)									
80	RMB8A	RMB7A	RMB6A	RMB5A	RMB4A	RMB3A	RMB2A	RMB1A	
81	TMB8A	TMB7A	TMB6A	TMB5A	TMB4A	TMB3A	TMB2A	TMB1A	
82	RMB8B	RMB7B	RMB6B	RMB5B	RMB4B	RMB3B	RMB2B	RMB1B	
83	TMB8B	TMB7B	TMB6B	TMB5B	TMB4B	TMB3B	TMB2B	TMB1B	
84	LBOKA	CBADA	RBADA	ROKA	LBOKB	CBADB	RBADB	ROKB	
Voltage Sag/Swell/Interruption Elements and TESTDB Indication (see Section 4 and Section 10)									
85	SAGA	SAGB	SAGC	SAG3P	SWA	SWB	SWC	SW3P	
86	*	*	*	*	*	*	*	*	
87	INTA	INTB	INTC	INT3P	*	*	*	*	TESTDB
Power Elements (see Section 4)									
88	*	*	*	3PWR1	*	*	*	*	3PWR2
89	*	*	*	3PWR3	*	*	*	*	3PWR4
Operator Controls (see Section 11)									
90	*	*	PB06	PB05	PB04	PB03	PB02	PB01	
91	*	*	PB06_PUL	PB05_PUL	PB04_PUL	PB03_PUL	PB02_PUL	PB01_PUL	
92	*	*	PB12	PB11	PB10	PB09	PB08	PB07	
93	*	*	PB12_PUL	PB11_PUL	PB10_PUL	PB09_PUL	PB08_PUL	PB07_PUL	
Remote Bits (see Section 10 and Appendix C)									
94	RB01	RB02	RB03	RB04	RB05	RB06	RB07	RB08	
95	RB09	RB10	RB11	RB12	RB13	RB14	RB15	RB16	
96	RB17	RB18	RB19	RB20	RB21	RB22	RB23	RB24	
97	RB25	RB26	RB27	RB28	RB29	RB30	RB31	RB32	
Target Reset Control (see Section 5 and Appendix E), Metering Reset Control (see Section 8), and Alarm Reset Control (see Section 9 and Section 13)									
98	RSTTRGT	RST_MML	RST_ENE	RST_HIS	RST_BK	RST_PDM	RST DEM	RST HAL	
Ethernet Status (see Section 10)									
99	LINK5 ^c	LINK5A ^d	LINK5B ^d	LNKFAIL	P5ASEL ^d	P5BSEL ^d	TSNTPP	TSNTPB	
SELogic Variables/Timers (see Section 7)									
100	SV49	SV50	SV51	SV52	SV49T	SV50T	SV51T	SV52T	
101	SV53	SV54	SV55	SV56	SV53T	SV54T	SV55T	SV56T	

Table F.1 Relay Word Bit Mapping (Sheet 5 of 6)

Row	Relay Word Bits ^a							
102	SV57	SV58	SV59	SV60	SV57T	SV58T	SV59T	SV60T
103	SV61	SV62	SV63	SV64	SV61T	SV62T	SV63T	SV64T
IRIG Time Quality Information, Phasor Measurement Status and Trigger Status (see Appendix J)								
104	DST	DSTP	LPSEC	LPSECP	TQUAL4	TQUAL3	TQUAL2	TQUAL1
105	TSOK	TIRIG	PMDOK	PMTRIG	TREA4	TREA3	TREA2	TREA1
Diagnostic and Alarm Bits (see Section 9, Section 10, Section 13, and Appendix M)								
106	SALARM	ACCESS	PASSDIS	*	HALARMA	HALARMP	HALARML	HALARM
107	*	*	PASNVAL	ACCESSP	GRPSW	SETCHG	CHGPASS	BADPASS
Virtual Bits (see Appendix L)								
108 ^e	VB001	VB002	VB003	VB004	VB005	VB006	VB007	VB008
109 ^e	VB009	VB010	VB011	VB012	VB013	VB014	VB015	VB016
110 ^e	VB017	VB018	VB019	VB020	VB021	VB022	VB023	VB024
111 ^e	VB025	VB026	VB027	VB028	VB029	VB030	VB031	VB032
112 ^e	VB033	VB034	VB035	VB036	VB037	VB038	VB039	VB040
113 ^e	VB041	VB042	VB043	VB044	VB045	VB046	VB047	VB048
114 ^e	VB049	VB050	VB051	VB052	VB053	VB054	VB055	VB056
115 ^e	VB057	VB058	VB059	VB060	VB061	VB062	VB063	VB064
116 ^e	VB065	VB066	VB067	VB068	VB069	VB070	VB071	VB072
117 ^e	VB073	VB074	VB075	VB076	VB077	VB078	VB079	VB080
118 ^e	VB081	VB082	VB083	VB084	VB085	VB086	VB087	VB088
119 ^e	VB089	VB090	VB091	VB092	VB093	VB094	VB095	VB096
120 ^e	VB097	VB098	VB099	VB100	VB101	VB102	VB103	VB104
121 ^e	VB105	VB106	VB107	VB108	VB109	VB110	VB111	VB112
122 ^e	VB113	VB114	VB115	VB116	VB117	VB118	VB119	VB120
123 ^e	VB121	VB122	VB123	VB124	VB125	VB126	VB127	VB128
High-Impedance Fault Detection and 50G High-Impedance (HIZ) Fault Detection^f (see Section 4)								
124	*	*	*	*	*	*	HIFMODE ^g	HIFREC
125	*	*	*	*	HIF2_A	HIF2_B	HIF2_C	3PH_EVE
126	HIA2_A	HIA2_B	HIA2_C	FRZCLR	MPH_EVE	MUL_EVE	HIFER ^g	HIFFRZ ^g
127	DIA_DIS	DIB_DIS	DIC_DIS	DVA_DIS	DVB_DIS	DVC_DIS	*	OREDHIF2
128	DL2CLR	*	*	ITUNE_A	ITUNE_B	ITUNE_C	INI_HIF	HIFITUNE ^g
129	NTUNE_A	NTUNE_B	NTUNE_C	DUPA	DUPB	DUPC	CPUD00	CHIZ0
130	DDNA	DDNB	DDNC	LRA	LRB	LRC	LR3	50GHIZ
131	HIZ170	HIZ171	HIZ172	HIZ173	HIZ174	HIZ175	HIZ180	HIZ181
132	HIZ190	HIZ191	HIZ192	50GHIZA	HIZRST ^g	*	*	*
Second-Harmonic Blocking (see Section 4)								
133	HBL2AT	HBL2BT	HBL2CT	HBL2T	*	*	*	*
Multi-Recloser Interface^h (see Section 2)								
134	A1_CFG	A2_CFG	A3_CFG	A4_CFG	A5_CFG	A6_CFG	A_X	69_YH

Table F.1 Relay Word Bit Mapping (Sheet 6 of 6)

Row	Relay Word Bits ^a								
Multi-Recloser Interface Configuration and Data Reset Control (see Section 2 for MRI Configuration or Appendix E for Data Reset Control)									
135	A7_CFG	*	*	*	*	*	*	*	RSTDNPE
Voltage, Synchronism-Check, and Autosynchronism Elements (see Section 4)									
136	27YA4	27YB4	27YC4	59YA4	59YB4	59YC4	*	*	
137	27ZA4	27ZB4	27ZC4	59ZA4	59ZB4	59ZC4	*	*	
138	GENVHII	*	*	*	VDIFA	VDIFB	VDIFC	VDIFP	
139	FSYNCACT	FSYNCTO	FRAISE	FLOWER	VSYNCACT	VSYNCTO	VRAISE	VLOWER	
MACsec Bits (see Appendix M)									
140	*	RSTMSCNT	MSCSDP	MSBAD	MS_EANDI	MSINTG	MSOK	MSEN	
Frequency Window Elements (see Section 4)									
141	81WY	81WYT	81WZ	81WZT	FREQYOK	FREQZOK	*	*	
High-Impedance Fault Detection^f (see Section 4)									
142	HIFARMA	HIFARMB	HIFARMC	LOL_A	LOL_B	LOL_C	*	*	
143	TUNRSTA	TUNRSTB	TUNRSTC	TUNSTLA	TUNSTLB	TUNSTLC	*	*	
144	HIFTUNA	HIFTUNB	HIFTUNC	*	*	*	*	*	
Voltage-Controlled/Restrained Maximum-Phase Inverse-Time Overcurrent Elements (see Section 4)									
145	51VR	51VRT	51VRR	51VC	51VCT	51VCR	*	*	
Inverse-Time Undervoltage and Overvoltage Elements (see Section 4)									
146	27I1	27I1T	27I1RS	27I2	27I2T	27I2RS	*	*	
147	27I3	27I3T	27I3RS	27I4	27I4T	27I4RS	*	*	
148	59I1	59I1T	59I1RS	59I2	59I2T	59I2RS	*	*	
149	59I3	59I3T	59I3RS	59I4	59I4T	59I4RS	*	*	

^a An asterisk (*) denotes "reserved for future use."^b IN101–IN107 and OUT101–OUT108 are displayed only if the extra I/O is ordered.^c LINK5 is replaced by "*" when dual Ethernet connectors are present.^d Relay Word bits (for dual Ethernet ports) are replaced by "*" when a single Ethernet connector is present.^e Virtual bits VBO01–VB128 are only present in relays ordered with IEC 61850 protocol.^f Relay Word bits for row 124–132 and 142–144 are only present in relays ordered with High-Impedance Fault Detection.^g Relay Word bits follows SELOGIC Setting of same name.^h Relay Word bits are only present in relays ordered with Multi-Recloser Interface.**Table F.2 Alphabetic List of Relay Word Bits (Sheet 1 of 17)**

Name	Definition	Usage	Relay Word Bit Row ^a
25A1, 25A2	Synchronism-check elements (see <i>Figure 4.41</i>)	Control	30
25C	Generator synchronism-check element (see <i>Figure 4.41</i>)	Control	30
27B81	Undervoltage element for frequency element blocking (see <i>Figure 4.52</i> and <i>Figure 4.53</i>)	Control	32
27I1, 27I2, 27I3, 27I4	Inverse-time undervoltage element picked up (see <i>Figure 4.36</i>)	Testing, Control	146, 147
27I1RS, 27I2RS, 27I3RS, 27I4RS	Inverse-time undervoltage element reset (see <i>Figure 4.36</i>)	Control	146, 147
27I1T, 27I2T, 27I3T, 27I4T	Inverse-time undervoltage element timed out (see <i>Figure 4.36</i>)	Control	146, 147

Table F.2 Alphabetic List of Relay Word Bits (Sheet 2 of 17)

Name	Definition	Usage	Relay Word Bit Row ^a
27YA1, 27YA2, 27YA3, 27YA4	A-phase undervoltage elements, Y-terminal (see <i>Figure 4.30</i> and <i>Figure 4.31</i>)	Control	22, 25, 136
27YAB1	AB-phase-to-phase undervoltage element, Y-terminal (see <i>Figure 4.32</i>)	Control	23
27YB1, 27YB2, 27YB3, 27YB4	B-phase undervoltage elements, Y-terminal (see <i>Figure 4.30</i> and <i>Figure 4.31</i>)	Control	22, 25, 136
27YBC1	BC-phase-to-phase undervoltage element, Y-terminal (see <i>Figure 4.32</i>)	Control	23
27YC1, 27YC2, 27YC3, 27YC4	C-phase undervoltage elements, Y-terminal (see <i>Figure 4.30</i> and <i>Figure 4.31</i>)	Control	22, 25, 136
27YCA1	CA-phase-to-phase undervoltage, Y-terminal (see <i>Figure 4.32</i>)	Control	23
27ZA1, 27ZA2, 27ZA3, 27ZA4	A-phase undervoltage elements, Z-terminal (see <i>Figure 4.33</i> and <i>Figure 4.34</i>)	Control	26, 29, 137
27ZAB1	AB-phase-to-phase undervoltage element, Z-terminal (see <i>Figure 4.35</i>)	Control	27
27ZB1, 27ZB2, 27ZB3, 27ZB4	B-phase undervoltage elements, Z-terminal (see <i>Figure 4.33</i> and <i>Figure 4.34</i>)	Control	26, 29, 137
27ZBC1	BC-phase-to-phase undervoltage element, Z-terminal (see <i>Figure 4.35</i>)	Control	27
27ZC1, 27ZC2, 27ZC3, 27ZC4	C-phase undervoltage elements, Z-terminal (see <i>Figure 4.33</i> and <i>Figure 4.34</i>)	Control	26, 29, 137
27ZCA1	CA-phase-to-phase undervoltage element, Z-terminal (see <i>Figure 4.35</i>)	Control	27
32GF	Forward directional control for ground overcurrent elements (see <i>Figure 4.82</i>)	Testing, Special directional control schemes	73
32GR	Reverse directional control for ground overcurrent elements (see <i>Figure 4.82</i>)	Testing, Special directional control schemes	73
32PF	Forward directional control for phase overcurrent elements (see <i>Figure 4.86</i>)	Testing, Special directional control schemes	73
32PR	Reverse directional control for phase overcurrent elements (see <i>Figure 4.86</i>)	Testing, Special directional control schemes	73
32QE	Enable for negative-sequence voltage-polarized directional element (see <i>Figure 4.77</i>)	Testing	71
32QF	Forward directional control for negative-sequence overcurrent elements (see <i>Figure 4.86</i>)	Testing, Special directional control schemes	73
32QGE	Enable for negative-sequence voltage-polarized directional element for ground (see <i>Figure 4.77</i>)	Testing	71
32QR	Reverse directional control for negative-sequence overcurrent elements (see <i>Figure 4.86</i>)	Testing, Special directional control schemes	73
32VE	Enable for zero-sequence voltage-polarized directional element (see <i>Figure 4.78</i>)	Testing	71
3P27Y	Three-phase undervoltage element, Y-terminal = 27YA1 AND 27YB1 AND 27YC1 (see <i>Figure 4.30</i>)	Control	24
3P27Z	Three-phase undervoltage element, Z-terminal = 27ZA1 AND 27ZB1 AND 27ZC1 (see <i>Figure 4.33</i>)	Control	28
3P59Y	Three-phase overvoltage element, Y-terminal = 59YA1 AND 59YB1 AND 59YC1 (see <i>Figure 4.30</i>)	Control	24

Table F.2 Alphabetic List of Relay Word Bits (Sheet 3 of 17)

Name	Definition	Usage	Relay Word Bit Row ^a
3PH_EVE	Three-phase Event Detection in the Difference Current Quantity (see <i>High-Impedance Fault Detection (Arc Sense Technology) on page 4.152</i>). The assertion of 3PH_EVE causes Relay Word bit DL2-CLR to assert (see DL2CLR in this table for more information).	Control	125
3P59Z	Three-phase overvoltage element, Z-terminal = 59ZA1 AND 59ZB1 AND 59ZC1 (see <i>Figure 4.33</i>)	Control	28
3PO	Three-pole open condition (see <i>Figure 5.5</i>)	Testing	19
3PWR1–3PWR4	Three-phase power elements, 1–4 (see <i>Figure 4.69</i>)	Tripping, Control	88, 89
50A	A-phase instantaneous overcurrent element = 50A1 OR 50A2 OR 50A3 OR 50A4 (see <i>Figure 4.7</i>)	Tripping, Control	7
50A1–50A4	Level 1–Level 4 A-phase instantaneous overcurrent elements (see <i>Figure 4.1</i>)	Tripping, Control	4, 5
50A1T–50A4T	Level 1–Level 4 A-phase definite time-overcurrent elements (see <i>Figure 4.4</i>)	Tripping, Control	14, 15
50B	B-phase instantaneous overcurrent element = 50B1 OR 50B2 OR 50B3 OR 50B4 (see <i>Figure 4.7</i>)	Tripping, Control	7
50B1–50B4	Level 1–Level 4 B-phase instantaneous overcurrent elements (see <i>Figure 4.1</i>)	Tripping, Control	4, 5
50B1T–50B4T	Level 1–Level 4 B-phase definite time-overcurrent elements (see <i>Figure 4.5</i>)	Tripping, Control	14, 15
50C	C-phase instantaneous overcurrent element = 50C1 OR 50C2 OR 50C3 OR 50C4 (see <i>Figure 4.7</i>)	Tripping, Control	7
50C1–50C4	Level 1–Level 4 C-phase instantaneous overcurrent elements (see <i>Figure 4.1</i>)	Tripping, Control	4, 5
50C1T–50C4T	Level 1–Level 4 C-phase definite time-overcurrent elements (see <i>Figure 4.6</i>)	Tripping, Control	14, 15
50G1–50G6	Level 1–Level 6 ground instantaneous overcurrent elements (see <i>Figure 4.12</i> and <i>Figure 4.13</i>)	Tripping, Testing, Control	6, 8
50G1T–50G4T	Level 1–Level 4 ground definite time-overcurrent elements (see <i>Figure 4.12</i>)	Tripping, Testing, Control	16
50GF	Forward direction ground overcurrent threshold exceeded (see <i>Figure 4.78</i>)	Testing	9
50GHIZ	Ground HIZ Instantaneous Overcurrent Pickup (see <i>Figure 4.102</i>)	Testing, Control	130
50GHIZA	50G HIZ Alarm (see <i>Figure 4.105</i>)	Indication, Control	132
50GR	Reverse direction ground overcurrent threshold exceeded (see <i>Figure 4.78</i>)	Testing	9
50L	Phase instantaneous overcurrent element for load detection = 50LA OR 50LB OR 50LC (see <i>Figure 5.5</i>)	Testing	9
50LA	A-phase instantaneous overcurrent element for load detection (see <i>Figure 5.6</i>)	Testing	9
50LB	B-phase instantaneous overcurrent element for load detection (see <i>Figure 5.6</i>)	Testing	9
50LC	C-phase instantaneous overcurrent element for load detection (see <i>Figure 5.6</i>)	Testing	9
50N1–50N6	Level 1–Level 6 neutral instantaneous overcurrent elements (see <i>Figure 4.10</i>)	Tripping, Testing, Control	7, 8
50N1T–50N4T	Level 1–Level 4 neutral definite time-overcurrent elements (see <i>Figure 4.10</i>)	Tripping, Testing, Control	17

Table F.2 Alphabetic List of Relay Word Bits (Sheet 4 of 17)

Name	Definition	Usage	Relay Word Bit Row ^a
50P1–50P6	Level 1–Level 6 phase instantaneous overcurrent elements (see <i>Figure 4.1</i> and <i>Figure 4.2</i>)	Tripping, Testing, Control	4, 5, 8
50P1T–50P4T	Level 1–Level 4 phase definite time-overcurrent elements (see <i>Figure 4.3</i>)	Tripping, Testing, Control	14, 15
50P32	Three-phase overcurrent threshold exceeded for phase directional element (see <i>Figure 4.85</i>)	Testing	7
50Q1–50Q6	Level 1–Level 6 negative-sequence instantaneous overcurrent elements (see <i>Figure 4.14</i> and <i>Figure 4.15</i>)	Testing, Control	6, 8
50Q1T–50Q4T	Level 1–Level 4 negative-sequence definite time-overcurrent elements (see <i>Figure 4.14</i>)	Testing, Control	16
50QF	Forward direction negative-sequence overcurrent threshold exceeded (see <i>Figure 4.77</i>)	Testing	9
50QR	Reverse direction negative-sequence overcurrent threshold exceeded (see <i>Figure 4.77</i>)	Testing	9
51A	A-phase time-overcurrent element picked up (see <i>Figure 4.17</i>)	Testing, Control	10
51AR	A-phase time-overcurrent element reset (see <i>Figure 4.17</i>)	Testing	10
51AS	A-phase time-overcurrent element, J/K setting indication ^b (see <i>Figure 4.17</i>)	Control	10
51AT	A-phase time-overcurrent element timed out (see <i>Figure 4.17</i>)	Tripping	10
51B	B-phase time-overcurrent element picked up (see <i>Figure 4.18</i>)	Testing, Control	10
51BR	B-phase time-overcurrent element reset (see <i>Figure 4.18</i>)	Testing	10
51BS	B-phase time-overcurrent element, J/K setting indication ^b (see <i>Figure 4.18</i>)	Control	10
51BT	B-phase time-overcurrent element timed out (see <i>Figure 4.18</i>)	Tripping	10
51C	C-phase time-overcurrent element picked up (see <i>Figure 4.19</i>)	Testing, Control	11
51CR	C-phase time-overcurrent element reset (see <i>Figure 4.19</i>)	Testing	11
51CS	C-phase time-overcurrent element, J/K setting indication ^b (see <i>Figure 4.19</i>)	Control	11
51CT	C-phase time-overcurrent element timed out (see <i>Figure 4.19</i>)	Tripping	11
51G1	#1 Ground time-overcurrent element picked up (see <i>Figure 4.22</i>)	Testing, Control	12
51G1R	#1 Ground time-overcurrent element reset (see <i>Figure 4.22</i>)	Testing	12
51G1S	#1 Ground time-overcurrent element, J/K setting indication ^b (see <i>Figure 4.22</i>)	Control	12
51G1T	#1 Ground time-overcurrent element timed out (see <i>Figure 4.22</i>)	Tripping	12
51G2	#2 Ground time-overcurrent element picked up (see <i>Figure 4.23</i>)	Testing, Control	12
51G2R	#2 Ground time-overcurrent element reset (see <i>Figure 4.23</i>)	Testing	12
51G2S	#2 Ground time-overcurrent element, J/K setting indication ^b (see <i>Figure 4.23</i>)	Control	12
51G2T	#2 Ground time-overcurrent element timed out (see <i>Figure 4.23</i>)	Tripping	12
51N1	#1 Neutral time-overcurrent element picked up (see <i>Figure 4.20</i>)	Testing, Control	13
51N1R	#1 Neutral time-overcurrent element reset (see <i>Figure 4.20</i>)	Testing	13
51N1S	#1 Neutral time-overcurrent element, J/K setting indication ^b (see <i>Figure 4.20</i>)	Control	13
51N1T	#1 Neutral time-overcurrent element timed out (see <i>Figure 4.20</i>)	Tripping	13

Table F.2 Alphabetic List of Relay Word Bits (Sheet 5 of 17)

Name	Definition	Usage	Relay Word Bit Row ^a
51N2	#2 Neutral time-overcurrent element picked up (see <i>Figure 4.21</i>)	Testing, Control	17
51N2R	#2 Neutral time-overcurrent element reset (see <i>Figure 4.21</i>)	Testing	17
51N2S	#2 Neutral time-overcurrent element, J/K setting indication ^b (see <i>Figure 4.21</i>)	Control	17
51N2T	#2 Neutral time-overcurrent element timed out (see <i>Figure 4.21</i>)	Tripping	17
51P	Maximum-phase time-overcurrent element picked up (see <i>Figure 4.16</i>)	Testing, Control	11
51PR	Maximum-phase time-overcurrent element reset (see <i>Figure 4.16</i>)	Testing	11
51PS	Maximum-phase time-overcurrent element, J/K setting indication ^b (see <i>Figure 4.16</i>)	Control	11
51PT	Maximum-phase time-overcurrent element timed out (see <i>Figure 4.16</i>)	Tripping	11
51Q	Negative-sequence time-overcurrent element picked up (see <i>Figure 4.24</i>)	Testing, Control	13
51QR	Negative-sequence time-overcurrent element reset (see <i>Figure 4.24</i>)	Testing	13
51QS	Negative-sequence time-overcurrent element, J/K setting indication ^b (see <i>Figure 4.24</i>)	Control	13
51QT	Negative-sequence time-overcurrent element timed out (see <i>Figure 4.24</i>)	Tripping	13
51VC	Voltage-controlled phase time-overcurrent element picked up (<i>Figure 4.25</i>)	Testing, Control	145
51VCR	Voltage-controlled phase inverse-time overcurrent element reset	Testing	145
51VCT	Voltage-controlled phase inverse-time overcurrent element timed out	Tripping	145
51VR	Voltage-restrained phase inverse-time overcurrent element picked up (<i>Figure 4.26</i>)	Testing, Control	145
51VRR	Voltage-restrained phase inverse-time overcurrent element reset	Testing	145
51VRT	Voltage-restrained phase inverse-time overcurrent element timed out	Tripping	145
52A3P	Circuit breaker status (see <i>Figure 6.2</i>)	Indication	18
52AA, 52AB, 52AC	A-, B-, or C-phase circuit breaker status (available when setting BKTYP := 1) (see <i>Figure 6.2</i>)	Indication	18
59I1, 59I2, 59I3, 59I4	Inverse-time overvoltage element picked up (see <i>Figure 4.38</i>)	Testing, Control	148, 149
59I1RS, 59I2RS, 59I3RS, 59I4RS	Inverse-time overvoltage element reset (see <i>Figure 4.38</i>)	Control	148, 149
59I1T, 59I2T, 59I3T, 59I4T	Inverse-time overvoltage element timed out (see <i>Figure 4.38</i>)	Control	148, 149
59VP	Healthy voltage VP for synchronism check (see <i>Figure 4.40</i>)	Testing	30
59VS	Healthy voltage VS for synchronism check (see <i>Figure 4.40</i>)	Testing	30
59YA1, 59YA2, 59YA3, 59YA4	A-phase overvoltage elements, Y-terminal (see <i>Figure 4.30</i> and <i>Figure 4.31</i>)	Control	22, 23, 25, 136
59YAB1	AB-phase-to-phase overvoltage element, Y-terminal (see <i>Figure 4.32</i>)	Control	23
59YB1, 59YB2, 59YB3, 59YB4	B-phase overvoltage elements, Y-terminal (see <i>Figure 4.30</i> and <i>Figure 4.31</i>)	Control	22, 23, 25, 136
59YBC1	BC-phase-to-phase overvoltage element, Y-terminal (see <i>Figure 4.32</i>)	Control	24
59YC1, 59YC2, 59YC3, 59YC4	C-phase overvoltage elements, Y-terminal (see <i>Figure 4.30</i> and <i>Figure 4.31</i>)	Control	23, 25, 136

Table F.2 Alphabetic List of Relay Word Bits (Sheet 6 of 17)

Name	Definition	Usage	Relay Word Bit Row ^a
59YCA1	CA-phase-to-phase overvoltage element, Y-terminal (see <i>Figure 4.32</i>)	Control	24
59YL1	Voltage input V1Y instantaneous overvoltage element (V1Y voltage above pickup setting 59YP1P; see <i>Detecting Voltage Presence on Voltage Inputs V1Y and V1Z on page 4.45</i>)	Control	25
59YN1, 59YN2	Zero-sequence overvoltage elements, Y-terminal (see <i>Figure 4.32</i>)	Control	24
59YQ1	Negative-sequence overvoltage element, Y-terminal (see <i>Figure 4.32</i>)	Control	24
59YV1	Positive-sequence overvoltage element, Y-terminal (see <i>Figure 4.32</i>)	Control	24
59ZA1, 59ZA2, 59ZA3, 59ZA4	A-phase overvoltage elements, Z-terminal (see <i>Figure 4.33</i> and <i>Figure 4.34</i>)	Control	26, 27, 29, 137
59ZAB1	AB-phase-to-phase overvoltage element, Z-terminal (see <i>Figure 4.35</i>)	Control	27
59ZB1, 59ZB2, 59ZB3, 59ZB4	B-phase overvoltage elements, Z-terminal (see <i>Figure 4.33</i> and <i>Figure 4.34</i>)	Control	26, 27, 29, 137
59ZBC1	BC-phase-to-phase overvoltage element, Z-terminal (see <i>Figure 4.35</i>)	Control	28
59ZC1, 59ZC2, 59ZC3, 59ZC4	C-phase overvoltage elements, Z-terminal (see <i>Figure 4.33</i> and <i>Figure 4.34</i>)	Control	27, 29, 137
59ZCA1	CA-phase-to-phase overvoltage element, Z-terminal (see <i>Figure 4.35</i>)	Control	28
59ZL1	Voltage input V1Z instantaneous overvoltage element (V1Z voltage above pickup setting 59ZP1P; see <i>Detecting Voltage Presence on Voltage Inputs V1Y and V1Z on page 4.45</i>)	Control	29
59ZN1, 59ZN2	Zero-sequence overvoltage elements, Z-terminal (see <i>Figure 4.35</i>)	Control	28
59ZQ1	Negative-sequence overvoltage element, Z-terminal (see <i>Figure 4.35</i>)	Control	28
59ZV1	Positive-sequence overvoltage elements, Z-terminal (see <i>Figure 4.35</i>)	Control	28
69_YH	Yellow operating handle in lock-open position (Multi-Recloser Interface only; see <i>Figure 5.2</i> and <i>Figure 6.11</i>)	Tripping, Control	134
78VSO	Vector shift element output	Tripping	35
79CY3P	Reclosing relay in the Reclose Cycle State (available when setting ESPB := N) (see <i>Figure 6.1</i>)	Control	64
79CYA, 79CYB, 79CYC	A-, B-, or C-phase reclosing relay in the Reclose Cycle State (available when setting ESPB := Y) (see <i>Figure 6.1</i>)	Control	65–67
79LO3P	Reclosing relay in the Lockout State (available when setting ESPB := N) (see <i>Figure 6.1</i>)	Control	64
79LOA, 79LOB, 79LOC	A-, B-, or C-phase reclosing relay in the Lockout State (available when setting ESPB := Y) (see <i>Figure 6.1</i>)	Control	65–67
79RS3P	Reclosing relay in the Reset State (available when setting ESPB := N) (see <i>Figure 6.1</i>)	Control	64
79RSA, 79RSB, 79RSC	A-, B-, or C-phase reclosing relay in the Reset State (available when setting ESPB := Y) (see <i>Figure 6.1</i>)	Control	65–67
81D1–81D6	Level 1–Level 6 instantaneous frequency elements (for testing only) (see <i>Figure 4.56</i>)	Testing	31
81D1T–81D6T	Level 1–Level 6 definite-time frequency elements (see <i>Figure 4.56</i>)	Tripping, Control	32
81R1T–81R4T	Level 1–Level 4 rate-of-change-of-frequency elements (see <i>Figure 4.61</i>)	Tripping, Control	35
81RFP	Fast rate-of-change-of-frequency element (for testing only) (see <i>Figure 4.63</i>)	Testing	31
81RFT	Fast rate-of-change-of-frequency element (see <i>Figure 4.63</i>)	Tripping	32
81RT	81R1T OR 81R2T OR 81R3T OR 81R4T	Tripping, Control	35

Table F.2 Alphabetic List of Relay Word Bits (Sheet 7 of 17)

Name	Definition	Usage	Relay Word Bit Row ^a
81WY, 81WZ	Y- and Z-side instantaneous frequency window elements (for testing only; see <i>Figure 4.59</i> and <i>Figure 4.60</i>)	Testing	141
81WYT, 81WZT	Y- and Z-side definite-time frequency window elements (see <i>Figure 4.59</i> and <i>Figure 4.60</i>)	Control	141
A1_CFG	Global setting RECL_CFG := A1 or A1X (Multi-Recloser Interface only; see <i>Table 2.6</i> , <i>Table 2.11</i> , <i>Figure 5.2</i> , and <i>Figure 6.11</i>)	Indication, Control	134
A2_CFG	Global setting RECL_CFG := A2 or A2X (Multi-Recloser Interface only; see <i>Table 2.6</i> , <i>Table 2.11</i> , <i>Figure 5.2</i> , and <i>Figure 6.11</i>)	Indication, Control	134
A3_CFG	Global Setting RECL_CFG := A3 or A3X (Multi-Recloser Interface only; see <i>Table 2.6</i> , <i>Table 2.11</i> , <i>Figure 5.2</i> , and <i>Figure 6.11</i> .)	Indication, Control	134
A4_CFG	Global setting RECL_CFG := A4 or A4X (Multi-Recloser Interface only; see <i>Table 2.6</i> , <i>Table 2.11</i> , <i>Figure 5.2</i> , and <i>Figure 6.11</i>)	Indication, Control	134
A5_CFG	Global setting RECL_CFG := A5 or A5X (Multi-Recloser Interface only; see <i>Table 2.6</i> , <i>Table 2.11</i> , <i>Figure 5.2</i> , and <i>Figure 6.11</i>)	Indication, Control	134
A6_CFG	Global setting RECL_CFG := A6 or A6X (Multi-Recloser Interface only; see <i>Table 2.6</i> , <i>Table 2.11</i> , <i>Figure 5.2</i> , and <i>Figure 6.11</i>)	Indication, Control	134
A7_CFG	Global setting RECL_CFG := A7 or A7X (Multi-Recloser Interface only; see <i>Table 2.6</i> , <i>Table 2.11</i> , <i>Figure 5.2</i> , and <i>Figure 6.11</i>)	Indication, Control	135
ACCESS	Asserted while any user is logged in at Access Level B or higher (see <i>Port Access Levels on page 10.22</i>)	Indication, Testing	106
ACCESSP	Pulses for approximately 1 second when any user increases their access level to B or higher (see <i>Port Access Levels on page 10.22</i>)	Indication, Testing	107
A_X	Global Setting RECL_CFG := A1X, A2X, A3X, A4X, A5X, A6X, or A7X (Multi-Recloser Interface only; see <i>Table 2.11</i>)	Indication, Control	134
BADPASS	Pulses for approximately 1 second whenever a user enters three successive bad passwords (see <i>Port Access Levels on page 10.22</i>)	Indication	107
BCW	Any contact wear has reached 100% wear level = BCWA OR BCWB OR BCWC (see <i>Breaker/Recloser Contact Wear Monitor on page 8.23</i>)	Indication	74
BCWA	A-phase breaker contact wear has reached 100% wear level (see <i>Breaker/Recloser Contact Wear Monitor on page 8.23</i>)	Indication	74
BCWB	B-phase breaker contact wear has reached 100% wear level (see <i>Breaker/Recloser Contact Wear Monitor on page 8.23</i>)	Indication	74
BCWC	C-phase breaker contact wear has reached 100% wear level (see <i>Breaker/Recloser Contact Wear Monitor on page 8.23</i>)	Indication	74
BTFAIL	Battery failure (see <i>Battery Status on page 8.46</i>)	Indication, Control	38
CBADA, CBADB	MIRRORED BITS channel unavailability over threshold, Channels A and B (see <i>Appendix D: MIRRORED BITS Communications</i>)	Indication	84
CC3	Asserts for one processing interval for CLOSE command execution (see <i>Figure 6.4</i>)	Testing, Control	42
CCA	Asserts for one processing interval for CLOSE A command execution	Testing, Control	42
CCB	Asserts for one processing interval for CLOSE B command execution	Testing, Control	42
CCC	Asserts for one processing interval for CLOSE C command execution	Testing, Control	42
CF3P	Close Failure condition (available when setting ESPB := N) (see <i>Figure 6.1</i>)	Indication	68
CFA, CFB, CFC	A-, B-, or C-phase Close Failure condition (available when setting ESPB := Y) (see <i>Figure 6.1</i>)	Indication	68

Table F.2 Alphabetic List of Relay Word Bits (Sheet 8 of 17)

Name	Definition	Usage	Relay Word Bit Row ^a
CHGPASS	Pulses for approximately one second whenever a password changes. (see <i>Port Access Levels</i> on page 10.22)	Indication	107
CHIZ0	HIZ Counts = 0 (see <i>50G High-Impedance (HIZ) Fault Detection</i> on page 4.158)	Control	129
CHRGG	Battery is charging (see <i>Battery Status</i> on page 8.46)	Indication	38
CLOSE3P	Close logic output asserted (available when setting ESPB := N) (see <i>Close Logic</i> on page 6.5)	Testing, Control	68
CLOSEA, CLOSEB, CLOSEC	A-, B-, or C-phase close logic output asserted (available when setting ESPB := Y) (see <i>Close Logic</i> on page 6.5)	Testing, Control	68
CPUDO0	50G HIZ Pickup/Dropout counts = 0 (see <i>50G High-Impedance (HIZ) Fault Detection</i> on page 4.158)	Control	129
DD	Disturbance Detector (see <i>Switch-On-To-Fault (SOTF) Trip Logic</i> on page 5.11)	Indication	19
DDNA, DDNB, DDNC	A-, B-, C-Phase Tuning Threshold Decrease (see <i>High-Impedance Fault Detection (Arc Sense Technology)</i> on page 4.152)	Control	130
DIA_DIS, DIB_DIS, DIC_DIS	A-, B-, C-Phase Large Difference Current Disturbance (see <i>High-Impedance Fault Detection (Arc Sense Technology)</i> on page 4.152)	Control	127
DISCHG	Battery is discharging (see <i>Battery Status</i> on page 8.46)	Indication	38
DISTST	Battery Discharge Test in Progress (see <i>Battery System Operation</i> on page 8.42)	Testing, Indication	38
DL2CLR	A-, B-, C-Phase Decision Logic 2 Clear (see <i>High-Impedance Fault Detection (Arc Sense Technology)</i> on page 4.152). Previously, this logic existed on an individual phase level with Relay Word bits DL2CLRA, DL2CLRB, and DL2CLRC. These three Relay Word bits have been replaced with DL2CLR, which operates for all phases. The assertion of Relay Word bit FRZCLR or 3PH_EVE causes DL2CLR to assert. The assertion of DL2CLR disables HIF Alarm Relay Word bits HIA2_A, HIA2_B, and HIA2_C and HIF Detection Relay Word bits HIF2_A, HIF2_B, and HIF2_C.	Control	128
DST	Daylight Saving Time active	Indication	104
DSTP	Daylight Saving Time change Pending. Asserts up to a minute before daylight saving time change.	Indication	104
DTFAIL	Battery failed discharge test (see <i>Automatic Battery Load Test</i> on page 8.45).	Indication	38
DUPA, DUPB, DUPC	A-, B-, C-Phase Tuning Threshold Increase (see <i>High-Impedance Fault Detection (Arc Sense Technology)</i> on page 4.152)	Control	129
DVA_DIS, DVB_DIS, DVC_DIS	A-, B-, C- Phase Difference Voltage Disturbance (see <i>High-Impedance Fault Detection (Arc Sense Technology)</i> on page 4.152)	Control	127
EN	Enabled LED. Asserts when relay enabled. (see <i>Front-Panel Target LEDs ENABLED and TRIP</i> on page 5.15)	Indication	0
F32P	Forward positive-sequence voltage-polarized directional element (see <i>Figure 4.85</i>)	Testing, Special directional control schemes	72
F32Q	Forward negative-sequence voltage-polarized directional element (see <i>Figure 4.84</i>)	Testing, Special directional control schemes	71
F32QG	Forward negative-sequence voltage-polarized directional element (for ground) (see <i>Figure 4.80</i>)	Testing, Special directional control schemes	71

Table F.2 Alphabetic List of Relay Word Bits (Sheet 9 of 17)

Name	Definition	Usage	Relay Word Bit Row ^a
F32V	Forward zero-sequence voltage-polarized directional element (see <i>Figure 4.8I</i>)	Testing, Special directional control schemes	72
FAULT	Output of SELOGIC control equation FAULT (see <i>SELLOGIC Control Equation Setting FAULT on page 5.18</i>)	Indication	21
FLOWER	Pulsed output to generator governor to lower generator frequency/speed (see <i>Figure 4.49</i>)	Control	139
FLT_ALM	Output of fault alarm dropout timer (setting FLTALMDO; see <i>Figure 8.14</i>)	Indication	21
FRAISE	Pulsed output to generator governor to raise generator frequency/speed (see <i>Figure 4.49</i>)	Control	139
FREQOK	System frequency and tracking frequency valid (see <i>Analog Scaling and Frequency Indicators on page F.22</i>)	Indication, Testing	31
FREQYOK	VY-side frequency (from V1Y voltage input) is valid for VY-side frequency window elements (see <i>Figure 4.59</i> and <i>Analog Scaling and Frequency Indicators on page F.22</i>)	Indication, Testing	141
FREQZOK	VZ-side frequency (from V1Z voltage input) is valid for VZ-side frequency window elements (see <i>Figure 4.60</i> and <i>Analog Scaling and Frequency Indicators on page F.22</i>)	Indication, Testing	141
FRZCLR	A-, B-, C-Phase Averager Freeze and Trending Clear Condition (see <i>High-Impedance Fault Detection (Arc Sense Technology) on page 4.152</i>). Previously, this logic existed on an individual phase level with Relay Word bits FRZCLRA, FRZCLRB, and FRZCLRC. These three Relay Word bits have been replaced with FRZCLR, which operates for all phases. The assertion of Relay Word bit HIFRZ, DIA_DIS, DVA_DIS, DIB_DIS, DVB_DIS, DIC_DIS, or DVC_DIS causes FRZCLR to assert. The assertion of FRZCLR also causes Relay Word bit DL2CLR to assert (see Relay Word bit DL2CLR in this table for more information).	Testing, Control	126
FSA, FSB, FSC	Fault identification logic outputs (used in targeting)	Control	19
FSYNCACT	Frequency matching pulse logic activated (see <i>Figure 4.47</i>)	Testing	139
FSYNCTO	Time limit expired for frequency matching attempt (see <i>Figure 4.47</i>)	Testing	139
GDEM	Ground demand current element (see <i>Figure 8.4</i>)	Indication	74
GENVHI	Generator voltage higher than system voltage (see <i>Generator Voltage High on page 4.58</i>)	Testing	138
GNDSW	Ground Switch (Ground elements operating off of channel IN when asserted) (see <i>Table 4.38</i>)	Testing	19
GRPSW	Pulses for approximately 1 second whenever groups are switched (see <i>Section 9: Settings</i>)	Indication	107
HALARM	Hardware Alarm (diagnostic alarms) (see <i>Section 13: Testing and Troubleshooting</i>)	Indication	106
HALARMA	This bit pulses for approximately five seconds per minute when a hardware diagnostic warning occurs. It stops pulsing within approximately one second of the rising edge of RST_HAL (see <i>Section 13: Testing and Troubleshooting</i>).	Indication	106
HALARML	Latches in for relay diagnostic failures (see <i>Section 13: Testing and Troubleshooting</i>)	Indication	106
HALARMP	Pulses for approximately five seconds when a warning diagnostic condition occurs (see <i>Section 13: Testing and Troubleshooting</i>)	Indication	106
HBL2AT,HBL2BT, HBL2CT	A-, B-, C-Phase Second-Harmonic Block Timed Out (see <i>Figure 4.29</i>)	Testing, Control	133

Table F.2 Alphabetic List of Relay Word Bits (Sheet 10 of 17)

Name	Definition	Usage	Relay Word Bit Row ^a
HBL2T	Combined-Phase Second-Harmonic Block Timed Out (see <i>Figure 4.29</i>)	Testing, Control	133
HIA2_A, HIA2_B, HIA2_C	A-, B-, C-Phase HIF Alarm from Algorithm 2 (see <i>Figure 4.100</i>)	Indication	126
HIF2_A, HIF2_B, HIF2_C	A-, B-, C-Phase HIF Detection by Algorithm 2 (see <i>Figure 4.100</i>)	Indication, Tripping, Control	125
HIFARMA, HIFARMB, HIFARMC	A-, B-, C-Phase HIF Arming (see <i>High-Impedance Fault Detection (Arc Sense Technology) on page 4.152</i>)	Indication	142
HIFTUNA, HIFTUNB, HIFTUNC	A-, B-, C-Phase good tuning value indication (see <i>High-Impedance Fault Detection (Arc Sense Technology) on page 4.152</i>)	Indication	144
HIFER	HIF Event Report Setting (see <i>High-Impedance Fault Detection (Arc Sense Technology) on page 4.152</i>)	HIF Event Report duration	126
HIFFRZ	SELOGIC Control to Freeze HIF Detection (see <i>High-Impedance Fault Detection (Arc Sense Technology) on page 4.152</i>)	Testing, Control	126
HIFITUNE	SELOGIC Control to Initiate Tuning Process for HIF (see <i>High-Impedance Fault Detection (Arc Sense Technology) on page 4.152</i>)	Testing, Control	128
HIFMODE	Sensitivity Mode of HIF Algorithms (see <i>High-Impedance Fault Detection (Arc Sense Technology) on page 4.152</i>)	Testing, Control	124
HIFREC	HIF Event Report being Captured by Device (see <i>High-Impedance Fault Detection (Arc Sense Technology) on page 4.152</i>)	Control	124
HIZ170–HIZ175	States 170 to 175 of HIZ Logic (see <i>50G High-Impedance (HIZ) Fault Detection on page 4.158</i>)	Status of HIZ logic states	131
HIZ180–HIZ181	States 180 to 181 of HIZ Logic (see <i>50G High-Impedance (HIZ) Fault Detection on page 4.158</i>)	Status of HIZ logic states	131
HIZ190–HIZ192	States 191 to 192 of HIZ Logic (see <i>50G High-Impedance (HIZ) Fault Detection on page 4.158</i>)	Status of HIZ logic states	132
HIZRST	Reset 50G HIZ Alarm (see <i>50G High-Impedance (HIZ) Fault Detection on page 4.158</i>)	Testing, Control	132
IAMET, IBMET, ICMET	Channel IA, IB, or IC operating from high-gain channel (see <i>Analog Scaling and Frequency Indicators on page F.22</i>)	Event Report	79
IN101–IN107	Optoisolated inputs IN101–IN107, asserted (optional inputs) (see <i>Figure 7.19</i>)	Status sensing or control via optoisolated inputs (only operable if optional I/O installed)	33
IN201–IN206	Status inputs IN201–IN206, asserted (see <i>Figure 7.18</i>)	Status sensing or control via optoisolated inputs	34
INI_HIF	Initiate Tuning Process for HIF (see <i>High-Impedance Fault Detection (Arc Sense Technology) on page 4.152</i>)	Testing, Control	128
INMET	Channel IN operating from high-gain channel (see <i>Analog Scaling and Frequency Indicators on page F.22</i>)	Event Report	79
INT3P	Three-phase voltage interruption element = INTA AND INTB AND INTC (see <i>Voltage Interruption Elements on page 4.101</i>)	Sag/Swell/Int reporting	87
INTA, INTB, INTC	A-, B-, or C-Phase voltage interruption elements (see <i>Voltage Interruption Elements on page 4.101</i>)	Sag/Swell/Int reporting	87
IRIGOK	IRIG time-source signal detected (= TIRIG OR TSOK) (see <i>Configuring High-Accuracy Timekeeping on page J.21</i>)	Indication	79

Table F.2 Alphabetic List of Relay Word Bits (Sheet 11 of 17)

Name	Definition	Usage	Relay Word Bit Row ^a
ITUNE_A, ITUNE_B, ITUNE_C	A-, B-, C-Phase Initial Tuning (see <i>High-Impedance Fault Detection (Arc Sense Technology) on page 4.152</i>)	Control	128
LB01–LB16	Local bits 01–16, asserted (see <i>Control Menu on page 11.8</i>)	Control via front panel—replacing traditional panel-mounted control switches	40, 41
LBOKA, LBOKB	MIRRORED BITS channel looped back OK, Channels A and B (see <i>Table 12.4 and Appendix D: MIRRORED BITS Communications</i>)	Indication	84
LINK5	Asserted when a valid Ethernet link is detected on port 5 (see <i>Section 10: Communications</i>) (only on relays with a single Ethernet connector)	Indication, Testing	99
LINK5A, LINK5B	Asserted when a valid Ethernet link is detected on port 5A or 5B (see <i>Section 10: Communications</i>) (only on relays with dual Ethernet connectors)	Indication, Testing	99
LNKFAIL	Asserted when a valid link is not detected on the active port(s) (see <i>Section 10: Communications</i>)	Indication, Testing	99
LOL_A, LOL_B, LOL_C	A-, B-, C-Phase loss-of-load detection (see <i>High-Impedance Fault Detection (Arc Sense Technology) on page 4.152</i>)	Indication	142
LOP	Loss-of-potential (see <i>Loss-of-Potential Logic on page 4.118</i>)	Testing, Special directional control schemes	19
LPSEC	Leap Second direction. Add second if deasserted, delete if asserted. Only available when Global setting IRIGC = C37.118 and a proper IRIG signal is decoded (see <i>Configuring High-Accuracy Timekeeping on page J.21</i>).	Indication	104
LPSECP	Leap Second Pending. Asserts up to a minute prior to leap second insertion (see <i>Configuring High-Accuracy Timekeeping on page J.21</i>).	Indication	104
LR3	Three-phase Load Reduction Event (see <i>High-Impedance Fault Detection (Arc Sense Technology) on page 4.152</i>)	Indication, Control	130
LRA, LRB, LRC	A-, B-, C-Phase Load Reduction (see <i>High-Impedance Fault Detection (Arc Sense Technology) on page 4.152</i>)	Indication	130
LT01–LT32	Latch bits 01–32, asserted (see <i>Latch Bits on page 7.10</i>)	Control—replacing traditional latching relays	44–47
MPH_EVE	Multiphase Event Detection in the Difference Current Quantity (see <i>High-Impedance Fault Detection (Arc Sense Technology) on page 4.152</i>). The assertion of MPH_EVE disables HIF Detection Relay Word bits HIF2_A, HIF2_B, and HIF2_C. This feature helps prevent false HIF detections because of current harmonics generated on the primary distribution system from other installed equipment (e.g., power line carrier (PLC)-based metering systems). For more information on such false HIF detections, see SEL technical paper <i>Practical Experience With High-Impedance Fault Detection in Distribution Systems</i> . MPH_EVE is inoperative from the factory. The logic controlling MPH_EVE can only be enabled via calibration settings (Access Level C).	Testing, Control	126
MS_EANDI	MACsec traffic has encryption and integrity enabled (see <i>Appendix M: Cybersecurity Features</i>)	Indication	140
MSBAD	MACsec Security Alarm (see <i>Appendix M: Cybersecurity Features</i>)	Indication	140
MSCSDP	MACsec cryptographic system self-diagnostic alarm (see <i>Appendix M: Cybersecurity Features</i>)	Indication	140
MSEN	MACsec enabled (see <i>Appendix M: Cybersecurity Features</i>)	Indication	140
MSINTG	MACsec traffic has integrity only enabled (see <i>Appendix M: Cybersecurity Features</i>)	Indication	140

Table F.2 Alphabetic List of Relay Word Bits (Sheet 12 of 17)

Name	Definition	Usage	Relay Word Bit Row ^a
MSOK	MACsec operational; a secure association has been established	Indication	140
MUL_EVE	Activate multi-phase detection (see <i>High-Impedance Fault Detection (Arc Sense Technology) on page 4.152</i>).	Indication	143
NDEM	Neutral demand current element (available when EGNDSW := N) (see <i>Figure 8.4</i>)	Indication	74
NTUNE_A, NTUNE_B, NTUNE_C	A-, B-, C-Phase Normal Tuning (see <i>High-Impedance Fault Detection (Arc Sense Technology) on page 4.152</i>)	Control	129
OC3	Asserts for one processing interval for OPEN command execution (see <i>Figure 5.2</i>)	Testing, Control	42
OCA	Asserts for one processing interval for OPEN A command execution	Testing, Control	42
OCB	Asserts for one processing interval for OPEN B command execution	Testing, Control	42
OCC	Asserts for one processing interval for OPEN C command execution	Testing, Control	42
OPTMN3P	Reclosing relay open interval timer is timing (available when setting ESPB := N) (see <i>Figure 6.1</i>)	Testing	69
OPTMNA, OPTMNB, OPTMNC	A-, B-, or C-phase reclosing relay open interval timer is timing (available when setting ESPB := Y) (see <i>Figure 6.1</i>)	Testing	69
OREDHIF2	Asserts if high-impedance fault detected on A-, B-, or C-phase (see <i>High-Impedance Fault Detection (Arc Sense Technology) on page 4.152</i>)	Testing, Control	127
OUT101–OUT108	Output contacts OUT101–OUT108, asserted (optional outputs) (see <i>Output Contacts on page 7.36</i>)	Indication (only operable if optional I/O installed)	75
OUT201–OUT202	Output contact OUT201 or OUT202, asserted (see <i>Output Contacts on page 7.36</i>)	Indication	76
P5ASEL	Asserted when port 5A is active (see <i>Section 10: Communications</i>) (only on relays with dual Ethernet connectors)	Indication, Testing	99
P5BSEL	Asserted when port 5B is active (see <i>Section 10: Communications</i>) (only on relays with dual Ethernet connectors)	Indication, Testing	99
PASNVAL	Pulses for approximately one second when an incorrect password is entered when attempting to enter Access Level B or higher, or when changing passwords (see <i>Port Access Levels on page 10.22</i>)	Indication	107
PB01_LED– PB12_LED	Operator control pushbutton LEDs 01–12. Driven by associated SELOGIC front-panel settings PB01_LED–PB12_LED (see <i>Operator Controls on page 11.22</i>).	Indication	36, 37
PB01_PUL– PB12_PUL	Operator control pushbutton 01–12, momentarily pulsed (one processing interval assertion when button is first pressed) (see <i>Operator Controls on page 11.22</i>).	Indication	91, 93
PB01–PB12	Operator control pushbuttons 01–12 (asserted when button is being pressed) (see <i>Operator Controls on page 11.22</i>)	Indication	90, 92
PDEM	Maximum-phase demand current element (see <i>Figure 8.4</i>)	Indication	74
PHASE_A, PHASE_B, PHASE_C	A-, B-, or C-Phase target logic output (see <i>Table 5.3</i>)	Indication	20
PMDOK	Phasor measurement data OK (see <i>Synchrophasor Relay Word Bits on page J.16</i>)	Synchrophasors	105
PMTRIG	Phasor Measurement Unit SELOGIC control equation trigger (see <i>Appendix J: Synchrophasors</i>). Sent with C37.118 synchrophasor message.	Indication, Synchrophasors	105

Table F.2 Alphabetic List of Relay Word Bits (Sheet 13 of 17)

Name	Definition	Usage	Relay Word Bit Row ^a
PWR_SRC1	Recloser control power supply is operating from external power source (e.g., 120 Vac) (see <i>Factory-Default 79CLS Settings Example on page 6.14</i>)	Indication	38
QDEM	Negative-sequence demand current element (see <i>Figure 8.4</i>)	Indication	74
R32P	Reverse positive-sequence voltage-polarized directional element (see <i>Figure 4.85</i>)	Testing, Special directional control schemes	72
R32Q	Reverse negative-sequence voltage-polarized directional element (see <i>Figure 4.84</i>)	Testing, Special directional control schemes	71
R32QG	Reverse negative-sequence voltage-polarized directional element (for ground) (see <i>Figure 4.80</i>)	Testing, Special directional control schemes	71
R32V	Reverse zero-sequence voltage-polarized directional element (see <i>Figure 4.81</i>)	Testing, Special directional control schemes	72
RB01–RB32	Remote bits 01–32, asserted (see <i>Remote Bits on page 7.23</i>)	Control via serial port	94–97
RBADA, RBADB	MIRRORED BITS outage duration over threshold, Channels A and B (see <i>Table 12.4</i> and <i>Appendix D: MIRRORED BITS Communications</i>)	Indication	84
RCCL1X	Pole 1 recloser close output asserted (see <i>Figure 7.27</i>)	Closing	76
RCCL2X	Pole 2 recloser close output asserted (only available for single-phase reclosers) (see <i>Figure 7.27</i>)	Closing	76
RCCL3X	Pole 3 recloser close output asserted (only available for single-phase reclosers) (see <i>Figure 7.27</i>)	Closing	76
RCSF3P	Reclose supervision failure, asserts for one processing interval (available when setting ESPB := N) (see <i>Figure 6.1</i>)	Indication	69
RCSFA, RCSFB, RCSFC	A-, B-, or C-Phase reclose supervision failure, asserts for one processing interval (available when setting ESPB := Y) (see <i>Figure 6.1</i>)	Indication	69
RCTR1X	Pole 1 recloser trip output asserted (see <i>Figure 7.27</i>)	Tripping	76
RCTR2X	Pole 2 recloser trip output asserted (only available for single-phase reclosers) (see <i>Figure 7.27</i>)	Tripping	76
RCTR3X	Pole 3 recloser trip output asserted (only available for single-phase reclosers) (see <i>Figure 7.27</i>)	Tripping	76
RMB1A–RMB8A	Received MIRRORED BITS 1–8, Channel A (see <i>Appendix D: MIRRORED BITS Communications</i>)	Control	80
RMB1B–RMB8B	Received MIRRORED BITS 1–8, Channel B (see <i>Appendix D: MIRRORED BITS Communications</i>)	Control	82
ROKA, ROKB	MIRRORED BITS received data OK, Channels A and B (see <i>Appendix D: MIRRORED BITS Communications</i>)	Indication	84
RST_BK	Reset Breaker Monitor SELOGIC control equation (see <i>Section 8: Metering and Monitoring</i>). The relay resets the breaker monitor accumulators when a rising edge is detected on RST_BK.	Indication, Control	98
RST_DEM	Reset Demand Metering SELOGIC control equation (see <i>Section 8: Metering and Monitoring</i>). The relay resets the demand metering registers when a rising edge is detected on RST_DEM.	Indication, Control	98
RST_ENE	Reset Energy Metering SELOGIC control equation (see <i>Section 8: Metering and Monitoring</i>). The relay resets the energy metering registers when a rising edge is detected on RST_ENE.	Indication, Control	98
RST_HAL	Reset for HALARMA (see <i>Self-Tests on page 13.7</i>)	Indication, Control	98

Table F.2 Alphabetic List of Relay Word Bits (Sheet 14 of 17)

Name	Definition	Usage	Relay Word Bit Row ^a
RST_HIS	Reset Event History SELOGIC control equation (see <i>Section 8: Metering and Monitoring</i>). The relay clears the event history archive when a rising edge is detected on RST_HIS.	Indication, Control	98
RST_MML	Reset Max/Min Metering SELOGIC control equation (see <i>Section 8: Metering and Monitoring</i>). The relay resets the max/min metering registers when a rising edge is detected on RST_MML.	Indication, Control	98
RST_PDM	Reset Peak Demand Metering SELOGIC control equation (see <i>Section 8: Metering and Monitoring</i>). The relay resets the peak demand metering registers when a rising edge is detected on RST_PDM.	Indication, Control	98
RSTDNPE	Reset DNP event registers/buffers (see <i>Reading Relay Events on page E.40</i>)	Indication, Control	135
RSTMN3P	Reclosing relay reset timer is timing (available when setting ESPB := N) (see <i>Figure 6.1</i>)	Testing	70
RSTMNA, RSTMNB, RSTMNC	A-, B-, or C-Phase reclosing relay reset timer is timing (available when setting ESPB := Y) (see <i>Figure 6.1</i>)	Testing	70
RSTMSCNT	Reset MACsec Counters SELOGIC control equation (see <i>Appendix M: Cybersecurity Features</i>)	Indication, Control	140
RSTTRGT	Reset Target SELOGIC control equation (see <i>Programmable Front-Panel Target LEDs on page 5.15</i>). The relay resets the latching-type front-panel target LEDs when a rising edge is detected on RSTTRGT. This will also reset DNP event data when in single-event mode (see <i>Reading Relay Events on page E.40</i> for details).	Indication, Control	98
SAG3P	Three-phase voltage sag element = SAGA AND SAGB AND SAGC (see <i>Voltage Sag Elements on page 4.100</i>)	Sag/Swell/Int reporting	85
SAGA, SAGB, SAGC	A-, B-, or C-Phase voltage sag elements (see <i>Voltage Sag Elements on page 4.100</i>)	Sag/Swell/Int reporting	85
SALARM	Software Alarm (momentary assertion during group, active settings, password and access level changes) (see <i>Global Enable Settings on page SET.2</i>)	Indication	106
SC01QD–SC16QD	SELOGIC Counters 01–16, asserted when counter = 0 (see <i>Figure 7.16</i>)	Indication	61, 63
SC01QU–SC16QU	SELOGIC Counters 01–16, asserted when counter = Preset value (see <i>Figure 7.16</i>)	Indication	60, 62
SETCHG	Pulses for approximately one second whenever settings are changed (see SALARM in <i>Global Enable Settings on page SET.2</i>)	Indication	107
SF	Synchronism-check element, slip frequency less than setting 25SF (see <i>Figure 4.40</i>)	Testing	30
SFAST	Synchronism-check element, VP frequency greater than VS frequency (fP > fS) (see <i>Figure 4.40</i>)	Special control schemes	30
SG1–SG8	Setting group indication, group 1–8, asserted for active group (see <i>Active Settings Group Indication on page 7.24</i>)	Indication	78
SH03P	Reclosing relay shot counter = 0 (available when setting ESPB := N) (see <i>Figure 6.1</i>)	Control	64
SH0A, SH0B, SH0C	A-, B-, or C-Phase reclosing relay shot counter = 0 (available when setting ESPB := Y) (see <i>Figure 6.1</i>)	Control	65–67
SH13P	Reclosing relay shot counter = 1 (available when setting ESPB := N) (see <i>Figure 6.1</i>)	Control	64
SH1A, SH1B, SH1C	A-, B-, or C-Phase reclosing relay shot counter = 1 (available when setting ESPB := Y) (see <i>Figure 6.1</i>)	Control	65–67

Table F.2 Alphabetic List of Relay Word Bits (Sheet 15 of 17)

Name	Definition	Usage	Relay Word Bit Row ^a
SH23P	Reclosing relay shot counter = 2 (available when setting ESPB := N) (see <i>Figure 6.1</i>)	Control	64
SH2A, SH2B, SH2C	A-, B-, or C-Phase reclosing relay shot counter = 2 (available when setting ESPB := Y) (see <i>Figure 6.1</i>)	Control	65–67
SH33P	Reclosing relay shot counter = 3 (available when setting ESPB := N) (see <i>Figure 6.1</i>)	Control	64
SH3A, SH3B, SH3C	A-, B-, or C-Phase reclosing relay shot counter = 3 (available when setting ESPB := Y) (see <i>Figure 6.1</i>)	Control	65–67
SH43P	Reclosing relay shot counter = 4 (available when setting ESPB := N) (see <i>Figure 6.1</i>)	Control	64
SH4A, SH4B, SH4C	A-, B-, or C-Phase reclosing relay shot counter = 4 (available when setting ESPB := Y) (see <i>Figure 6.1</i>)	Control	65–67
SOTFE	Switch-onto-fault enable logic output (see <i>SELOGIC Control Equation Functions on page 7.8</i>)	Testing	43
SOTFT	Switch-onto-fault trip (see <i>Figure 5.1</i>)	Testing, Indication	43
SPE	Single-phase mode enabled (asserted when setting ESPB := Y) (see <i>Overcurrent Element Torque-Control Setting Application on page 5.10</i>)	Indication	19
SPO	Single-pole/phase open condition (see <i>Figure 5.5</i>)	Indication	18
SPOA, SPOB, SPOC	Phase A, B, or C single-pole/phase open conditions (see <i>Figure 5.5</i>)	Indication	18
SSLOW	Synchronism-check element, VP frequency less than VS frequency ($f_P < f_S$) (see <i>Figure 4.40</i>)	Special control schemes	30
SV01–SV64	SELOGIC variables 01–64. Associated timers (below) are picked up when variable is asserted (see <i>SELOGIC Control Equation Functions on page 7.8</i>)	Testing, Seal-in functions, etc.	48–59, 100–103
SV01T–SV64T	SELOGIC timers 01–64, timed out when asserted (see <i>SELOGIC Control Equation Functions on page 7.8</i>)	Testing, Seal-in functions, etc.	48–59, 100–103
SW1	Recloser status “Switch 1” derived from inputs (only available for traditional retrofit reclosers, otherwise, it evaluates to logical 0) (see <i>Factory 52A Settings Example (Traditional Retrofit Recloser) on page 6.4</i>).	Indication	19
SW3P	Three-phase voltage swell element = SWA AND SWB AND SWC (see <i>Voltage Swell Elements on page 4.101</i>)	Sag/Swell/Int reporting	85
SWA, SWB, SWC	A-, B-, or C-Phase voltage swell elements (see <i>Voltage Swell Elements on page 4.101</i>)	Sag/Swell/Int reporting	85
TCCAP	Recloser interface trip and close capacitor fully charged (see <i>Factory-Default 79CLS Settings Example on page 6.14</i>)	Indication, Control	39
TESTDB	Test DataBase command active. Asserts when analog and digital values reported via DNP, Modbus, IEC 61850, or Fast Meter protocol may be overridden (see <i>Section 10: Communications</i>).	Testing	87
TIRIG	Relay Time is based on IRIG-B time source (see <i>Synchrophasor Relay Word Bits on page J.16</i>)	Synchrophasors	105
TLED_01–TLED_24	Target LEDs 01–24. Asserted when LED illuminated (see <i>Front-Panel Target LEDs on page 5.13</i>)	Indication	1–3
TMB1A–TMB8A	Transmit MIRRORED BITS 1–8, channel A (see <i>Appendix D: MIRRORED BITS Communications</i>)	Control	81
TMB1B–TMB8B	Transmit MIRRORED BITS 1–8, channel B (see <i>Appendix D: MIRRORED BITS Communications</i>)	Control	83

Table F.2 Alphabetic List of Relay Word Bits (Sheet 16 of 17)

Name	Definition	Usage	Relay Word Bit Row ^a
TOSLP	To Sleep. Asserts for last minute of control operation on battery power (see <i>SEL-651R-2 Puts Itself to Sleep on page 8.43</i>)	Indication	38
TQUAL1–TQUAL4	Encoded IRIG time quality bits 1–4. Only available when Global setting IRIGC = C37.118 and a proper IRIG signal is decoded.	Indication	104
TREA1–TREA4	Trigger Reason bits 1–4 (follow SELOGIC control equations of same name (see <i>Appendix J: Synchrophasors</i>). Sent with C37.118 synchrophasor message.	Indication, Synchrophasors	105
TRGTR	Target Reset, button or command, asserts for one processing interval (see <i>Programmable Front-Panel Target LEDs on page 5.15</i>)	Control	43
TRIP3P	Trip logic output asserted (available when setting ESPB := N) (see <i>Figure 5.1</i>)	Indication	43
TRIPA, TRIPB, TRIPC	Phase A, B, or C trip logic output asserted (available when setting ESPB := Y) (see <i>Figure 5.1</i>)	Indication	43
TRIPLED	Trip target LED. Asserted when TRIP LED illuminated. (see <i>Front-Panel Target LEDs ENABLED and TRIP on page 5.15</i>)	Indication	0
TSNTPB	Asserts when relay time is based on Simple Network Time Protocol (SNTP) backup server (see <i>Simple Network Time Protocol (SNTP) on page 10.16</i>).	Indication	99
TSNTPP	Asserts when relay time is based on Simple Network Time Protocol (SNTP) primary server (see <i>Simple Network Time Protocol (SNTP) on page 10.16</i>).	Indication	99
TSOK	Time synchronization OK (see <i>Synchrophasor Relay Word Bits on page J.16</i>)	Synchrophasors	105
TUNRSTA, TUNRSTB, TUNRSTC	A-, B-, C-Phase reset tuning (see <i>High-Impedance Fault Detection (Arc Sense Technology) on page 4.152</i>)	Indication	143
TUNSTLA, TUNSTLB, TUNSTLC	A-, B-, C-Phase tuning stalled conditions (see <i>High-Impedance Fault Detection (Arc Sense Technology) on page 4.152</i>)	Indication	143
ULCL3P	Unlatch close condition. Driven by associated SELOGIC Group setting ULCL3P (see <i>Close Logic on page 6.5</i>)	Control	70
ULCLA, ULCLB, ULCLC	Phase A, B, or C unlatch close condition. Driven by associated SELOGIC Group settings ULCLA, ULCLB, or ULCLC (see <i>Close Logic on page 6.5</i>).	Control	70
V1GOOD	Positive-sequence voltage greater than setting VNOM • 0.85 (see <i>Loss-of-Potential Logic on page 4.118</i>)	Indication	19
VB001–VB128	Virtual bits 001–128. Virtual bit configuration is controlled by loaded CID file (IEC 61850 relay models only). Virtual bits can be configured to follow received GOOSE messages (see <i>Appendix L: IEC 61850</i>).	Control	108–123
VDIFA	A-Phase voltage difference across recloser/circuit breaker is too great (see <i>Figure 4.42</i>)	Testing	138
VDIFB	B-Phase voltage difference across recloser/circuit breaker is too great (see <i>Figure 4.42</i>)	Testing	138
VDIFC	C-Phase voltage difference across recloser/circuit breaker is too great (see <i>Figure 4.42</i>)	Testing	138
VDIFP	Phase voltage difference across recloser/circuit breaker is too great (VDIFA OR VDIFB OR VDIFC; see <i>Figure 4.42</i>)	Testing	138
VLOWER	Pulsed output to generator exciter/voltage regulator to lower generator voltage (see <i>Figure 4.51</i>)	Control	139

Table F.2 Alphabetic List of Relay Word Bits (Sheet 17 of 17)

Name	Definition	Usage	Relay Word Bit Row ^a
VPOLV	Positive-sequence polarization voltage valid (see <i>Directional Elements on page 4.127</i>)	Testing	19
VRAISE	Pulsed output to generator exciter/voltage regulator to raise generator voltage (see <i>Figure 4.51</i>)	Control	139
VSELY	VY voltage inputs selected (asserts when setting VSELECT := VY) (see <i>Figure 9.22</i>)	Indication	25
VSELZ	VZ voltage inputs selected (asserts when setting VSELECT := VZ) (see <i>Figure 9.22</i>)	Indication	29
VSYNCACT	Voltage matching pulse logic activated (see <i>Figure 4.50</i>)	Testing	139
VSYNCTO	Time limit expired for voltage matching attempt (see <i>Figure 4.50</i>)	Testing	139
XS_CLOS1, XS_-CLOS2, XS_CLOS3	Pole 1, 2, or 3: excessive close operations detected (available for single-phase reclosers only)	Indication	39
XS_TRIP1, XS_TRIP2, XS_TRIP3	Pole 1, 2, or 3: excessive trip operations detected (available for single-phase reclosers only)	Indication	39
ZLIN	Load encroachment “load in” element (see <i>Figure 4.73</i>)	Special phase overcurrent element control	21
ZLOAD	Load encroachment element = ZLIN OR ZLOUT (see <i>Figure 4.73</i>)	Special phase overcurrent element control	21
ZLOUT	Load encroachment “load out” element (see <i>Figure 4.73</i>)	Special phase overcurrent element control	21

^a See Table F.1 for a list of the Relay Word bits by row number.

^b Time-overcurrent (51) elements have two sets of settings called J and K, each of which includes pickup, curve, time dial, electromechanical reset, constant time adder, and minimum response time. Only one set can be operative for each 51 element. The 51_S Relay Word bit indicates which of these sets is operative for each element. It is deasserted when J settings are in use and asserted when K settings are in use. The relay uses the same output Relay Word bits (51_R, 51_T), regardless of the J/K selection.

Analog Scaling and Frequency Indicators

The SEL-651R-2 uses the Relay Word bits listed in *Table F.3* for internal operations, such as event report preparation and phasor measurement. The operating criteria for these elements are not exact, so they should not be included in commissioning tests.

Table F.3 Analog Scaling and Frequency Indicators

Relay Word Bit	Description	Asserts When:
INMET	Channel IN high-gain mode active	Channel IN current signal is less than the nominal current rating (0.2 A secondary)
ICMET	Channel IC high-gain mode active	Channel IC current signal is less than the nominal current rating (1 A secondary)
IBMET	Channel IB high-gain mode active	Channel IB current signal is less than the nominal current rating (1 A secondary)
IAMET	Channel IA high-gain mode active	Channel IA current signal is less than the nominal current rating (1 A secondary)
FREQOK	System frequency and tracking frequency valid	System frequency measurement source is healthy (see <i>Frequency Source Selection Setting (FSELECT) on page 9.33</i>), the frequency is between 40 Hz and 66 Hz, and the rate-of-change of frequency is less than 20 Hz/s.

Table F.3 Analog Scaling and Frequency Indicators

Relay Word Bit	Description	Asserts When:
FREQYOK	VY-side frequency (from V1Y voltage input) is valid for VY-side frequency window elements	See <i>Figure 4.59</i> ; Relay Word bit FREQYOK corresponds to (but does not supervise/control) analog quantity FREQY (see <i>MET (Fundamental Metering)</i> on page 10.61 and <i>Table G.1</i>).
FREQZOK	VZ-side frequency (from V1Z voltage input) is valid for VZ-side frequency window elements	See <i>Figure 4.60</i> ; Relay Word bit FREQZOK corresponds to (but does not supervise/control) analog quantity FREQZ (see <i>MET (Fundamental Metering)</i> on page 10.61 and <i>Table G.1</i>).

This page intentionally left blank

Appendix G

Analog Quantities

The SEL-651R-2 Recloser Control contains several analog quantities that can be used for more than one function.

Analog quantities are typically generated and used by a primary function, such as metering, and selected quantities are made available for one or more supplemental functions, such as the load profile recorder.

SEL-651R-2 analog quantities are generated by the following:

- Metering functions (see *Section 8: Metering and Monitoring*)
- Recloser/breaker monitor (see *Section 8: Metering and Monitoring*)
- Self-Test diagnostics (see *Section 13: Testing and Troubleshooting*)
- DNP Communications Statistics (see *Appendix E: DNP3 Communications*)
- Relay settings (see *Section 9: Settings*)
- System date and time (see *Section 10: Communications*)
- SELOGIC counters (see *Section 7: SELOGIC Control Equation Programming*)
- Reclosing relay logic (see *Section 6: Close and Reclose Logic*)

Table G.1 provides a complete list of analog quantities that can be used in the following interfaces (when marked with an “x”):

- Display points (see *Rotating Display on page 11.13*)
- Load profile recorder (see *Load Profile Report on page 8.47*)
- DNP3 (see *Appendix E: DNP3 Communications*)
- Modbus (see *Appendix K: Modbus RTU and TCP Communications*)
- SEL Fast Meter protocol (see *Appendix I: Configuration, Fast Meter, and Fast Operate Commands*)
- IEC 61850 protocol (see *Appendix L: IEC 61850*)
- SELOGIC Analog Comparisons and Checks (see *Analog Quantities on page 7.2* and *Analog Comparators and Checks on page 7.6*)

Table G.1 Analog Quantities (Sheet 1 of 13)

Label	Description	Units	Display Points	Load Profile	DNP3	Modbus	Fast Meter	IEC 61850	SELOGIC ^a
Fundamental Metering									
IA, IB, IC	Phase (A, B, C) current magnitudes	A pri	x	x	x	x	x	x	x
IAFA, IBFA, ICFA	Phase (A, B, C) current angles	degrees			x	x	x	x	
IN	Neutral (channel IN) current magnitude	A pri	x	x	x	x	x	x	x
INFA	Neutral (channel IN) current angle	degrees			x	x	x	x	
IG	Ground current magnitude ^b	A pri	x	x	x	x		x	x
IGFA	Ground current angle ^b	degrees			x	x		x	
3I0, I1, 3I2	Sequence current magnitudes	A pri	x	x	x	x		x	x
3I0FA, I1FA, 3I2FA	Sequence current angles	degrees			x	x		x	
I2I1	Negative-sequence unbalance ratio I2/I1	per unit	x	x					x
I0I1	Zero-sequence unbalance ratio I0/I1	per unit	x	x					x
VAY, VBY, VCY, VAZ, VBZ, VCZ	Phase (A, B, C) voltage magnitudes for Y- and Z-terminals	kV pri	x	x	x			x	
VAY, VBY, VCY, VAZ, VBZ, VCZ	Phase (A, B, C) voltage magnitudes for Y- and Z-terminals	V pri				x	x		x
VAYFA, VBYFA, VCYFA, VAZFA, VBZFA, VCZFA	Phase (A, B, C) voltage angles for Y- and Z-terminals	degrees			x	x	x	x	
VABY, VBCY, VCAY, VABZ, VBCZ, VCAZ	Phase-to-phase (AB, BC, CA) voltage magnitudes for Y- and Z-terminals	kV pri	x	x	x			x	
VABY, VBCY, VCAY, VABZ, VBCZ, VCAZ	Phase-to-phase (AB, BC, CA) voltage magnitudes for Y- and Z-terminals	V pri				x			x
VABYFA, VBCYFA, VCAYFA, VABZFA, VBCZFA, VCAZFA	Phase-to-phase (AB, BC, CA) voltage angles for Y- and Z-terminals	degrees			x	x		x	
V1Y, V2Y, 3V0Y, V1Z, V2Z, 3V0Z	Positive-, negative-, and zero-sequence voltage magnitudes for Y- and Z-terminals	kV pri	x	x	x			x	
V1Y, V2Y, 3V0Y, V1Z, V2Z, 3V0Z	Positive-, negative-, and zero-sequence voltage magnitudes for Y- and Z-terminals	V pri				x			x
V1YFA, V2YFA, 3V0YFA, V1ZFA, V2ZFA, 3V0ZFA	Positive-, negative-, and zero-sequence voltage angles for Y- and Z-terminals	degrees			x	x		x	
MVAA, MVAB, MVAC	Phase (A, B, C) apparent power	MVA	x	x	x				
KVAA, KVAB, KVAC	Phase (A, B, C) apparent power	kVA				x		x	x
MVA3	Three-phase apparent power	MVA	x	x	x				
KVA3	Three-phase apparent power	kVA				x		x	x
MWA, MWB, MWC	Phase (A, B, C) real power	MW	x	x	x				

Table G.1 Analog Quantities (Sheet 2 of 13)

Label	Description	Units	Display Points	Load Profile	DNP3	Modbus	Fast Meter	IEC 61850	SELogic^a
KWA, KWB, KWC	Phase (A, B, C) real power	kW			x			x	x
MW3	Three-phase real power	MW	x	x	x				
KW3	Three-phase real power	kW			x			x	x
MVARA, MVARB, MVARC	Phase (A, B, C) reactive power	MVAR	x	x	x				
KVARA, KVARB, KVARC	Phase (A, B, C) reactive power	kVAR			x			x	x
MVAR3	Three-phase reactive power	MVAR	x	x	x				
KVAR3	Three-phase reactive power	kVAR			x			x	x
PFA, PFB, PFC	Phase (A, B, C) power factor	per unit	x ^c	x	x	x		x	x
PF3	Three-phase power factor	per unit	x ^c	x	x	x		x	x
LDPFA, LDPFB, LDPFC	Phase (A, B, C) power factor leading	0 or 1	x	x	x	x			x
LDPF3	Three-phase power factor leading	0 or 1	x	x	x	x			x
FREQ	Frequency (per setting FSELECT)	Hz	x	x	x	x	x	x	x
SLIP	Slip frequency = Freq V _P – Freq V _S	Hz	x	x	x	x	x	x	x
FREQY	VY-side frequency	Hz	x	x					
FREQZ	VZ-side frequency	Hz	x	x					
DIFVA	A-Phase difference voltage = VAY – VAZ	V pri	x	x	x	x		x	x
DIFVB	B-Phase difference voltage = VBY – VBZ	V pri	x	x	x	x		x	x
DIFVC	C-Phase difference voltage = VCY – VCZ	V pri	x	x	x	x		x	x

Demand Metering

IADEM, IBDEM, ICDEM	Phase (A, B, C) current magnitudes	A pri	x	x	x	x	x	x	
INDEM	Neutral (channel IN) current magnitude	A pri	x	x	x	x	x	x	
IGDEM	Ground current magnitude ^b	A pri	x	x	x	x	x	x	
3I2DEM	Negative-sequence current magnitude	A pri	x	x	x	x	x	x	
MVAAD, MVABD, MVACD	Phase (A, B, C) apparent power	MVA	x	x	x				
KVAAD, KVABD, KVACD	Phase (A, B, C) apparent power	kVA				x			
MVA3D	Three-phase apparent power	MVA	x	x	x				
KVA3D	Three-phase apparent power	kVA				x			
MWADI, MWBDI, MWCDI	Phase (A, B, C) real power in	MW	x	x	x		x		
KWADI, KWBDI, KWCDI	Phase (A, B, C) real power in	kW				x			
MW3DI	Three-phase real power in	MW	x	x	x		x		

Table G.1 Analog Quantities (Sheet 3 of 13)

Label	Description	Units	Display Points	Load Profile	DNP3	Modbus	Fast Meter	IEC 61850	SELogic ^a
KW3DI	Three-phase real power in	kW			x				
MWADO, MWBDO, MWCDO	Phase (A, B, C) real power out	MW	x	x	x		x		
KWADO, KWBDO, KWCDO	Phase (A, B, C) real power out	kW				x			
MW3DO	Three-phase real power out	MW	x	x	x		x		
KW3DO	Three-phase real power out	kW				x			
MVRADI, MVRBDI, MVRCDI	Phase (A, B, C) reactive power in	MVAR	x	x	x		x		
KVRADI, KVRBDI, KVRCDI	Phase (A, B, C) reactive power in	kVAR				x			
MVR3DI	Three-phase reactive power in	MVAR	x	x	x		x		
KVR3DI	Three-phase reactive power in	kVAR				x			
MVRADO, MVRBDO, MVRCDO	Phase (A, B, C) reactive power out	MVAR	x	x	x		x		
KVRADO, KVRBDO, KVRCDO	Phase (A, B, C) reactive power out	kVAR				x			
MVR3DO	Three-phase reactive power out	MVAR	x	x	x			x	
KVR3DO	Three-phase reactive power out	kVAR				x			

Peak (Demand) Metering

IAPK, IBPK, ICPK	Phase (A, B, C) current magnitudes	A pri	x		x	x	x	x
INPK	Neutral (channel IN) current magnitude	A pri	x		x	x	x	x
IGPK	Ground current magnitude ^b	A pri	x		x	x	x	x
3I2PK	Negative-sequence current magnitude	A pri	x		x	x	x	x
MVAAP, MVABP, MVACP	Phase (A, B, C) apparent power	MVA	x		x			
KVAAP, KVABP, KVACP	Phase (A, B, C) apparent power	kVA				x		
MVA3P	Three-phase apparent power	MVA	x		x			
KVA3P	Three-phase apparent power	kVA				x		
MWAPI, MWBPI, MWCPI	Phase (A, B, C) real power in	MW	x		x		x	
KWAPI, KWBPI, KWCPI	Phase (A, B, C) real power in	kW				x		
MW3PI	Three-phase real power in	MW	x		x		x	
KW3PI	Three-phase real power in	kW				x		
MWAPO, MWBPO, MWCPO	Phase (A, B, C) real power out	MW	x		x		x	
KWAPO, KWBPO, KWCPO	Phase (A, B, C) real power out	kW				x		
MW3PO	Three-phase real power out	MW	x		x		x	
KW3PO	Three-phase real power out	kW				x		

Table G.1 Analog Quantities (Sheet 4 of 13)

Label	Description	Units	Display Points	Load Profile	DNP3	Modbus	Fast Meter	IEC 61850	SELogic^a
MVRAPI, MVRBPI MVRCPPI	Phase (A, B, C) reactive power in	MVAR	x		x		x		
KVRAPI, KVRBPI, KVRCPPI	Phase (A, B, C) reactive power in	kVAR				x			
MVR3PI	Three-phase reactive power in	MVAR	x		x		x		
KVR3PI	Three-phase reactive power in	kVAR			x	x			
MVRAPO, MVRBPO, MVRCPPO	Phase (A, B, C) reactive power out	MVAR	x		x		x		
KVRAPO, KVRBPO, KVRCPPO	Phase (A, B, C) reactive power out	kVAR				x			
MVR3PO	Three-phase reactive power out	MVAR	x		x		x		
KVR3PO	Three-phase reactive power out	kVAR				x			
Energy Metering									
MWHAI, MWHBI, MWHCI	Phase (A, B, C) real energy in	MWh	x	x	x	x			
MWH3I	Three-phase real energy in	MWh	x	x	x	x		x	
MWHAO, MWHBO, MWHCO	Phase (A, B, C) real energy out	MWh	x	x	x	x			
MWH3O	Three-phase real energy out	MWh	x	x	x	x		x	
MVRHAI, MVRHBI, MVRHCI	Phase (A, B, C) reactive energy in	MVARh	x	x	x	x			
MVRH3I	Three-phase reactive energy in	MVARh	x	x	x	x		x	
MVRHAO, MVRHBO, MVRHCO	Phase (A, B, C) reactive energy out	MVARh	x	x	x	x			
MVRH3O	Three-phase reactive energy out	MVARh	x	x	x	x		x	
Max/Min Metering									
IAMAX, IBMAX, ICMAX	Maximum phase (A, B, C) current magnitude	A pri			x	x		x	
IAMD_X ^d , IBMD_X ^d , ICMD_X ^d	Maximum phase (A, B, C) current magnitudes date	date				x			
IAMXT_Z ^e , IBMXT_Z ^e , ICMXT_Z ^e	Maximum phase (A, B, C) current magnitudes time	time				x			
INMAX	Maximum neutral (channel IN) current magnitude	A pri			x	x		x	
INMD_X ^d	Maximum neutral (channel IN) current magnitude date	date				x			
INMXT_Z ^e	Maximum neutral (channel IN) current magnitude time	time				x			
IGMAX	Maximum ground current magnitude ^b	A pri			x	x		x	
IGMD_X ^d	Maximum ground current magnitude date ^b	date				x			
IGMXT_Z ^e	Maximum ground current magnitude time ^b	time				x			

Table G.1 Analog Quantities (Sheet 5 of 13)

Label	Description	Units	Display Points	Load Profile	DNP3	Modbus	Fast Meter	IEC 61850	SELOGIC^a
IAMIN, IBMIN, ICMIN	Minimum phase (A, B, C) current magnitude	A pri			x	x		x	
IAMND_[x] ^d , IBMND_[x] ^d , ICMND_[x] ^d	Minimum phase (A, B, C) current magnitude date	date				x			
IAMNT_[z] ^e , IBMNT_[z] ^e , ICMNT_[z] ^e	Minimum phase (A, B, C) current magnitude time	time				x			
INMIN	Minimum neutral (channel IN) current magnitude	A pri			x	x		x	
INMND_[x] ^d	Minimum neutral (channel IN) current magnitude date	date				x			
INMNT_[z] ^e	Minimum neutral (channel IN) current magnitude time	time				x			
IGMIN	Minimum ground current magnitude ^b	A pri			x	x		x	
IGMND_[x] ^d	Minimum ground current magnitude date ^b	date				x			
IGMNT_[z] ^e	Minimum ground current magnitude time ^b	time				x			
VAYMAX, VBYMAX, VCYMAX, VAZMAX, VBZMAX, VCZMAX	Maximum phase (A, B, C) voltage magnitudes for Y- and Z-terminals	kV pri			x			x	
VAYMAX, VBYMAX, VCYMAX, VAZMAX, VBZMAX, VCZMAX	Maximum phase (A, B, C) voltage magnitudes for Y- and Z-terminals	V pri				x			
VAYMxD_[x] ^d , VBYMxD_[x] ^d , VCYmxD_[x] ^d , VAZMxD_[x] ^d , VBZMxD_[x] ^d , VCZMxD_[x] ^d	Maximum phase (A, B, C) voltage magnitudes for Y- and Z-terminals date	date				x			
VAYMXT_[z] ^e , VBYMXT_[z] ^e , VCYmXT_[z] ^e , VAZMXT_[z] ^e , VBZMXT_[z] ^e , VCZMXT_[z] ^e	Maximum phase (A, B, C) voltage magnitudes for Y- and Z-terminals time	time				x			
VAYMIN, VBYMIN, VCYMIN, VAZMIN, VBZMIN, VCZMIN	Minimum phase (A, B, C) voltage magnitudes for Y- and Z-terminals	kV pri			x			x	
VAYMIN, VBYMIN, VCYMIN, VAZMIN, VBZMIN, VCZMIN	Minimum phase (A, B, C) voltage magnitudes for Y- and Z-terminals	V pri				x			
VAYMND_[x] ^d , VBYMND_[x] ^d , VCYmND_[x] ^d , VAZMND_[x] ^d , VBZMND_[x] ^d , VCZMND_[x] ^d	Minimum phase (A, B, C) voltage magnitudes for Y- and Z-terminals date	date				x			

Table G.1 Analog Quantities (Sheet 6 of 13)

Label	Description	Units	Display Points	Load Profile	DNP3	Modbus	Fast Meter	IEC 61850	SELogic^a
VAYMNT_[z] ^e , VBYMNT_[z] ^e , VCYMNT_[z] ^e , VAZMNT_[z] ^e , VBZMNT_[z] ^e , VCZMNT_[z] ^e	Minimum phase (A, B, C) voltage magnitudes for Y- and Z-terminals time	time			x				
MVA3MAX	Maximum three-phase apparent power	MVA		x				x	
KVA3MAX	Maximum three-phase apparent power	kVA			x				
KVA3XD_[x] ^d	Maximum three-phase apparent power date	date			x				
KVA3XT_[z] ^e	Maximum three-phase apparent power time	time			x				
MW3MAX	Maximum three-phase real power	MW		x				x	
KW3MAX	Maximum three-phase real power	kW			x				
KW3MND_[x] ^d	Maximum three-phase real power date	date			x				
KW3MNT_[z] ^e	Maximum three-phase real power time	time			x				
MVR3MAX	Maximum three-phase reactive power	MVAR		x				x	
KVR3MAX	Maximum three-phase reactive power	kVAR			x				
KVR3XD_[x] ^d	Maximum three-phase reactive power date	date			x				
KVR3XT_[z] ^e	Maximum three-phase reactive power time	time			x				
MVA3MIN	Minimum three-phase apparent power	MVA		x				x	
KVA3MIN	Minimum three-phase apparent power	kVA			x				
KVA3ND_[x] ^d	Minimum three-phase apparent power date	date			x				
KVA3NT_[z] ^e	Minimum three-phase apparent power time	time			x				
MW3MIN	Minimum three-phase real power	MW		x				x	
KW3MIN	Minimum three-phase real power	kW			x				
KW3MXD_[x] ^d	Minimum three-phase real power date	date			x				
KW3MXT_[z] ^e	Minimum three-phase real power time	time			x				
MVR3MIN	Minimum three-phase reactive power	MVAR		x				x	
KVR3MIN	Minimum three-phase reactive power	kVAR			x				

Table G.1 Analog Quantities (Sheet 7 of 13)

Label	Description	Units	Display Points	Load Profile	DNP3	Modbus	Fast Meter	IEC 61850	SELOGIC^a
KVR3ND_[x] ^d	Minimum three-phase reactive power date	date				x			
KVR3NT_[z] ^e	Minimum three-phase reactive power time	time				x			
RMS Metering									
IAR, IBR, ICR	Phase (A, B, C) rms current	A pri	x	x	x	x			x
INR	Neutral (channel IN) rms current	A pri	x	x	x	x			x
VAYR, VBYR, VCYR, VAZR, VBZR, VCZR	Phase (A, B, C) rms voltage for Y- and Z-terminals	kV pri	x	x	x				
VAYR, VBYR, VCYR, VAZR, VBZR, VCZR	Phase (A, B, C) rms voltage for Y- and Z-terminals	V pri				x			x
MWAR, MWBR, MWCR	Phase (A, B, C) average real power	MW	x	x	x			x	
KWAR, KWBR, KWCR	Phase (A, B, C) average real power	kW				x			
MW3R	Three-phase average real power	MW	x	x	x			x	
KW3R	Three-phase average real power	kW				x			
Harmonics Metering									
IAHT, IBHT, ICHT	Phase (A, B, C) current THD	%	x	x	x	x			x
INHT	Neutral (channel IN) current THD	%	x	x	x	x			x
IAH01, IBH01, ICH01 ^f	Phase (A, B, C) current fundamental magnitude (harmonic metering)	A pri			x	x			x
INH01 ^f	Neutral (channel IN) current fundamental magnitude (harmonic metering)	A pri			x	x			x
IAHnn, IBHnn, ICHnn	Phase (A, B, C) current Harmonic nn (nn = 02–16)	%			x	x			x
INHnn	Neutral (channel IN) current Harmonic nn (nn = 02–16)	%			x	x			x
VAYHT, VBYHT, VCYHT, VAZHT, VBZHT, VCZHT	Phase (A, B, C) voltage THD for Y- and Z-terminals	%	x	x	x	x			x
VAYH01, VBYH01, VCYH01, VAZH01, VBZH01, VCZH01 ^f	Phase (A, B, C) voltage Fundamental magnitudes for Y- and Z-terminals (harmonic metering)	kV			x				
VAYH01, VBYH01, VCYH01, VAZH01, VBZH01, VCZH01 ^f	Phase (A, B, C) voltage fundamental magnitudes for Y- and Z-terminals (harmonic metering)	V				x			x
VAYHnn, VBYHnn, VCYHnn, VAZHnn, VBZHnn, VCZHnn	Phase (A, B, C) voltage Harmonics nn (nn = 02–16) for Y- and Z-terminals	%			x	x			x
Breaker Monitor									
BRKDAT	Last reset date and time	date/time	x						

Table G.1 Analog Quantities (Sheet 8 of 13)

Label	Description	Units	Display Points	Load Profile	DNP3	Modbus	Fast Meter	IEC 61850	SELogic^a
INTTA, INTTB, INTTC	Phase (A, B, C) internal trip counter	count	x		x	x			
INTIA, INTIB, INTIC	Phase (A, B, C) internal trip accumulated current	kA pri	x		x	x			
EXTTA, EXTTB, EXTTC	Phase (A, B, C) external trip counter	count	x		x	x			
EXTIA, EXTIB, EXTIC	Phase (A, B, C) external trip accumulated current	kA pri	x		x	x			
OPSCTRA, OPSCTRB, OPSCTRC	Phase (A, B, C) total internal and external trip counter	count	x	x	x	x		x	x
APHTR, BPHTR, CPHTR	Phase (A, B, C) involvement counter	count	x		x	x			x
GNDCTR	Ground involvement counter	count	x		x	x			x
SEFCTR	SEF involvement counter	count	x		x	x			x
WEARA, WEARB, WEARC	Phase (A, B, C) breaker wear percentage	%	x	x	x	x		x	x
MAXWEAR	Greatest wear of WEARA, WEARB, or WEARC	%	x	x	x	x		x	x
BKTYP	Breaker type, according to Global setting BKTYP		x		x	x			

Event History

NUMEVE	Event history number	count				x			
EVESEL	Selected history number	count				x			
FDATE_Y	Fault date—Year portion	year				x			
FDATE_M	Fault date—Month portion	month				x			
FDATE_D	Fault date—Day portion	day				x			
FTIME_H	Fault time—Hour portion	hour				x			
FTIME_M	Fault time—Minute portion	minute				x			
FTIME_S	Fault time—Second portion	second				x			
FTIMEH	Fault date/time stamp—High word	binary			x				
FTIMEH16	Fault date/time stamp—High word formatted as a 16-bit signed value	binary			x				
FTIMEM	Fault date/time stamp—Middle word	binary			x				
FTIMEM16	Fault date/time stamp—Middle word formatted as a 16-bit signed value	binary			x				
FTIMEL	Fault date/time stamp—Low word	binary			x				
FTIMEL16	Fault date/time stamp—Low word formatted as a 16-bit signed value	binary			x				
FTYPE	Fault type				x				
FTYPE16	Fault type formatted as a 16-bit signed value				x				

Table G.1 Analog Quantities (Sheet 9 of 13)

Label	Description	Units	Display Points	Load Profile	DNP3	Modbus	Fast Meter	IEC 61850	SELogic ^a
EVE_TYPE	Event type					x			
FLOC	Fault location	LL units			x	x		x	
FI	Fault current maximum of IA, IB, IC	A pri			x	x			
FIA, FIB, FIC	Fault current, A, B, or C-phase	A pri			x	x		x	
FIG	Fault current, residual ground (IG = 3I0) ^b	A pri			x	x		x	
FIQ	Fault current, negative-sequence (3I2)	A pri			x	x		x	
FTARHI	Fault targets—high word				x	x			
FTARLO	Fault targets—low word				x	x			
FFREQ	Event frequency	Hz			x	x			
FGRP	Setting group active at event trigger	count			x	x			
FSHO	Reclosing relay shot counter at event trigger	count			x	x			
FUNR	Number of unread faults	count			x				
FUNRC	Number of unread faults	count			xg				
FLRNUM	Unique Identification number of the latest event	unitless						x	
FLREP	Event Report Present (shall be 1 when an event report is present and 0 otherwise)	0 or 1						x	
HIFLNUM	Unique Identification number of the latest HIF event	unitless						x	
HIFLREP	Event Report Present (shall be 1 when an HIF event report is present, and 0 otherwise)	0 or 1						x	

Diagnostics

P5V_PS	+5 Volt power supply	Vdc			x	x			
P5V_REG	+5 Volt Regulated power supply	Vdc			x	x			
P15V_PS	+15 Volt power supply	Vdc			x	x			
N15V_PS	-15 Volt power supply	Vdc			x	x			
P12V_TC	+12 Volt trip/close capacitors control supply	Vdc			x	x			
P5VA_PS	+5 Volt analog power supply	Vdc			x	x			
N5VA_PS	-5 Volt analog power supply	Vdc			x	x			
TEMP	Temperature	Deg C	x	x	x	x			x
CMODE ^h	Battery charger mode		x	x	x	x			
VBAT	Battery voltage	Vdc	x	x	x	x		x	x
IBAT	Battery current (negative indicates discharge)	A dc	x	x	x	x			x
TBAT	Battery temperature	Deg C	x	x	x	x			x
INPBV	Input power Bus voltage	Vdc			x	x			

Table G.1 Analog Quantities (Sheet 10 of 13)

Label	Description	Units	Display Points	Load Profile	DNP3	Modbus	Fast Meter	IEC 61850	SELogic ^a
12VAUX	+12 V auxiliary power supply	Vdc			x	x			
TCCAPV	Trip/close capacitor voltage	Vdc	x	x	x	x			x
Settings Group, Date, and Time									
ACTGRP	Active settings group	count			x ⁱ	x			
DATE	Present date from relay clock	date	x				x		
TIME	Present time from relay clock	time	x				x		
YEAR	Year number (0000–9999)	year							x
DAYYY	Day of year number (1–366)	day							x
WEEKj	Week number (1–53)	week							x
DAYW	Day of week number (0–6)	day							x
MINSM	Minutes since midnight	minute							x
DATE_Y	Present date—year portion	year				x			
DATE_M	Present date—month portion	month				x			
DATE_D	Present date—day portion	day				x			
TIME_H	Present time—hour portion	hour				x			
TIME_M	Present time—minute portion	minute				x			
TIME_S	Present time—second portion	second				x			
Relay Information									
FID	Relay firmware string							x	
FWREV	Relay firmware revision				x	x			
FWVNUM	Relay firmware version number				x	x			
SNUMBL	Relay serial number, lowest 4 digits				x	x			
SNUMBM	Relay serial number, middle 4 digits				x	x			
SNUMBH	Relay serial number, highest 4 digits				x	x			
SERNUM	Relay serial number string							x	
DNPADR	DNP slave address of relay				x				
REPADR	DNP master address				x				
MACsec Counters									
VERUNTG	Counter that increments for each Ethernet frame without the MACsec header when the MACsec connection of the relay is not in STRICT mode	count			x				
VERNONTG	Counter that increments for each Ethernet frame without the MACsec header when the MACsec connection of the relay is in STRICT mode	count			x				
VERBDTG	Counter that increments when the MACsec Ethernet frame cannot be properly handled.	count			x				

Table G.1 Analog Quantities (Sheet 11 of 13)

Label	Description	Units	Display Points	Load Profile	DNP3	Modbus	Fast Meter	IEC 61850	SELogic ^a
VERNOSA	Counter that increments when the MACsec Ethernet frame cannot be properly handled	count			x				
VERNOSE	Counter that increments for Ethernet frames with a different SA than the active SA on the relay when the MACsec connection of the relay is in STRICT mode	count			x				
Modbus Communications Counters									
MSGRCRD	Number of messages received	count					x		
MSGOID	Number of messages to other devices (Other ID)	count					x		
ILLADDR	Illegal address count	count					x		
BADCRC	Bad CRC count	count					x		
UARTER	Uart error count	count					x		
ILLFUNC	Illegal function count	count					x		
ILLREG	Illegal register count	count					x		
ILLDATA	Illegal data count	count					x		
BADPF	Bad packet format count	count					x		
BADPL	Bad packet length count	count					x		
Math Variables									
MV01–MV64	Math variable		x		x	x		x	x
SELogic Counters									
SC01–SC16	SELOGIC counter <i>nn</i> present value (where <i>nn</i> = 01–16) count		x	x	x	x		x	x
Identifier Labels									
RID	Relay identifier		x						
TID	Terminal identifier		x						
Pickup Settings, 51^k									
51JPJ, 51PKP	Maximum-phase time-overcurrent element (J, K) pickup	A sec	x		x				
51AJP, 51BJP, 51CJP, 51AKP, 51BKP, 51CKP	Phase (A, B, C) time-overcurrent element (J, K) pickup	A sec	x		x				
51N1JP, 51N1KP	Neutral (#1) time-overcurrent element (J, K) pickup	A sec	x		x				
51N2JP, 51N2KP	Neutral (#2) time-overcurrent element (J, K) pickup	A sec	x		x				
51G1JP, 51G1KP	Ground (#1) time-overcurrent element (J, K) pickup	A sec	x		x				
51G2JP, 51G2KP	Ground (#2) time-overcurrent element (J, K) Pickup	A sec	x		x				

Table G.1 Analog Quantities (Sheet 12 of 13)

Label	Description	Units	Display Points	Load Profile	DNP3	Modbus	Fast Meter	IEC 61850	SELogic ^a
51QJP, 51QKP	Negative-Sequence time-overcurrent element (J, K) pickup	A sec	x		x				
51PJP_P, 51PKP_P	Maximum-phase time-overcurrent element (J, K) pickup	A pri	x		x				
51AJP_P, 51BJP_P, 51CJP_P, 51AKP_P, 51BKP_P, 51CKP_P	Phase (A, B, C) time-overcurrent element (J, K) pickup	A pri	x		x				
51N1JP_P, 51N1KP_P	Neutral (#1) time-overcurrent element (J, K) pickup	A pri	x		x				
51N2JP_P, 51N2KP_P	Neutral (#2) time-overcurrent element (J, K) pickup	A pri	x		x				
51G1JP_Pl, 51G1KP_Pl	Ground (#1) time-overcurrent element (J, K) pickup	A pri	x		x				
51G2JP_Pl, 51G2KP_Pl	Ground (#2) time-overcurrent element (J, K) pickup	A pri	x		x				
51QJP_P, 51QKP_P	Negative-sequence time-overcurrent element (J, K) pickup	A pri	x		x				

Curve Settings 51^k

51PJC, 51PKC	Maximum-phase time-overcurrent element (J, K) curve	Curve	x						
51AJC, 51BJC, 51CJC, 51AKC, 51BKC, 51CKC	Phase (A, B, C) time-overcurrent element (J, K) curve	Curve	x						
51N1JC, 51N1KC	Neutral (#1) time-overcurrent element (J, K) curve	Curve	x						
51N2JC, 51N2KC	Neutral (#2) time-overcurrent element (J, K) curve	Curve	x						
51G1JC, 51G1KC	Ground (#1) time-overcurrent element (J, K) curve	Curve	x						
51G2JC, 51G2KC	Ground (#2) time-overcurrent element (J, K) curve	Curve	x						
51QJC, 51QKC	Negative-Sequence time-overcurrent element (J, K) curve	Curve	x						

Time Dial Settings, 51^k

51PJTD, 51PKTD	Maximum-phase time-overcurrent element (J, K) time dial	Time Dial	x						
51AJTD, 51BJTD, 51CJTD, 51AKTD, 51BKTD, 51CKTD	Phase (A, B, C) time-overcurrent element (J, K) time dial	Time Dial	x						
51N1JTD, 51N1KTD	Neutral (#1) time-overcurrent element (J, K) time dial	Time Dial	x						
51N2J5D, 51N2KTD	Neutral (#2) time-overcurrent element (J, K) time dial	Time Dial	x						
51G1JTD, 51G1KTD	Ground (#1) time-overcurrent element (J, K) time dial	Time Dial	x						

Table G.1 Analog Quantities (Sheet 13 of 13)

Label	Description	Units	Display Points	Load Profile	DNP3	Modbus	Fast Meter	IEC 61850	SELogic ^a
51G2JTD, 51G2KTD	Ground (#2) time-overcurrent element (J, K) time dial	Time Dial	x						
51QJTD, 51QKTD	Negative-sequence time-overcurrent element (J, K) time dial	Time Dial	x						
79SH3P	Shot counter—three-phase	count						x	
79SHA	Shot counter—A-phase	count						x	
79SHB	Shot counter—B-phase	count						x	
79SHC	Shot counter—C-phase	count						x	

^a The indicated analog quantities available for SELogic under Fundamental Metering, RMS Metering, Harmonic Metering, Math Variables, and SELogic Counters are processed about every 0.5 seconds. The indicated analog quantities available for SELogic under Breaker Monitor and Diagnostics are processed about every 1 second.

^b When Global setting EGNDSW := Y, the metering ground current quantity IG automatically switches between 3IO and IN, depending on the magnitude of the measured ground current. The metering IG quantity (A primary) is based on the IN channel for small signals and the 3IO quantity for larger signals.

When Global setting EGNDSW := N, the ground current quantity IG is always based on 3IO = IA + IB + IC (in A primary). See Ground Switch Option on page 8.3 for more details.

^c Lag or lead is automatically included in Display Points for power factor. For example, setting “DPO2 = PFA” will display PF A = 0.76 LAG as display point 2.

^d Modbus date values are available as day, month, and year: [x] = D, M, Y.

^e Modbus time values are available as seconds, minutes, and hours: [z] = S, M, H.

^f The first harmonic (01) is also called the “fundamental” component and comes from the harmonic metering subsystem. This quantity may be different than the quantity from the fundamental metering subsystem because the relay calculates the two numbers by using different methods. For example, VBYH01 may not exactly match VBY (from Fundamental Metering).

^g Available in DNP as a counter input.

^h See Table 8.11 for Battery Charger Mode values.

ⁱ Available in DNP as both a counter input and analog output.

^j According to ISO 8601, years starting on a Thursday and leap years that start on a Wednesday have 53 weeks. Note that because ISO 8601 is used to determine the week of the year quantity, WEEK, certain corner cases can occur. For example, Sunday, January 1st, 2017, will be reported as occurring in WEEK 53, while the YEAR will report 2017. This is the result of ISO 8601 defining Sunday as the last day of the week.

^k The time-overcurrent elements have two sets of settings, called J and K. Only one of these sets is operative at any time. J/K selection is controlled by the 51_SW SELogic Group setting for each of the 51_ elements.

^l When Global setting EGNDSW := Y, the primary ground pickup is calculated using CTRN. When Global setting EGNDSW := N, the primary ground pickup is calculated using CTR. See Ground Switch Option on page 8.3.

Appendix H

Fast SER Protocol

Introduction

This appendix describes special binary Fast Sequential Events Recorder (SER) messages that are not included in *Section 10: Communications* of this instruction manual. Devices with embedded processing capability can use these messages to enable and accept unsolicited binary Fast SER messages from the SEL-651R-2 Recloser Control.

SEL relays and communications processors have two separate data streams that share the same serial port. The normal serial interface consists of ASCII character commands and reports that are intelligible to people using a terminal or terminal emulation package. The binary data streams can interrupt the ASCII data stream to obtain information, and then allow the ASCII data stream to continue. This mechanism allows a single communications channel to be used for ASCII communications (e.g., transmission of a long event report) interleaved with short bursts of binary data to support fast acquisition of metering or SER data. To exploit this feature, the device connected to the other end of the link requires software that uses the separate data streams. The binary commands and ASCII commands can also be accessed by a device that does not interleave the data streams.

Make Sequential Events Recorder (SER) Settings With Care

The relay triggers a row in the Sequential Events Recorder (SER) event report for any change of state in any one of the elements listed in the SER1, SER2, SER3, or SER4 trigger settings. Nonvolatile memory is used to store the latest 1024 rows of the SER event report so they can be retained during power loss. The nonvolatile memory is rated for a finite number of “writes.” Exceeding the limit can result in an EEPROM self-test failure. An average of one state change every three minutes can be made for a 25-year relay service life.

Recommended Message Usage

Use the following sequence of commands to enable unsolicited binary Fast SER messaging in the SEL-651R-2:

- Step 1. On initial connection, send the **SNS** command to retrieve and store the ASCII names for the digital I/O points assigned to trigger SER records.
- The order of the ASCII names matches the point indices in the unsolicited binary Fast SER messages. Send the “Enable Unsolicited Fast SER Data Transfer” message to enable the SEL-651R-2 to transmit unsolicited binary Fast SER messages.
- Step 2. When SER records are triggered in the SEL-651R-2, the relay responds with an unsolicited binary Fast SER message. If this message has a valid checksum, it must be acknowledged by sending an acknowledge message with the same response number as contained in the original message. The relay will wait approximately 200–500 ms to receive an acknowledge message, at which time the relay will resend the same unsolicited Fast SER message with the same response number.
 - Step 3. Upon receiving an acknowledge message with a matching response number, the relay increments the response number and continues to send and seek acknowledgment for unsolicited Fast SER messages if additional SER records are available. When the response number reaches three, it wraps around to zero on the next increment.

Functions and Function Codes

In the messages shown below, all numbers are in hexadecimal unless otherwise noted.

01-Function Code: Enable Unsolicited Fast SER Data Transfer, Sent From Master to Relay

Upon being turned on, the SEL-651R-2 disables its own unsolicited transmissions. This function enables the SEL-651R-2 to begin sending unsolicited data to the device which sent the enable message, if the SEL-651R-2 has such data to transfer. The message format for function code 01 is shown in *Table H.1*.

Table H.1 Function Code 01 Message Format (Sheet 1 of 2)

Data	Description
A546	Message header
12	Message length in bytes (18 decimal)
0000000000	Five bytes reserved for future use as a routing address
YY	Status byte (LSB = 1 indicates an acknowledge is requested)
01	Function code
C0	Sequence byte (Always C0. Other values are reserved for future use in multiple frame messages.)
XX	Response number (XX = 00, 01, 02, 03, 00, 01...).
18	Function to enable (18 unsolicited SER messages)

Table H.1 Function Code 01 Message Format (Sheet 2 of 2)

Data	Description
0000	Reserved for future use as function code data
nn	Maximum number of SER records per message, 01–20 hex
cccc	Two byte CRC-16 check code for message

The SEL-651R-2 verifies the message by checking the header, length, function code, and enabled function code against the expected values. It also checks the entire message against the CRC-16 field. If any of the checks fail, except the function code or the function to enable, the message is ignored.

If an acknowledge is requested as indicated by the least significant bit of the status byte, the relay transmits an acknowledge message with the same response number received in the enable message.

The *nn* field is used to set the maximum number of SER records per message. The relay checks for SER records approximately every 500 ms. If there are new records available, the relay immediately creates a new unsolicited Fast SER message and transmits it. If there are more than *nn* new records available, or if the first and last record are separated by more than 16 seconds, the relay will break the transmission into multiple messages so that no message contains more than *nn* records, and the first and last record of each message are separated by no more than 16 seconds.

If the function to enable is not 18 or the function code is not recognized, the relay responds with an acknowledge message containing response code 01 (function code unrecognized) and no functions are enabled. If the SER triggers are disabled (SER1, SER2, SER3, and SER4 are all set to NA), the unsolicited Fast SER messages are still enabled, but the only SER records generated are because of settings changes and power being applied to the relay. If the SER1, SER2, SER3, or SER4 settings are subsequently changed to any non-NA value and SER entries are triggered, unsolicited SER messages will be generated with the new SER records.

02-Function Code: Disable Unsolicited Fast SER Data Transfer, Sent From Master to Relay

This function disables the SEL-651R-2 from transferring unsolicited data. The message format for function code 02 is shown in *Table H.2*.

Table H.2 Function Code 02 Message Format

Data	Description
A546	Message header
10	Message length (16 decimal)
0000000000	Five bytes reserved for future use as a routing address.
YY	Status byte (LSB = 1 indicates an acknowledge is requested)
02	Function code
C0	Sequence byte (Always C0. Other values are reserved for future use in multiple frame messages.)
XX	Response number (XX = 00, 01, 02, 03, 01, 02...)
18	Function to disable (18 = Unsolicited SER)
00	Reserved for future use as function code data
cccc	Two byte CRC-16 check code for message

The SEL-651R-2 verifies the message by checking the header, length, function code, and disabled function code against the expected values. It also checks the entire message against the CRC-16 field. If any of the checks fail, except the function code or the function to disable, the message is ignored.

If an acknowledge is requested as indicated by the least significant bit of the status byte, the relay transmits an acknowledge message with the same response number received in the enable message.

If the function to disable is not 18 or the function code is not recognized, the relay responds with an acknowledge message containing response code 01 (function code unrecognized) and no functions are disabled.

18-Function: Unsolicited Fast SER Response, Sent From Relay to Master

The function 18 is used for the transmission of unsolicited Fast Sequential Events Recorder (SER) data from the SEL-651R-2. This function code is also passed as data in the “Enable Unsolicited Data Transfer” and the “Disable Unsolicited Data Transfer” messages to indicate which type of unsolicited data should be enabled or disabled. The message format for function code 18 is shown in *Table H.3*.

Table H.3 Function Code 18 Message Format (Sheet 1 of 2)

Data	Description
A546	Message header
ZZ	Message length (as long as $34 + 4 \cdot nn$ decimal, where nn is the maximum number of SER records allowed per message as indicated in the “Enable Unsolicited Data Transfer” message)
0000000000	Five bytes reserved for future use as a routing address
YY	Status Byte (01 = need acknowledgment; 03 = settings changed and need acknowledgment. If YY = 03, the master should re-read the SNS data because the element index list may have changed)
18	Function code
C0	Sequence byte (Always C0. Other values are reserved for future use in multiple frame messages)
XX	Response number (XX = 00, 01, 02, 03, 01, 02...)
00000000	Four bytes reserved for future use as a return routing address
dddd	Two-byte day of year (1–366)
yyyy	Two-byte, four-digit year (e.g., 1999 or 07CF hex)
mmmmmmmm	Four-byte time of day in milliseconds since midnight
XX	1st element index (match with the response to the SNS command; 00 for 1st element, 01 for second element, and so on)
uuuuuu	Three-byte time tag offset of 1st element in microseconds since time indicated in the time of day field
XX	2nd element index
uuuuuu	Three-byte time tag offset of 2nd element in microseconds since time indicated in the time of day field
.	
.	
.	
xx	Last element index
uuuuuu	Three-byte time tag offset of last element in microseconds since time indicated in the time of day field

Table H.3 Function Code 18 Message Format (Sheet 2 of 2)

Data	Description
FFFFFE	Four-byte end-of-records flag
sssssss	Packed four-byte element status for as many as 32 elements (LSB for the 1st element)
cccc	Two-byte CRC-16 check code for message

If the relay determines that SER records have been lost, it sends a message with the following format:

Data	Description
A546	Message header
22	Message length (34 decimal)
0000000000	Five bytes reserved for future use as a routing address.
YY	Status Byte (01 = need acknowledgment; 03 = settings changed and need acknowledgment)
18	Function code
C0	Sequence byte (Always C0. Other values are reserved for future use in multiple frame messages.)
XX	Response number (XX = 00, 01, 02, 03, 00, 01, ...)
00000000	Four bytes reserved for future use as a return routing address.
dddd	Two-byte day of year (1–366) of overflow message generation
yyyy	Two-byte, four-digit year (e.g., 1999 or 07CF hex) of overflow message generation.
mmmmmmmm	Four-byte time of day in milliseconds since midnight
FFFFFE	Four-byte end-of-records flag
00000000	Element status (unused)
cccc	Two byte CRC-16 check code for message

Acknowledge Message Sent from Master to Relay, and From Relay to Master

The acknowledge message is constructed and transmitted for every received message that contains a status byte with the LSB set (except another acknowledge message), and which passes all other checks, including the CRC. The acknowledge message format is shown in *Table H.4*.

Table H.4 Acknowledge Message Format

Data	Description
A546	Message header
0E	Message length (14 decimal)
0000000000	Five bytes reserved for future use as a routing address
00	Status byte (always 00)
XX	Function code, echo of acknowledged function code with MSB set
RR	Response code (see below)
XX	Response number (XX = 00, 01, 02, 03, 00, 01, ...) must match response number from message being acknowledged
cccc	Two byte CRC-16 check code for message

The SEL-651R-2 supports the following response codes:

Table H.5 SEL-651R-2 Response Codes

RR	Response
00	Success
01	Function code not recognized

Examples

- Successful acknowledge for “Enable Unsolicited Fast SER Data Transfer” message from a relay with at least one of SER1, SER2, SER3, or SER4 not set to NA:

A5 46 0E 00 00 00 00 00 00 81 00 XX cccc

(XX is the same as the Response Number in the “Enable Unsolicited Data Transfer” message to which it responds)

- Unsuccessful acknowledge for “Enable Unsolicited Fast SER Data Transfer” message from a relay with all of SER1, SER2, SER3, and SER4 set to NA:

A5 46 0E 00 00 00 00 00 00 81 02 XX cccc

(XX is the same as the response number in the “Enable Unsolicited Data Transfer” message to which it responds.)

- Disable Unsolicited Fast SER Data Transfer message, acknowledge requested:

A5 46 10 00 00 00 00 00 01 02 C0 XX 18 00 cccc

(XX = 0, 1, 2, 3)

- Successful acknowledge from the relay for the “Disable Unsolicited Fast SER Data Transfer” message:

A5 46 0E 00 00 00 00 00 00 82 00 XX cccc

(XX is the same as the response number in the “Disable Unsolicited Fast SER Data Transfer” message to which it responds.)

- Successful acknowledge message from the master for an unsolicited Fast SER message:

A5 46 0E 00 00 00 00 00 00 98 00 XX cccc

(XX is the same as the response number in the unsolicited Fast SER message to which it responds.)

Notes:

Once the relay receives an acknowledge with response code 00 from the master, it will clear the Settings Changed bit (bit 1) in its status byte if that bit is asserted, and it will clear the Settings Changed bit in fast meter if that bit is asserted.

An element index of FE indicates that the SER record is a result of startup. An element index of FF indicates that the SER record is because of a setting change. An element index of FD indicates that the element identified in this SER record is no longer in the SER trigger settings.

When the relay sends an SER message packet, it will put a sequential number (0, 1, 2, 3, 0, 1, ...) into the response number. If the relay does not receive an acknowledge from the master before approximately 500 ms, the relay will resend the same message packet with the same response number until it

receives an acknowledge message with that response number. For the next SER message, the relay will increment the response number (it will wrap around to zero from three).

A single Fast SER message packet from the relay can have a maximum of 32 records and the data may span a time period of no more than 16 seconds. The master may limit the number records in a packet with the third byte of function code data in the “Enable Unsolicited Data Transfer” message (function code 01). The relay may generate an SER packet with less than the requested number of records, if the record time stamps span more than 16 seconds.

The relay always requests acknowledgment in unsolicited Fast SER messages (LSB of the status byte is set).

Unsolicited Fast SER messages can be enabled on multiple ports simultaneously.

This page intentionally left blank

Appendix I

Configuration, Fast Meter, and Fast Operate Commands

Overview

SEL relays have two separate data streams that share the same serial port. Data communications with the relay consist of ASCII character commands and reports that are intelligible using a terminal or terminal emulation package. The binary data streams can interrupt the ASCII data stream to obtain information and then allow the ASCII data stream to continue.

This mechanism allows a single communications channel to be used for ASCII communications (e.g., transmission of a long event report) interleaved with short bursts of binary data to support fast acquisition of metering data. The device connected to the other end of the link requires software that uses the separate data streams to exploit this feature. The binary commands and ASCII commands can also be accessed by a device that does not interleave the data streams.

SEL Application Guide AG95-10, *Configuration and Fast Meter Messages*, is a comprehensive description of the SEL binary messages. Below is a description of the messages provided in the SEL-651R-2.

Message Lists

Binary Message List

NOTE: The SEL-651R-2 is not compatible with Fast Meter requests when issued by an SEL-2020, an SEL-2030 with R124 firmware or earlier, or an SEL-2032 with R112 firmware or earlier.

Table I.1 Binary Message List (Sheet 1 of 2)

Request to Relay (hex)	Response From Relay
A5C0	Relay Definition Block
A5C1	Fast Meter Configuration Block
A5D1	Fast Meter Data Block
A5C2	Demand Fast Meter Configuration Block
A5D2	Demand Fast Meter Data Message
A5C3	Peak Demand Fast Meter Configuration Block
A5D3	Peak Demand Fast Meter Data Message
A5B9	Fast Meter Status Acknowledge
A5CE	Fast Operate Configuration Block
A5E0	Fast Operate Remote Bit Control
A5E3	Fast Operate Breaker Control

Table I.1 Binary Message List (Sheet 2 of 2)

Request to Relay (hex)	Response From Relay
A5CD	Fast Reset Configuration Block
A5ED	Fast Reset Control

ASCII Configuration Message List

Table I.2 ASCII Configuration Message List

Request to Relay (ASCII)	Response From Relay
ID	ASCII Firmware ID String and Terminal ID Setting (TID)
DNA	ASCII Names of Relay Word bits
BNA	ASCII Names of bits in the A5D1 Status Byte
SNS	ASCII Names of bits in the SER trigger settings

Message Definitions

A5C0 Relay Definition Block

In response to the A5C0 request, the relay sends the following block.

Table I.3 A5C0 Relay Definition Block

Data	Description
A5C0	Command
28	Message length
06	Support six protocols: SEL, MIRRORED BITS, DNP, Modbus, IEEE C37.118, and IEC 61850.
03	Support Fast Meter, fast demand, and fast peak
01	Status flag for Settings change
A5C1	Fast Meter configuration
A5D1	Fast Meter message
A5C2	Fast demand configuration
A5D2	Fast demand message
A5C3	Fast peak configuration
A5D3	Fast peak message
0001	Settings change bit
A5C100000000	Reconfigure Fast Meter on settings change
0300	SEL protocol with Fast Operate and fast message (unsolicited SER messaging)
0002	Modbus
0005	DNP3
0006	MIRRORED BITS protocol
0007	IEEE C37.118 Synchrophasors
0008	IEC 61850
00	Reserved
xx	Checksum

A5C1 Fast Meter Configuration Block

In response to the A5C1 request, the relay sends the following block.

Table I.4 A5C1 Fast Meter Configuration Block (Sheet 1 of 2)

Data	Description
A5C1	Fast Meter command
98	Length
01	One status flag byte
00	Scale factors in Fast Meter message
00	# of scale factors
0C	# of analog input channels
02	# of samples per channel
90	# of digital banks
01	One calculation block
0004	Analog channel offset
0064	Time stamp offset
006C	Digital offset
494100000000	Analog channel name [IA] (IA)
01	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
494200000000	Analog channel name [IB] (IB)
01	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
494300000000	Analog channel name [IC] (IC)
01	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
494E00000000	Analog channel name [IN] (IN)
01	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
564131000000	Analog channel name [VA1] (VAY)
01	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
564231000000	Analog channel name [VB1] (VBY)
01	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
564331000000	Analog channel name [VC1] (VCY)
01	Analog channel type
FF	Scale factor type

NOTE: Analog channel names are transmitted by the relay as part of the A5C1 message. To support legacy applications, some Fast Meter analog channel names differ from the analog labels used for DNP and Modbus protocols documented in Appendix G: Analog Quantities, Appendix E: DNP3 Communications, and Appendix K: Modbus RTU and TCP Communications. The analog channel names shown in brackets [] in Table I.4 are those contained in the Fast Meter message. The analog labels from Appendix G: Analog Quantities are shown in parentheses.

NOTE: See Appendix G: Analog Quantities for definitions of analog channel names.

Table I.4 A5C1 Fast Meter Configuration Block (Sheet 2 of 2)

Data	Description
0000	Scale factor offset in Fast Meter message
564132000000	Analog channel name [VA2] (VAZ)
01	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
564232000000	Analog channel name [VB2] (VBZ)
01	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
564332000000	Analog channel name [VC2] (VCZ)
01	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
465245510000	Analog channel name [FREQ] (FREQ)
01	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
534C49500000	Analog channel name [SLIP] (SLIP)
01	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
00	Line Configuration (00–ABC, 01–ACB)
00	Power Calculations
FFFF	No Deskew angle
FFFF	No Rs compensation (-1)
FFFF	No Xs compensation (-1)
00	IA channel index
01	IB channel index
02	IC channel index
0x	VA channel index (x = 7 If EPHANT = VZ OR (EPHANT ≠ VZ AND VSELECT = VZ), else x = 4)
0x	VB channel index (x = 8 If EPHANT = VZ OR (EPHANT ≠ VZ AND VSELECT = VZ), else x = 5)
0x	VC channel index (x = 9 If EPHANT = VZ OR (EPHANT ≠ VZ AND VSELECT = VZ), else x = 6)
00	Reserved
checksum	1-byte checksum of all preceding bytes

A5D1 Fast Meter Data Block

In response to the A5D1 request, the relay sends the following block.

Table I.5 A5D1 Fast Meter Data Block

Data	Description
A5D1	Command
FE	Length
1 byte	1 Status Byte
96 bytes	X and Y components of: IA, IB, IC, IN, VA1, VB1, VC1, VA2, VB2, VC2, FREQ, and SLIP in 4-byte IEEE FPS
8 bytes	Time stamp
144 bytes	144 digital banks: TAR0–TAR143
1 byte	Reserved
checksum	1-byte checksum of all preceding bytes

A5C2/A5C3 Demand/ Peak Demand Fast Meter Configuration Messages

In response to the A5C2 or A5C3 request, the relay sends the following block.

Table I.6 A5C2/A5C3 Demand/Peak Demand Fast Meter Configuration Messages (Sheet 1 of 3)

Data	Description
A5C2 or A5C3	Command; Demand (A5C2) or Peak Demand (A5C3)
EE	Length
01	# of status flag bytes
00	Scale factors in meter message
00	# of scale factors
16	# of analog input channels
01	# of samples per channel
00	# of digital banks
00	# of calculation blocks
0004	Analog channel offset
00B4	Time stamp offset
FFFF	Digital offset
494100000000	Analog channel name [IA] (IADEM or IAPK)
02	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
494200000000	Analog channel name [IB] (IBDEM or IBPK)
02	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
494300000000	Analog channel name [IC] (ICDEM or ICPK)
02	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
494E00000000	Analog channel name [IN] (INDEM or INPK)
02	Analog channel type

NOTE: Analog channel names are transmitted by the relay as part of the A5C2 and A5C3 messages. To support legacy applications, some Fast Meter analog channel names differ from the analog labels used for DNP and Modbus protocols documented in Appendix G: Analog Quantities, Appendix E: DNP3 Communications, and Appendix K: Modbus RTU and TCP Communications. The analog channel names shown in brackets [] in Table I.6 are those contained in the Fast Meter message. The analog labels from Appendix G: Analog Quantities are shown in parentheses.

Table I.6 A5C2/A5C3 Demand/Peak Demand Fast Meter Configuration Messages (Sheet 2 of 3)

Data	Description
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
494700000000	Analog channel name [IG] (IGDEM or IGPK)
02	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
334932000000	Analog channel name [3I2] (3I2DEM or 3I2PK)
02	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
504131000000	Analog channel name [PA1] (MWADO or MWAPO)
02	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
504231000000	Analog channel name [PB1] (MWBDO or MWBPO)
02	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
504331000000	Analog channel name [PC1] (MWCDO or MWCPO)
02	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
503100000000	Analog channel name [P1] (MW3DO or MW3PO)
02	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
514131000000	Analog channel name [QA1] (MVRADO or MVRAPO)
02	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
514231000000	Analog channel name [QB1] (MVRBDO or MVRBPO)
02	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
514331000000	Analog channel name [QC1] (MVRCD0 or MVRCP0)
02	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
513100000000	Analog channel name [Q1] (MVR3DO or MVR3PO)
02	Analog channel type

Table I.6 A5C2/A5C3 Demand/Peak Demand Fast Meter Configuration Messages (Sheet 3 of 3)

Data	Description
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
504132000000	Analog channel name [PA2] (MWADI or MWAPI)
02	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
504232000000	Analog channel name [PB2] (MWBDI or MWBPI)
02	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
504332000000	Analog channel name [PC2] (MWCDI or MWCPI)
02	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
503200000000	Analog channel name [P2] (MW3DI or MW3PI)
02	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
514132000000	Analog channel name [QA2] (MVRADI or MVRAPI)
02	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
514232000000	Analog channel name [QB2] (MVRBDI or MVRBPI)
02	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
514332000000	Analog channel name [QC2] (MVRCDI or MVRCPPI)
02	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
513200000000	Analog channel name [Q2] (MVR3DI or MVR3PI)
02	Analog channel type
FF	Scale factor type
0000	Scale factor offset in Fast Meter message
00	Reserved
checksum	1-byte checksum of preceding bytes

A5D2/A5D3 Demand/ Peak Demand Fast Meter Message

In response to the A5D2 or A5D3 request, the relay sends the following block.

Table I.7 A5D2/A5D3 Demand/Peak Demand Fast Meter Message

Data	Description
A5D2 or A5D3	Command
BE	Length
1 byte	1 Status Byte
176-bytes	IADEM/IAPK, IBDEM/IBPK, ICDEM/ICPK, INDEM/INPK, IGDEM/IGPK, 3I2DEM/3I2PK, MWADI/MWAPI, MWBDI/MWBPI, MWCDI/MWCPI, MW3DI/MW3PI, MVRADI/MVRAPI, MVRBDI/MVRBPI, MVRCDI/MVRCPPI, MVR3DI/MVR3PI, MWADO/MWAPO, MWBDO/MWBPO, MWCDO/MWCPO, MW3DO/MW3PO, MVRADO/MVRAPO, MVRBDO/MVRBPO, MVRCDO/MVRCPO, MVR3DO/MVR3PO in 8-byte IEEE FPS
8 bytes	Time stamp
1 byte	Reserved
1 byte	1-byte checksum of all preceding bytes

A5B9 Fast Meter Status Acknowledge Message

In response to the A5B9 request, the relay clears the Fast Meter (message A5D1) Status Byte. The SEL-651R-2 Status Byte contains two active bits: STSET (bit 1) and PWRUP (bit 2); both bits are set on startup. The STSET bit is also set on settings changes. If the STSET bit is set, the external device should request the A5C1, A5C2, and A5C3 messages. The external device can then determine if the scale factors or line configuration parameters have been modified.

A5CE Fast Operate Configuration Block

In response to the A5CE request, the relay sends the following block.

Table I.8 A5CE Fast Operate Configuration Block (Sheet 1 of 4)

Data	Description
A5CE	Command
72	Length
04	Support 3 circuit breakers with individual phase operation
0020	Support 32 remote bit set/clear commands
0100	Allow remote bit pulse commands
31	Operate code, open breakers 1, 2 and 3
11	Operate code, close breakers 1, 2 and 3
32	Operate code, open breaker 1
12	Operate code, close breaker 1
33	Operate code, open breaker 2
13	Operate code, close breaker 2
34	Operate code, open breaker 3
14	Operate code, close breaker 3
00	Operate code, clear remote bit RB01
20	Operate code, set remote bit RB01
40	Operate code, pulse remote bit RB01
01	Operate code, clear remote bit RB02

Table I.8 A5CE Fast Operate Configuration Block (Sheet 2 of 4)

Data	Description
21	Operate code, set remote bit RB02
41	Operate code, pulse remote bit RB02
02	Operate code, clear remote bit RB03
22	Operate code, set remote bit RB03
42	Operate code, pulse remote bit RB03
03	Operate code, clear remote bit RB04
23	Operate code, set remote bit RB04
43	Operate code, pulse remote bit RB04
04	Operate code, clear remote bit RB05
24	Operate code, set remote bit RB05
44	Operate code, pulse remote bit RB05
05	Operate code, clear remote bit RB06
25	Operate code, set remote bit RB06
45	Operate code, pulse remote bit RB06
06	Operate code, clear remote bit RB07
26	Operate code, set remote bit RB07
46	Operate code, pulse remote bit RB07
07	Operate code, clear remote bit RB08
27	Operate code, set remote bit RB08
47	Operate code, pulse remote bit RB08
08	Operate code, clear remote bit RB09
28	Operate code, set remote bit RB09
48	Operate code, pulse remote bit RB09
09	Operate code, clear remote bit RB10
29	Operate code, set remote bit RB10
49	Operate code, pulse remote bit RB10
0A	Operate code, clear remote bit RB11
2A	Operate code, set remote bit RB11
4A	Operate code, pulse remote bit RB11
0B	Operate code, clear remote bit RB12
2B	Operate code, set remote bit RB12
4B	Operate code, pulse remote bit RB12
0C	Operate code, clear remote bit RB13
2C	Operate code, set remote bit RB13
4C	Operate code, pulse remote bit RB13
0D	Operate code, clear remote bit RB14
2D	Operate code, set remote bit RB14
4D	Operate code, pulse remote bit RB14
0E	Operate code, clear remote bit RB15
2E	Operate code, set remote bit RB15
4E	Operate code, pulse remote bit RB15

Table I.8 A5CE Fast Operate Configuration Block (Sheet 3 of 4)

Data	Description
0F	Operate code, clear remote bit RB16
2F	Operate code, set remote bit RB16
4F	Operate code, pulse remote bit RB16
10	Operate code, clear remote bit RB17
30	Operate code, set remote bit RB17
50	Operate code, pulse remote bit RB17
11	Operate code, clear remote bit RB18
31	Operate code, set remote bit RB18
51	Operate code, pulse remote bit RB18
12	Operate code, clear remote bit RB19
32	Operate code, set remote bit RB19
52	Operate code, pulse remote bit RB19
13	Operate code, clear remote bit RB20
33	Operate code, set remote bit RB20
53	Operate code, pulse remote bit RB20
14	Operate code, clear remote bit RB21
34	Operate code, set remote bit RB21
54	Operate code, pulse remote bit RB21
15	Operate code, clear remote bit RB22
35	Operate code, set remote bit RB22
55	Operate code, pulse remote bit RB22
16	Operate code, clear remote bit RB23
36	Operate code, set remote bit RB23
56	Operate code, pulse remote bit RB23
17	Operate code, clear remote bit RB24
37	Operate code, set remote bit RB24
57	Operate code, pulse remote bit RB24
18	Operate code, clear remote bit RB25
38	Operate code, set remote bit RB25
58	Operate code, pulse remote bit RB25
19	Operate code, clear remote bit RB26
39	Operate code, set remote bit RB26
59	Operate code, pulse remote bit RB26
1A	Operate code, clear remote bit RB27
3A	Operate code, set remote bit RB27
5A	Operate code, pulse remote bit RB27
1B	Operate code, clear remote bit RB28
3B	Operate code, set remote bit RB28
5B	Operate code, pulse remote bit RB28
1C	Operate code, clear remote bit RB29
3C	Operate code, set remote bit RB29

Table I.8 A5CE Fast Operate Configuration Block (Sheet 4 of 4)

Data	Description
5C	Operate code, pulse remote bit RB29
1D	Operate code, clear remote bit RB30
3D	Operate code, set remote bit RB30
5D	Operate code, pulse remote bit RB30
1E	Operate code, clear remote bit RB31
3E	Operate code, set remote bit RB31
5E	Operate code, pulse remote bit RB31
1F	Operate code, clear remote bit RB32
3F	Operate code, set remote bit RB32
5F	Operate code, pulse remote bit RB32
00	Reserved
checksum	1-byte checksum of all preceding bytes

A5EO Fast Operate Remote Bit Control

The external device sends the following message to perform a remote bit operation.

Table I.9 A5EO Fast Operate Remote Bit Control

Data	Description
A5EO	Command
06	Length
1 byte	Operate code: 00–1F clear remote bit RB01–RB32 20–3F set remote bit RB01–RB32 40–5F pulse remote bit for RB01–RB32 for one processing interval
1 byte	Operate validation: $4 \cdot \text{Operate code} + 1$
checksum	1-byte checksum of preceding bytes

The relay performs the specified remote bit operation if the following conditions are true:

- The Operate code is valid.
- The Operate validation = $4 \cdot \text{Operate code} + 1$.
- The message checksum is valid.
- The FASTOP port setting is set to Y.
- The relay is enabled.

Remote bit set and clear operations are latched by the relay. Remote bit pulse operations assert the remote bit for one processing interval (1/4 cycle).

It is common practice to route remote bits to output contacts to provide remote control of the relay outputs. If you wish to pulse an output contact closed for a specific duration, SEL recommends using the remote bit pulse command and SELOGIC control equations to provide secure and accurate contact control.

The remote device sends the remote bit pulse command; the relay controls the timing of the output contact assertion. You can use any remote bit (RB01–RB32) and any SELOGIC control equation timer (SV01–SV64) to control any

of the output contacts. For example, to pulse output contact **OUT104** for 30 cycles with Remote Bit RB04 and SELOGIC control equation timer SV04, issue the following relay settings:

Via the **SET L** command:

```
ESV := 4 enable 4 SELOGIC control equations
SV04PU := 0 SV04 pickup time = 0
SV04DO := 30 SV04 dropout time is 30 cycles
SV4 := RB04 SV04 input is RB04
OUT104 := SV04T route SV04 timer output to OUT104
```

To pulse the contact, send the **A5E006430DDB** command to the relay.

A5E3 Fast Operate Breaker Control

The external device sends the following message to perform a fast breaker open/close.

Table I.10 A5E3 Fast Operate Breaker Control

Data	Description
A5E3	Command
06	Length
1 byte	Operate code: 31—OPEN Breakers 1, 2, and 3 11—CLOSE Breakers 1, 2, and 3 32—OPEN Breaker 1 12—CLOSE Breaker 1 33—OPEN Breaker 2 13—CLOSE Breaker 2 34—OPEN Breaker 3 14—CLOSE Breaker 3
1 byte	Operate Validation: 4 • Operate code + 1
Checksum	1-byte checksum of preceding bytes

The relay performs the specified breaker operation if the following conditions are true:

- Conditions defined in the A5E0 message are true.
- The breaker jumper (JMP2B) is in place on the SEL-651R-2 main board.

A5CD Fast Operate Reset Definition Block

In response to an A5CD request, the relay sends the configuration block for the Fast Operate Reset message.

Table I.11 A5CD Fast Operate Reset Definition Block

Data	Description
A5CD	Command
0E	Message length
01	The number of Fast Operate reset codes supported
00	Reserved for future use
00	Fast Operate reset code (“00” for target reset)
54415220520D00	Fast Operate reset description string (“TAR R”)
xx	Checksum

A5ED Fast Operate Reset Command

The Fast Operate Reset commands take the following form.

Table I.12 A5ED Fast Operate Reset Command

Data	Description
A5ED	Command
06	Message Length—always 6
00	Operate Code (“00” for target reset, “TAR R”)
01	Operate Validation—(4 • Operate Code) + 1
xx	Checksum

ID Message

In response to the **ID** command, the relay sends the firmware ID (FID), boot firmware ID (BFID), firmware checksum (CID), relay TID setting (DEVID), Modbus device code (DEVCODE)—for use by an SEL Communications Processor, relay part number (PARTNO), relay serial number (SERIALNO), and configuration string (CONFIG)—for use by other IEDs or software.

A sample response is shown below; responses will differ depending on relay, settings, and firmware.

```
<STX>
"FID=SEL-651R-2-Rxxx-Vx-Zxxxxxx-Dxxxxxxxxx", "yyyy"<CR><LF>
"BFID=SLBT-3CF1-Rxxx-Vx-Zxxxxxx-Dxxxxxxxxx", "yyyy"<CR><LF>
"CID=xxxx", "yyyy"<CR><LF>
"DEVID=STATION A", "yyyy"<CR><LF>
"DEVCODE=56", "yyyy"<CR><LF>
"PARTNO=0651R261XAA83A1113XXXX", "yyyy"<CR><LF>
"SERIALNO=0000000000000000", "yyyy"<CR><LF>
"CONFIG=1124200", "yyyy"<CR><LF>
"SPECIAL=01211", "yyyy"<CR><LF>
"iedName=", "0360"<CR><LF>
"type=", "026F"<CR><LF>
"configVersion=", "0609"<CR><LF>
<ETX>
```

where:

<STX> is the STX character (02)

<ETX> is the ETX character (03)

xxxx is the 4-byte ASCII hex representation of the checksum of the relay firmware

yyyy is the 4-byte ASCII hex representation of the checksum for each line

The ID message is available from Access Level 0 and higher.

DNA Message

In response to the **DNA T** or **DNA X** command, the relay sends names of the Relay Word bits transmitted in the A5D1 message. The first name is associated with the MSB, the last name with the LSB. These names are listed in the Relay Word in *Appendix F: Relay Word Bits*. The **DNA** command is available from Access Level 0 and higher.

In response to the **DNA** command (without T or X modifier), the relay sends the **DNA X** command with all Relay Word bit names replaced with *. This is necessary for compatibility with older communications processors.

An example DNA T message for the SEL-651R-2 is shown below.

```
"EN", "TRIPLED", "*", "*", "*", "*", "*", "0723"<CR><LF>
"TLED_08", "TLED_07", "TLED_06", "TLED_05", "TLED_04", "TLED_03", "TLED_02", "TLED_01", "12E4"<CR><LF>
"TLED_16", "TLED_15", "TLED_14", "TLED_13", "TLED_12", "TLED_11", "TLED_10", "TLED_09", "12E5"<CR><LF>
"TLED_24", "TLED_23", "TLED_22", "TLED_21", "TLED_20", "TLED_19", "TLED_18", "TLED_17", "12EF"<CR><LF>
"50A1", "50B1", "50C1", "50P1", "50A2", "50B2", "50C2", "50P2", "0A60"<CR><LF>
"50A3", "50B3", "50C3", "50P3", "50A4", "50B4", "50C4", "50P4", "0A70"<CR><LF>
"50G1", "50G2", "50G3", "50G4", "5001", "5002", "5003", "5004", "0A90"<CR><LF>
"50N1", "50N2", "50N3", "50N4", "50A", "50B", "50C", "50P2", "0A25"<CR><LF>
"50P5", "50P6", "50G5", "50G6", "5005", "5006", "50N5", "50N6", "0AC0"<CR><LF>
"50LA1", "50LB1", "50LC1", "50L", "50GF", "50GR", "50QF", "50QR", "0AFE"<CR><LF>
"51AS", "51AR", "51AT", "51BS", "51BR", "51B", "51BT", "0AEE"<CR><LF>
"51CS", "51CR", "51C", "51CT", "51PS", "51PR", "51P", "51PT", "0AEE"<CR><LF>
"51G1S", "51G1R", "51G1", "51G2S", "51G2R", "51G2T", "0C66"<CR><LF>
"51QS", "51QR", "51Q", "51QT", "51NIS", "51N1R", "51N1", "51N1T", "0BE2"<CR><LF>
"50A1T", "50B1T", "50C1T", "50P1T", "50A2T", "50B2T", "50C2T", "50P2T", "0D00"<CR><LF>
"50A3T", "50B3T", "50C3T", "50P3T", "50A4T", "50B4T", "50C4T", "50P4T", "0D10"<CR><LF>
"50G1T", "50G2T", "50G3T", "50G4T", "50Q1T", "50Q2T", "50Q3T", "50Q4T", "0D3C"<CR><LF>
"50N1T", "50N2T", "50N3T", "50N4T", "51N2S", "51N2R", "51N2", "51N2T", "0CF7"<CR><LF>
"52AA", "52AB", "52AC", "52A3P", "SPOA", "SPOB", "SPOC", "SPO", "0BF7"<CR><LF>
"V1600D", "L0P", "VPOLV", "GNDSW", "DD", "SPE", "SW1", "3PO", "0C52"<CR><LF>
"FSA", "FSB", "FSC", "*", "PHASE_A", "PHASE_B", "PHASE_C", "*", "0C9B"<CR><LF>
"ZLOUT", "ZLIN", "ZLOAD", "*", "FAULT", "*", "*", "09F9"<CR><LF>
"27YA1", "27YB1", "27YC1", "27YB2", "27YC2", "59YA1", "59YB1", "0D34"<CR><LF>
"59YC1", "59YA2", "59YB2", "59YC2", "27YB1", "27YC1", "59YB1", "0E4C"<CR><LF>
"59YBC1", "59YCA1", "59YN1", "59YN2", "59YQ1", "59YV1", "3P27Y", "3P59Y", "0E2C"<CR><LF>
"27YA3", "27YB3", "27YC3", "59YA3", "59YB3", "59YC3", "59YL1", "VSELY", "0DB0"<CR><LF>
"27ZA1", "27ZB1", "27ZC1", "27ZA2", "27ZB2", "27ZC2", "59ZA1", "59ZB1", "0D3C"<CR><LF>
"59ZC1", "59ZA2", "59ZB2", "59ZC2", "27ZA1", "27ZB1", "27ZC1", "59ZB1", "0E54"<CR><LF>
"59ZBC1", "59ZCA1", "59ZN1", "59ZN2", "59ZQ1", "59ZV1", "3P27Z", "3P59Z", "0E34"<CR><LF>
"27ZA3", "27ZB3", "27ZC3", "59ZA3", "59ZB3", "59ZC3", "59ZL1", "VSELZ", "0DB8"<CR><LF>
"SF", "25A1", "25A2", "SFAST", "SSLOW", "25C", "59VS", "59VP", "0BBA"<CR><LF>
"81D1", "81D2", "81D5", "81D4", "81D6", "FREQQK", "81RFP", "0BDC"<CR><LF>
"81D1T", "81D2T", "81D3T", "81D4T", "81D5T", "81D6T", "27B81", "81RFT", "0D24"<CR><LF>
"**", "IN107", "IN106", "IN105", "IN104", "IN103", "IN102", "IN101", "0BDE"<CR><LF>
"**", "IN206", "IN205", "IN204", "IN203", "IN202", "IN201", "0ADF"<CR><LF>
"**", "78VSO", "81R4T", "81R3T", "81R2T", "81R1T", "81RT", "0B50"<CR><LF>
"**", "PB06_LED", "PB05_LED", "PB04_LED", "PB03_LED", "PB02_LED", "PB01_LED", "10CD"<CR><LF>
"**", "PB12_LED", "PB11_LED", "PB10_LED", "PB09_LED", "PB08_LED", "PB07_LED", "10D6"<CR><LF>
"PWR_SRC1", "**", "DISTST", "CHRGG", "DISCHG", "DTFAIL", "BTFAIL", "TOSLP", "100B"<CR><LF>
"**", "TCCAP", "XS_TRIP1", "XS_TRIP2", "XS_TRIP3", "XS_CLO81", "XS_CLO82", "XS_CLO83", "13CD"<CR><LF>
"LB01", "LB02", "LB03", "LB04", "LB05", "LB06", "LB07", "LB08", "OB14"<CR><LF>
"LB09", "LB10", "LB11", "LB12", "LB13", "LB14", "LB15", "LB16", "OB15"<CR><LF>
"CCA", "CCB", "CCC", "CC3", "OCA", "OCB", "OCC", "OC3", "09D2"<CR><LF>
"SOTFE", "SOTFT", "TRGTR", "**", "TRIPA", "TRIPB", "TRIPC", "TRIP3P", "0E93"<CR><LF>
"LT01", "LT02", "LT03", "LT04", "LT05", "LT06", "LT07", "LT08", "OB4A"<CR><LF>
"LT09", "LT10", "LT11", "LT12", "LT13", "LT14", "LT15", "LT16", "OB45"<CR><LF>
"LT17", "LT18", "LT19", "LT20", "LT21", "LT22", "LT23", "LT24", "OB4F"<CR><LF>
"LT25", "LT26", "LT27", "LT28", "LT29", "LT30", "LT31", "LT32", "OB49"<CR><LF>
"SV01", "SV02", "SV03", "SV04", "SV01T", "SV02T", "SV03T", "SV04T", "0D2C"<CR><LF>
"SV05", "SV06", "SV07", "SV08", "SV05T", "SV06T", "SV07T", "SV08T", "0D4C"<CR><LF>
"SV09", "SV10", "SV11", "SV12", "SV09T", "SV11T", "SV12T", "0D36"<CR><LF>
"SV13", "SV14", "SV15", "SV16", "SV13T", "SV14T", "SV15T", "SV16T", "0D44"<CR><LF>
"SV17", "SV18", "SV19", "SV20", "SV17T", "SV18T", "SV19T", "SV20T", "0D52"<CR><LF>
"SV21", "SV22", "SV23", "SV24", "SV21T", "SV22T", "SV23T", "SV24T", "0D3C"<CR><LF>
"SV25", "SV26", "SV27", "SV28", "SV25T", "SV26T", "SV27T", "SV28T", "0D5C"<CR><LF>
"SV29", "SV30", "SV31", "SV32", "SV29T", "SV30T", "SV31T", "SV32T", "0D46"<CR><LF>
"SV33", "SV34", "SV35", "SV36", "SV33T", "SV34T", "SV35T", "SV36T", "0D54"<CR><LF>
"SV37", "SV38", "SV39", "SV40", "SV37T", "SV38T", "SV39T", "SV40T", "0D62"<CR><LF>
"SV41", "SV42", "SV43", "SV44", "SV41T", "SV42T", "SV43T", "SV44T", "0D4C"<CR><LF>
"SV45", "SV46", "SV47", "SV48", "SV45T", "SV46T", "SV47T", "SV48T", "0D6C"<CR><LF>
"SC01QU", "SC02QU", "SC03QU", "SC04QU", "SC05QU", "SC06QU", "SC07QU", "SC08QU", "1084"<CR><LF>
"SC01QD", "SC02QD", "SC03QD", "SC04QD", "SC05QD", "SC06QD", "SC07QD", "SC08QD", "0FFC"<CR><LF>
"SC09QU", "SC10QU", "SC11QU", "SC12QU", "SC13QU", "SC14QU", "SC15QU", "SC16QU", "1085"<CR><LF>
"SC09QD", "SC10QD", "SC11QD", "SC12QD", "SC13QD", "SC14QD", "SC15QD", "SC16QD", "0FFD"<CR><LF>
"79RS3P", "79CY3P", "79LOC3P", "SH03P", "SH13P", "SH23P", "SH33P", "SH43P", "0E5C"<CR><LF>
"79RSA", "79CYA", "79LOA", "SHOA", "SH1A", "SH2A", "SH3A", "SH4A", "0C5B"<CR><LF>
"79RSB", "79CYB", "79LOB", "SHOB", "SH1B", "SH2B", "SH3B", "SH4B", "0CBD"<CR><LF>
"79RSC", "79CYC", "79LOC", "SHOC", "SH1C", "SH2C", "SH3C", "SH4C", "0CC5"<CR><LF>
"CLOSEA", "CLOSEB", "CLOSEC", "CLOSE3D", "CFA", "CFC", "CF3P", "0E0E"<CR><LF>
"RCSCFA", "RCSCFB", "RCSCFC", "RCSCF3P", "OPTMNA", "OPTMNBB", "OPTMNC", "OPTMN3P", "1102"<CR><LF>
"RSTMNA", "RSTMNB", "RSTMNC", "RSTMN3P", "ULCLAA", "ULCLB", "ULCLC", "ULCL3P", "1122"<CR><LF>
"32OE", "320GE", "32VE", "**", "F32Q", "R32Q", "F32QG", "R32QG", "0B7D"<CR><LF>
"32VE", "R32V", "F32P", "R32P", "**", "**", "0838"<CR><LF>
"32QF", "32QR", "32GF", "32GR", "32PF", "32PR", "**", "**", "09CA"<CR><LF>
"BCWA", "BCWB", "BCWC", "BCW", "PDEM", "NDEM", "GDEM", "QDEM", "0C44"<CR><LF>
"OUT108", "OUT107", "OUT106", "OUT105", "OUT104", "OUT103", "OUT102", "OUT101", "0FEC"<CR><LF>
"OUT202", "OUT201", "RCCL3X", "RCTR3X", "RCCL2X", "RCTR2X", "RCCL1X", "RCTR1X", "10FO0"<CR><LF>
"**", "**", "**", "**", "**", "**", "**", "04D0"<CR><LF>
"SG1", "SG2", "SG3", "SG4", "SG5", "SG6", "SG7", "SG8", "09F4"<CR><LF>
"**", "**", "IRIGOK", "INMET", "ICMET", "IBMET", "IAMET", "OB93"<CR><LF>
"RMB8A", "RMB7A", "RMB6A", "RMB5A", "RMB4A", "RMB3A", "RMB2A", "RMB1A", "0E34"<CR><LF>
"TM8B", "TM87A", "TM86A", "TM85A", "TM84A", "TM83A", "TM82A", "TM81A", "0E44"<CR><LF>
"RMB8B", "RMB7B", "RMB6B", "RMB5B", "RMB4B", "RMB3B", "RMB2B", "RMB1B", "0E3C"<CR><LF>
```

```

*TMB8B", "TMB7B", "TMB6B", "TMB5B", "TMB4B", "TMB3B", "TMB2B", "TMB1B", "0E4C"<CR><LF>
"LBOKA", "CBADA", "RBADA", "ROKA", "LBOKB", "CBADB", "RBADB", "ROKB", "ODFA"<CR><LF>
"SAGA", "SAGB", "SAGC", "SAG3P", "SWA", "SWB", "SWC", "SW3P", "OC26"<CR><LF>
"**", "**", "**", "**", "**", "**", "04D0"<CR><LF>
"INTA", "INTB", "INTC", "INT3P", "**", "**", "TESTDB", "0A89"<CR><LF>
"**", "**", "**", "3PWR1", "**", "**", "3PWR2", "0737"<CR><LF>
"**", "**", "**", "3PWR3", "**", "**", "3PWR4", "073B"<CR><LF>
"**", "**", "PB06", "PB05", "PB04", "PB03", "PB02", "PB01", "0995"<CR><LF>
"**", "**", "PB06_PUL", "PB05_PUL", "PB04_PUL", "PB03_PUL", "PB02_PUL", "PB01_PUL", "1175"<CR><LF>
"**", "**", "PB12", "PB11", "PB10", "PB09", "PB08", "PB07", "099E"<CR><LF>
"**", "**", "PB12_PUL", "PB11_PUL", "PB10_PUL", "PB09_PUL", "PB08_PUL", "PB07_PUL", "117E"<CR><LF>
"RB01", "RB02", "RB03", "RB04", "RB05", "RB06", "RB07", "RB08", "RB44"<CR><LF>
"RB09", "RB10", "RB11", "RB12", "RB13", "RB14", "RB15", "RB16", "RB45"<CR><LF>
"RB17", "RB18", "RB19", "RB20", "RB21", "RB22", "RB23", "RB24", "RB4F"<CR><LF>
"RB25", "RB26", "RB27", "RB28", "RB29", "RB30", "RB31", "RB32", "RB59"<CR><LF>
"RSTTRGT", "RST_MML", "RST_ENE", "RST_HIS", "RST_BK", "RST_PDM", "RST_DEM", "RST_HAL", "14DD"<CR><LF>
"**", "LINK5A", "LINK5B", "LNKFAIL", "PS5ASEL", "P5BSSEL", "TSNTPP", "TSNTPB", "100D"<CR><LF>
"SV49", "SV50", "SV51", "SV52", "SV49T", "SV50T", "SV51T", "SV52T", "0D56"<CR><LF>
"SV53", "SV54", "SV55", "SV56", "SV53T", "SV54T", "SV55T", "SV56T", "0D64"<CR><LF>
"SV57", "SV58", "SV59", "SV60", "SV60T", "SV57T", "SV58T", "SV59T", "SV60T", "0D72"<CR><LF>
"SV61", "SV62", "SV63", "SV64", "SV61T", "SV62T", "SV63T", "SV64T", "0D5C"<CR><LF>
"DST", "DSTP", "LPSEC", "LPSECP", "TQUAL4", "TQUAL3", "TQUAL2", "TQUAL1", "0FCA"<CR><LF>
"TSOK", "TIRIG", "PMDO", "PMTRIG", "TREA4", "TREA3", "TREA2", "TREA1", "0F08"<CR><LF>
"ALARML", "ACCESS", "**", "**", "HALARMA", "HALARMP", "HALARML", "HALARM", "0F77"<CR><LF>
"**", "**", "PASNVAL", "ACCESSP", "GRPSW", "SETCHG", "CHGPASS", "BADPASS", "0F43"<CR><LF>
"VB001", "VB002", "VB003", "VB004", "VB005", "VB006", "VB007", "VB008", "0CE4"<CR><LF>
"VB009", "VB010", "VB011", "VB012", "VB013", "VB014", "VB015", "VB016", "0CE5"<CR><LF>
"VB017", "VB018", "VB019", "VB020", "VB021", "VB022", "VB023", "VB024", "0CEF"<CR><LF>
"VB025", "VB026", "VB027", "VB028", "VB029", "VB030", "VB031", "VB032", "0CF9"<CR><LF>
"VB033", "VB034", "VB035", "VB036", "VB037", "VB038", "VB039", "VB040", "0D03"<CR><LF>
"VB041", "VB042", "VB043", "VB044", "VB045", "VB046", "VB047", "VB048", "0D04"<CR><LF>
"VB049", "VB050", "VB051", "VB052", "VB053", "VB054", "VB055", "VB056", "0D05"<CR><LF>
"VB057", "VB058", "VB059", "VB060", "VB061", "VB062", "VB063", "VB064", "0D0F"<CR><LF>
"VB065", "VB066", "VB067", "VB068", "VB069", "VB070", "VB071", "VB072", "0D19"<CR><LF>
"VB073", "VB074", "VB075", "VB076", "VB077", "VB078", "VB079", "VB080", "0D23"<CR><LF>
"VB081", "VB082", "VB083", "VB084", "VB085", "VB086", "VB087", "VB088", "0D24"<CR><LF>
"VB089", "VB090", "VB091", "VB092", "VB093", "VB094", "VB095", "VB096", "0D25"<CR><LF>
"VB097", "VB098", "VB099", "VB100", "VB101", "VB102", "VB103", "VB104", "0D02"<CR><LF>
"VB105", "VB106", "VB107", "VB108", "VB109", "VB110", "VB111", "VB112", "0CF1"<CR><LF>
"VB113", "VB114", "VB115", "VB116", "VB117", "VB118", "VB119", "VB120", "0CFB"<CR><LF>
"VB121", "VB122", "VB123", "VB124", "VB125", "VB126", "VB127", "VB128", "0FCF"<CR><LF>
"**", "**", "**", "**", "**", "HIFMODE", "HIFREC", "0829"<CR><LF>
"**", "**", "HIF2_A", "HIF2_B", "HIF2_C", "3PH_EVE", "OB30"<CR><LF>
"HIA2_A", "HIA2_B", "HIA2_C", "FRZCLRA", "FRZCLRB", "FRZCLRC", "HIFER", "HIFFRZ", "11E5"<CR><LF>
"DIA_DIS", "DIB_DIS", "DIC_DIS", "DVA_DIS", "DVB_DIS", "DVC_DIS", "*, *OREDHIF2", "1258"<CR><LF>
"DL2CLR", "DL2CLR", "DL2CLR", "DL2CLR", "ITUNE_A", "ITUNE_B", "ITUNE_C", "INI_HIF", "HIFITUNE", "1413"<CR><LF>
"NTUNE_A", "NTUNE_B", "NTUNE_C", "DUPA", "DUPB", "DUPC", "CPUDOO", "CHIZO", "108B"<CR><LF>
"DDNA", "DDNB", "DDNC", "LRA", "LRB", "LRC", "LR3", "50GHZ", "0BDO"<CR><LF>
"HIZ170", "HIZ171", "HIZ172", "HIZ173", "HIZ174", "HIZ175", "HIZ180", "HIZ181", "OFAA"<CR><LF>
"HIZ190", "HIZ191", "HIZ192", "50GHIZA", "HIZRST", "*, **, **, **, 0C4C"<CR><LF>
"HBL2AT", "HBL2BT", "HBL2CT", "HBL2T", "*, **, **, **, 0A5E"<CR><LF>
"**", "**", "**", "**", "**", "**", "**", "04D0"<CR><LF>
"**", "**", "**", "**", "**", "**", "**", "RSTDNP", "06C6"<CR><LF>
"27YA4", "27YB4", "27YC4", "59YA4", "59YB4", "59YC4", "*, **, "OB33"<CR><LF>
"27ZA4", "27ZB4", "27ZC4", "59ZA4", "59ZB4", "59ZC4", "*, **, "OB39"<CR><LF>
"GENVHI", "*, **, **, "VDIFA", "VDIFB", "VDIFC", "VDIFP", "OB79"<CR><LF>
"FSYNCACT", "FSYNCTO", "FRAISE", "FLOWER", "VSYNCACT", "VSYNCTO", "VRAISE", "VLOWER", "13D4"

```

=

where:

<STX> is the STX character (02)

<ETX> is the ETX character (03)

the last field in each line (yyyy) is the 4-byte ASCII hex representation
of the checksum for the line

“**” indicates an unused bit location

Messages for other relay models may be derived from the appropriate tables in
Appendix F: Relay Word Bits of this manual, using the above format.

BNA Message

In response to the **BNA** command, the relay sends names of the bits transmitted in the Status Byte in the A5D1 message. The first name is the MSB, the last name is the LSB. The BNA message is:

```
<STX>"*", "*", "*", "*", "PWRUP", "STSET", "*", "yyyy"<CR><LF><ETX>
```

where:

yyyy is the 4-byte ASCII representation of the checksum
“*” indicates an unused bit location

The **BNA** command is available from Access Level 0 and higher.

SNS Message

In response to the **SNS** command, the relay sends the name string of the SER (SER1 SER2 SER3 SER4) settings. The **SNS** command is available at Access Level 1.

The relay responds to the **SNS** command with the name string in the SER settings. The name string starts with SER1, followed by SER2, SER3, and SER4.

For example, if

```
SER1 := 50A1 OUT101  
SER2 := 50P1T 81D1T  
SER3 := OUT102 52A3P  
SER4 := TRIP3P OUT103
```

The name string will be

“50A1”, “OUT101”, “50P1T”, “81D1T”, “OUT102”, “52A3P”, “TRIP3P”, “
OUT103”.

If there are more than eight settings in SER, the SNS message will have several rows. Each row will have eight strings, followed by the checksum and carriage return. The last row may have fewer than eight strings.

The SNS message for the SEL-651R-2 is shown below:

```
<STX>  
"xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "yyyy"<CR><LF>  
"xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "yyyy"<CR><LF>  
"xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "xxxx", "yyyy"<CR><LF>  
"xxxx", "yyyy"<CR><LF><ETX>
```

where:

xxxx is a string from the settings in SER (SER1, SER2, SER3, and SER4)

yyyy is the 4-byte ASCII representation of the checksum

Appendix J

Synchrophasors

Overview

The SEL-651R-2 provides phasor measurement unit (PMU) capabilities when connected to a suitable IRIG-B time source. Synchrophasor is used as a general term that can refer to data or protocol.

This section covers the following topics:

- *Introduction on page J.1*
- *Synchrophasor Measurement on page J.2*
- *Settings for IEEE C37.118 Protocol Synchrophasors on page J.4*
- *C37.118 Synchrophasor Protocol on page J.13*
- *Synchrophasor Relay Word Bits on page J.16*
- *View Synchrophasors by Using the MET PM Command on page J.17*
- *Configuring High-Accuracy Timekeeping on page J.21*

See *IRIG-B on page J.21* for the requirements of the IRIG-B time source. Synchrophasors are still measured if the high-accuracy time source is not connected, but the data are not time-synchronized to any external reference, as indicated by Relay Word bit TSOK = logical 0.

Introduction

The word synchrophasor is derived from two words: synchronized and phasor. Synchrophasor measurement refers to the concept of providing measurements taken on a synchronized schedule in multiple locations. A high-accuracy clock, commonly a global positioning system (GPS) receiver such as the SEL-2407 Satellite-Synchronized Clock, makes synchrophasor measurement possible.

The availability of an accurate time reference over a large geographic area allows multiple devices, such as a number of SEL-651R-2 recloser controls, to synchronize the gathering of power system data. The accurate clock allows precise event report triggering and other offline analysis functions.

The SEL-651R-2 Global settings contain the synchrophasor settings, including the choice of the synchrophasor data set the relay will transmit. The Port settings select which serial port(s) are reserved for synchrophasor protocol use and enables synchrophasors on Ethernet ports (see *Settings for IEEE C37.118 Protocol Synchrophasors on page J.4*).

The SEL-651R-2 generates time status Relay Word bits and time-quality information that is important for synchrophasor measurement. Some protection SELOGIC control equation variables and programmable digital trigger information are also added to the Relay Word bits for synchrophasors (see *Synchrophasor Relay Word Bits on page J.16*).

The value of synchrophasor data increases greatly when the data can be shared over a communications network in real time. IEEE C37.118 synchrophasor protocol is available in the SEL-651R-2, which allows for a centralized device to collect data efficiently from several phasor measurement units (PMUs). Some possible uses of a system-wide synchrophasor system include the following:

- Power system state measurement
- Wide-area network protection and control schemes
- Small signal analysis
- Power system disturbance analysis

IEEE C37.118 compliant synchrophasor data are available on multiple serial ports when the port setting PROTO := PMU and on Ethernet Ports when port setting EPMIP := Y.

You can view synchrophasor data over a serial port set to PROTO = SEL, see *View Synchrophasors by Using the MET PM Command on page J.17*.

Synchrophasor Measurement

NOTE: The synchrophasor data stream is separate from the other protection and metering functions.

The phasor measurement unit in the SEL-651R-2 measures six voltages and four currents on a constant time basis. These samples are synchronized to the high-accuracy IRIG-B time source and occur at a fixed frequency of either 60 Hz or 50 Hz, depending on Global setting NFREQ. The relay then filters the measured samples according to Global setting PMAPP = F or N (see *PMAPP on page J.6*). The phase angle is measured relative to an absolute reference, which is represented by a cosine function in *Figure J.1*. The time of day is shown for the two time marks.





Figure J.1 High-Accuracy Clock Controls Reference Signal (60 Hz System)

NOTE: For SEL-651R-2 models with LEA inputs, the VnYPAC and VnZPAC settings (where n = 1, 2, or 3) are used to compensate for phase angle shifts in the measurement path (see *Voltage Phase Angle Correction Settings for VY- and VZ-Terminal Voltage Inputs (Global Settings) on page 9.36*). In this case, the VYCOMP and VZCOMP settings do not need to be used to compensate for such phase angle shifts.


The instrument transformers (PTs or CTs) and the interconnecting cables may introduce a time shift in the measured signal. Global settings VYCOMP, VZCOMP, IPCOMP, and INCOMP, entered in degrees, are added to the measured phasor angles to create the corrected phasor angles, as shown in *Figure J.2*. The VYCOMP, VZCOMP, IPCOMP, and INCOMP settings may be positive or negative values. The corrected angles are displayed in the **MET PM** command and transmitted as part of synchrophasor messages.

**Figure J.2 Waveform at Relay Terminals May Have Phase Shift**

$$\begin{aligned} \text{Compensation Angle} &= \frac{\Delta t_{pt}}{\left(\frac{1}{\text{freq}}\right)} \cdot 360^\circ \\ &= \Delta t_{pt} \cdot \text{freq} \cdot 360^\circ \end{aligned} \quad \text{Equation J.1}$$

If the time shift on the pt measurement path $\Delta t_{pt} = 0.784$ ms and the nominal frequency, $\text{freq}_{\text{nominal}} = 60\text{Hz}$, use *Equation J.2* to obtain the correction angle:

$$0.784 \cdot 10^{-3}\text{s} \cdot 60\text{s}^{-1} \cdot 360^\circ = 16.934^\circ \quad \text{Equation J.2}$$

**Figure J.3 Correction of Measured Phase Angle**

For a sinusoidal signal, the phasor magnitude is calculated as shown in *Equation J.3*. The phasors are rms values scaled in primary units, as determined by Group settings PTRY, PTRZ, CTR, and CTRN. The SEL-651R-2 then calculates the positive-sequence voltage and currents.

$$\text{Magnitude } M = \frac{V_{pk}}{\sqrt{2}} \cdot \text{PTR}_{\text{setting}} \quad \text{Equation J.3}$$

With PTRY = 2000 and the signal in *Figure J.2* (with peak voltage $V_{pk} = 94.851$ V), use *Equation J.4* to obtain the magnitude, VAY_MAG:

$$\begin{aligned} \text{VAY_MAG} &= \frac{94.851}{\sqrt{2}} \cdot 2000 \\ &= 134140 \text{ V} \\ &= 134.140 \text{ kV} \end{aligned} \quad \text{Equation J.4}$$

Finally, the magnitude and angle pair for each synchrophasor is converted to a real and imaginary pair by using *Equation J.5* and *Equation J.6*. For example, analog quantities VAY_MAG and VAY_ANG are converted to VAY_REAL and VAY_IMG. An example phasor with an angle measurement of 104.400° is shown in *Figure J.4*.




Figure J.4 Example Calculation of Real and Imaginary Components of Synchrophasor

$$\text{Real part} = M \cdot \cos(\text{angle}) \quad \text{Equation J.5}$$

$$\text{Imaginary part} = M \cdot \sin(\text{angle}) \quad \text{Equation J.6}$$

Using the magnitude M from *Equation J.5*, the real part is given in *Equation J.7*.

$$\begin{aligned} \text{VAY_REAL} &= 134.140 \text{ kV} \cdot \cos 104.400^\circ \\ &= -33.359 \text{ kV} \end{aligned} \quad \text{Equation J.7}$$

Similarly, the imaginary part is calculated in *Equation J.8*.

$$\begin{aligned} \text{VAY_IMG} &= 134.140 \text{ kV} \cdot \sin 104.400^\circ \\ &= 129.926 \text{ kV} \end{aligned} \quad \text{Equation J.8}$$

Because the sampling reference is based on the GPS clock (IRIG-B signal) and not synchronized to the power system, an examination of successive synchrophasor data sets will almost always show some angular change between samples of the same signal. This is not a malfunction of the relay or the power system, but is merely a result of viewing data from one system with an instrument with an independent time base. In other words, a power system has a nominal frequency of either 50 or 60 Hz, but on closer examination, it is usually running a little faster or slower than nominal.

Settings for IEEE C37.118 Protocol Synchrophasors

The phasor measurement unit (PMU) settings are listed in *Table J.1*. The SEL-651R-2 uses C37.118 message format for PMU applications because of increased settings flexibility and the availability of software and hardware for synchrophasor concentration, processing, and control.

The Global enable setting EPMU must be set to Y before the remaining SEL-651R-2 synchrophasor settings are available. No synchrophasor data collection can take place when EPMU := N.

You must make the port settings in *Table J.4* or *Table J.5* to transmit data with synchrophasor protocol. It is possible to set EPMU := Y without using any ports for synchrophasor protocols. For example, the serial port **MET PM** ASCII command can still be used.

Table J.1 PMU Settings in the SEL-651R-2 (Global Settings)

Global Settings	Description	Default
EPMU	Enable Synchronized Phasor Measurement (Y, N)	N ^a
MRATE	Messages per Second {1, 2, 5, 10, 25, or 50 when NFREQ := 50} {1, 2, 4, 5, 10, 12, 15, 20, 30, or 60 when NFREQ := 60}	2
PMAPP	PMU Application (F = Fast Response, N = Narrow Bandwidth)	N
PHCOMP	Frequency-Based Phasor Compensation (Y, N)	Y
PMSTN	Station Name (16 characters, mixed case)	STATION A
PMID	PMU Hardware ID (1–65534)	1
PHVOLT	Include Voltage Terminal (Y, Z, ALL)	Y
PHDATAV	Phasor Data Set, Voltages (V1, PH, ALL, NA)	V1
VYCOMP	Y Terminal Voltage Angle Compensation Factor (-179.99 to 180 degrees)	0.00
VZCOMP	Z Terminal Voltage Angle Compensation Factor (-179.99 to 180 degrees)	0.00
PHDATAI	Phasor Data Set, Currents (I1, PH, ALL, NA)	NA
IPCOMP	Phase Current Angle Compensation Factor (-179.99 to 180 degrees)	0.00
INCOMP	Neutral Current Angle Compensation Factor (-179.99 to 180 degrees)	0.00
PHNR ^b	Phasor Numeric Representation (I = Integer, F = Floating point)	I
PHFMT ^b	Phasor Format (R = Rectangular coordinates, P = Polar coordinates)	R
FNR	Frequency Numeric Representation (I = Integer, F = Float)	I
NUMDSW	Number of 16-bit Digital Status Words (0, 1, 2, 3, 4)	1

^a Set EPMU := Y to access the remaining settings.^b Setting hidden when PHDATAV := NA and PHDATAI := NA.**Table J.2 PMU Settings in the SEL-651R-2 (Logic Settings)**

Logic Settings	Description	Default
PMTRIG	Trigger (SELOGIC Equation)	0
TREA1	Trigger Reason Bit 1 (SELOGIC Equation)	0
TREA2	Trigger Reason Bit 2 (SELOGIC Equation)	0
TREA3	Trigger Reason Bit 3 (SELOGIC Equation)	0
TREA4	Trigger Reason Bit 4 (SELOGIC Equation)	0

Descriptions of Synchrophasor Settings

Definitions for the settings in *Table J.1* are as follows:

MRATE

Selects the message rate in messages per second for synchrophasor data streaming on serial ports.

Choose the MRATE setting that suits the needs of your PMU application. This setting is one of seven settings that determine the minimum port SPEED necessary to support the synchrophasor data packet rate and size. See *Communications Bandwidth for C37.118 Protocol* on page J.14 for detailed information.

PMAPP

Selects the type of digital filters used in the synchrophasor algorithm:

- The Narrow Bandwidth setting (N) represents filters with a cutoff frequency approximately $\frac{1}{4}$ of MRATE. The response in the frequency domain is narrower, and response in the time domain is slower. This method results in synchrophasor data that are free of aliasing signals and well suited for post-disturbance analysis.
- The Fast Response setting (F) represents filters with a higher cutoff frequency. The response in frequency domain is wider and the response in the time domain is faster. This method results in synchrophasor data that can be used in synchrophasor applications requiring more speed in tracking system parameters.

PHCOMP

Enables or disables frequency-based compensation for synchrophasors.

For most applications, set PHCOMP := Y to activate the algorithm that compensates for the magnitude and angle errors of synchrophasors for frequencies that are off nominal. Use PHCOMP := N if you are concentrating the SEL-651R-2 synchrophasor data with other PMU data that do not employ frequency compensation.

PMSTN and PMID

NOTE: The PMSTN setting is not the same as the SEL-651R-2 Group setting TID (Terminal Identifier), even though they share the same factory-default value.

Defines the name and number of the PMU.

The PMSTN setting is an ASCII string with as many as 16 characters. The PMID setting is a numeric value. Use your utility or synchrophasor data concentrator naming convention to determine these settings.

PHVOLT, PHDATAV, VYCOMP, and VZCOMP

PHVOLT selects which voltage terminal(s) data the Phasor Data Set setting (PHDATAV) applies to and can be set to Y, Z, or ALL. PHDATAV selects which voltage synchrophasors to include in the data packet. Consider the burden on your synchrophasor processor and offline storage requirements when deciding how much data to transmit. PHVOLT and PHDATAV are two of seven settings that determine the minimum port SPEED necessary to support the synchrophasor data packet rate and size. See *Communications Bandwidth for C37.118 Protocol* on page J.14 for detailed information. The following examples are for PHVOLT set to ALL. If PHVOLT were set to Y or Z, only the VY or VZ terminal voltages would be included in the data packet.

NOTE: Global setting EPHANT has no effect on synchrophasors.

NOTE: For SEL-651R-2 models with LEA inputs, the VnYPAC and VnZPAC settings (where n = 1, 2, or 3) are used to compensate for phase angle shifts in the measurement path (see Voltage Phase Angle Correction Settings for VY- and VZ-Terminal Voltage Inputs (Global Settings) on page 9.36). In this case, the VYCOMP and VZCOMP settings do not need to be used to compensate for such phase angle shifts.

- PHDATAV := V1 will transmit only positive-sequence voltages, V1Y and V1Z.
- PHDATAV := PH will transmit VAY, VBY, VCY, VAZ, VBZ, and VCZ.
- PHDATAV := ALL will transmit V1Y, V1Z, VAY, VBY, VCY, VAZ, VBZ, and VCZ.
- PHDATAV := NA will not transmit any voltages.

Table J.3 describes the order of synchrophasors inside the data packet.

The VYCOMP and VZCOMP settings allow correction for any steady-state voltage phase errors (from the potential transformers or wiring characteristics). VYCOMP corrects the Y terminal voltages for phase angle error. VZCOMP corrects the Z terminal voltages for phase angle error. See *Synchrophasor Measurement on page J.2* for details on this setting.

PHDATAI, IPCOMP, and INCOMP

PHDATAI selects which current synchrophasors to include in the data packet. Consider the burden on your synchrophasor processor and offline storage requirements when deciding how much data to transmit. This setting is one of seven settings that determine the minimum port SPEED necessary to support the synchrophasor data packet rate and size. See *Communications Bandwidth for C37.118 Protocol on page J.14* for detailed information.

- PHDATAI := I1 will transmit only positive-sequence current, I1
- PHDATAI := PH will transmit IA, IB, and IC
- PHDATAI := ALL will transmit I1, IA, IB, IC, and IN
- PHDATAI := NA will not transmit any currents

The IPCOMP and INCOMP settings allow correction for any steady-state phase errors (from the current transformers or wiring characteristics). See *Synchrophasor Measurement on page J.2* for details on these settings.

Table J.3 describes the order of synchrophasors inside the data packet. Synchrophasors are transmitted in the order indicated from the top to the bottom of the table. When PHFMT := R, real values are transmitted first and imaginary values are transmitted second. When PHFMT := P, magnitude values are transmitted first and angle values are transmitted second. Synchrophasors are only transmitted if specified to be included by the PHVOLT, PHDATAV, and PHDATAI settings. For example, if PHVOLT := Y, PHDATAV := ALL, and PHDATAI := I1, Y-terminal phase voltages will be transmitted first, followed by positive-sequence current and Y-terminal positive-sequence voltage.

Table J.3 Synchrophasor Order in Data Stream (Voltages and Currents)

Synchrophasors ^a	Scaling ^b	When Enabled ^c
Phase A Current	CTR	PHDATAI := PH or ALL
Phase B Current	CTR	PHDATAI := PH or ALL
Phase C Current	CTR	PHDATAI := PH or ALL
Neutral Current	CTRN	PHDATAI := ALL
Phase A Voltage Y Terminal	PTRY	PHVOLT has Y and PHDATAV := PH or ALL
Phase B Voltage Y Terminal	PTRY	PHVOLT has Y and PHDATAV := PH or ALL
Phase C Voltage Y Terminal	PTRY	PHVOLT has Y and PHDATAV := PH or ALL
Phase A Voltage Z Terminal	PTRZ	PHVOLT has Z and PHDATAV := PH or ALL
Phase B Voltage Z Terminal	PTRZ	PHVOLT has Z and PHDATAV := PH or ALL
Phase C Voltage Z Terminal	PTRZ	PHVOLT has Z and PHDATAV := PH or ALL
Positive-Sequence Current	CTR	PHDATAI := I1 or ALL
Positive-Sequence Voltage Y Terminal	PTRY	PHVOLT has Y and PHDATAV := V1 or ALL
Positive-Sequence Voltage Z Terminal	PTRZ	PHVOLT has Z and PHDATAV := V1 or ALL

^a Synchrophasors are included in the order shown (for example phase currents, if selected, will always precede phase voltage).

^b Synchrophasors are transmitted as primary values. Relay settings CTR, CTRN, PTTRY, PTRZ are used to scale the values as shown.

^c Settings conditions that enable the synchrophasor data.

PHNR

Selects the numeric representation of voltage and current phasor data in the synchrophasor data stream.

This setting is one of seven settings that determine the minimum port SPEED necessary to support the synchrophasor data packet rate and size. See *Communications Bandwidth for C37.118 Protocol* on page J.14 for detailed information.

The choices for this setting depend on synchrophasor processor requirements.

Setting PHNR := I sends each voltage and/or current synchrophasor as 2 two-byte integer values.

Setting PHNR := F sends each voltage and/or current synchrophasor as 2 four-byte floating-point values.

PHFMT

Selects the phasor representation of voltage and current phasor data in the synchrophasor data stream.

The choices for this setting depend on synchrophasor processor requirements.

Setting PHFMT := R (rectangular) sends each voltage or current synchrophasor as a pair of signed real and imaginary values.

Setting PHFMT := P (polar) sends each voltage or current synchrophasor as a magnitude and angle pair. The angle is in radians when PHNR := F, and in radians $\cdot 10^4$ when PHNR := I. The range is as follows:

$$-\pi < \text{angle} \leq \pi.$$

In both the rectangular and polar representations, the values are scaled in rms (root-mean-square) units. For example, a synchrophasor with a magnitude of 1.0 at an angle of -30 degrees will have a real component of 0.866 and an imaginary component of -0.500. See *Synchrophasor Measurement* on page J.2 for an example of conversion between polar and rectangular coordinates.

FNR

Selects the numeric representation of the two frequency values in the synchrophasor data stream.

This setting is one of seven settings that determine the minimum port SPEED necessary to support the synchrophasor data packet rate and size. See *Communications Bandwidth for C37.118 Protocol* on page J.14 for detailed information.

The choices for this setting depend on synchrophasor processor requirements.

Setting FNR := I sends the frequency data as a difference from nominal frequency, NFREQ, with the following formula:

$$(\text{FREQ}_{\text{measured}} - \text{NFREQ}) \cdot 1000,$$

represented as a signed, two-byte value.

Setting FNR := I also sends the rate-of-change-of-frequency data with scaling.

$$\text{DFDT}_{\text{measured}} \cdot 100,$$

represented as a signed, two-byte value.

Setting FNR := F sends the measured frequency data and rate-of-change of frequency as two four-byte, floating-point values.

NUMDSW

Selects the number of user-definable digital status words to be included in the synchrophasor data stream.

This setting is one of seven settings that determine the minimum port SPEED necessary to support the synchrophasor data packet rate and size. See *Communications Bandwidth for C37.118 Protocol on page J.14* for detailed information.

The choices for this setting depend on the synchrophasor system design. The inclusion of digital data can help indicate breaker status or other operational data to the synchrophasor processor. For example, because VZ terminal Phase A synchrophasors are IEEE C37.118 Level 1 compliant only when the frequency is the same as the VY terminal Phase A voltage, it may be desirable to monitor breaker position to indicate when there might be a frequency difference. See *IEEE C37.118 PMU Setting Example on page J.18* for a suggested use of the digital status word fields.

Setting NUMDSW := 0 sends no user-definable digital status words.

Setting NUMDSW := 1 sends the user-definable digital status words containing Relay Word bits SV49–SV64.

Setting NUMDSW := 2 sends the user-definable digital status words containing Relay Word bits SV33–SV64.

Setting NUMDSW := 3 sends the user-definable digital status words containing Relay Word bits SV17–SV64.

Setting NUMDSW := 4 sends the user-definable digital status words containing Relay Word bits SV1–SV64.

The digital status words are sent last in the synchrophasor data packet starting with SV49–SV64.

TREA1, TREA2, TREA3, TREA4, and PMTRIG

NOTE: The PM Trigger function is not associated with the SEL-651R-2 Event Report Trigger ER, a SELOGIC control equation in Report settings.

Defines the programmable trigger bits as allowed by IEEE C37.118.

Each of the four Trigger Reason settings, TREA1–TREA4, and the PMU Trigger setting, PMTRIG, are SELOGIC control equations in Logic settings. The SEL-651R-2 evaluates these equations and places the results in Relay Word bits with the same names: TREA1–TREA4 and PMTRIG.

The trigger reason equations represent the Trigger Reason bits in the STAT field of the data packet. After the trigger reason bits are set to convey a message, the PMTRIG Equation should be asserted for a reasonable amount of time, to allow the synchrophasor processor to read the TREA1–TREA4 fields.

The IEEE C37.118 standard defines the first eight of 16 binary combinations of these trigger reason bits (bits 0–3). The remaining eight binary combinations are available for user definition.

The SEL-651R-2 does not automatically set the TREA1–TREA4 or PMTRIG Relay Word bits—these bits must be programmed even for the eight combinations defined by IEEE C37.118.

These bits may be used to send various messages at a low bandwidth via the synchrophasor message stream. Digital Status Words may also be used to send binary information directly, without the need to manage the coding of the trigger reason messages in SELOGIC.

Use these Trigger Reason bits if your synchrophasor system design requires these bits. The SEL-651R-2 synchrophasor processing and protocol transmission are not affected by the status of these bits.

Serial Port Settings for IEEE C37.118 Synchrophasors

IEEE C37.118 compliant synchrophasors are available via serial or Ethernet port. The associated serial port settings are shown in *Table J.4*.

Table J.4 SEL-651R-2 Serial Port Settings for Synchrophasors

Setting	Description	Default
EPORT	Enable Port (Y, N)	Y ^a
PROTO	Protocol (SEL, DNP, MOD, MBA, MBB, MB8A, MB8B, PMU) ^b	SEL ^c
SPEED	Data Speed (300 to 57600)	9600
STOP	Stop Bits (1, 2)	1
RTSCTS ^d	Enable Hardware Handshaking (Y, N)	N
FASTOP	Fast Operate Enabled (Y, N) ^e	N

^a Set EPORT := Y to access the remaining settings.

^b Some of the other PROTO setting choices may not be available.

^c Set PROTO := PMU to enable C37.118 synchrophasor protocol on this port.

^d The RTSCTS setting is not available on Port 1.

^e See Synchrophasor Protocols and SEL Fast Operate Commands on page J.25.

The serial port settings for PROTO := PMU, shown in *Table J.4*, do not include the settings BITS and PARITY; these two settings are internally fixed as BITS = 8, PARITY = N.

Serial port setting PROTO cannot be set to PMU (see *Table J.4*) when Global setting EPMU := N. Synchrophasors must be enabled (EPMU := Y) before PROTO can be set to PMU. If the PROTO setting for any serial port is PMU, EPMU cannot be set to N.

If you use a computer terminal session or ACCELERATOR QuickSet SEL-5030 Software connected to a serial port, and then set that same serial port PROTO setting to PMU, you will lose the ability to communicate with the relay through ASCII commands. If this happens, either connect via another serial port (that has PROTO := SEL) or use the front-panel HMI SET/SHOW screen to change the port PROTO setting back to SEL.

Ethernet Port Settings for IEEE C37.118 Synchrophasors

IEEE C37.118 compliant synchrophasors are available via serial or Ethernet port. The associated Ethernet port settings are shown in *Table J.5*.

Two PMU Ethernet Output sessions are available, except when IEC 61850 is enabled. When Port 5 setting E61850 := Y, only one PMU Ethernet output can be used.

Table J.5 SEL-651R-2 Ethernet Port Settings for Synchrophasors

Setting	Description	Default
EPMIP ^a	Enable PMU Processing (Y,N)	N ^b
PMOTS1	PMU Output 1 Transport Scheme (OFF, TCP, UDP_S, UDP_T, UDP_U)	OFF
PMOIPA1	PMU Output 1 Client IP (Remote) Address (www.xxx.yyy.zzz)	192.168.1.3
PMOTCP1	PMU Output 1 TCP/IP (Local) Port Number (1–65534)	4712
PMOUDP1	PMU Output 1 UDP/IP Data (Remote) Port Number (1–65534)	4713
PMOTS2 ^c	PMU Output 2 Transport Scheme (OFF, TCP, UDP_S, UDP_T, UDP_U)	OFF
PMOIPA2 ^c	PMU Output 2 Client IP (Remote) Address (www.xxx.yyy.zzz)	192.168.1.4
PMOTCP2 ^c	PMU Output 2 TCP/IP (Local) Port Number (1–65534)	4722
PMOUDP2 ^c	PMU Output 2 UDP/IP Data (Remote) Port Number (1–65534)	4713

^a Setting is hidden when EPMU := N.

^b Set EPMIP := Y to access other settings and to enable IEEE C37.118 protocol synchrophasors on this port. Setting EPMIP is not available when Global setting EPMU is set to N. EPMU cannot be set to N if EPMIP := Y on any Ethernet port.

^c PMU Output 2 settings are not available when IEC 61850 functions are enabled.


Descriptions for some of the settings in *Table J.5* are as follows.

EPMIP. Setting this to Y enables synchrophasor data transmission over Ethernet port. Setting this to N disables the synchrophasor data transmission over Ethernet port.


Ethernet port setting EPMIP cannot be set to Y (see *Table J.5*) when Global setting EPMU := N. Synchrophasors must be enabled (EPMU := Y) before EPMIP can be set to Y. If EPMIP := Y for any Ethernet port, EPMU cannot be set to N.

PMOTS[1,2]. Selects the PMU Output transport scheme for Session 1 and 2, respectively.


- PMOTS[1,2] := TCP establishes a single, persistent TCP socket for transmitting and receiving synchrophasor messages (both commands and data), as illustrated in *Figure J.5*.

**Figure J.5** TCP Connection

- PMOTS[1,2] := UDP_T establishes two socket connections. A nonpersistent TCP connection is used for receiving synchrophasor command messages as well as transmitting synchrophasor configuration and header response messages. A persistent UDP connection is used to transmit synchrophasor data messages. *Figure J.6* depicts the UDP_T connection.
- PMOTS[1,2] := UDP_U uses the same connection scheme as the UDP_T except the synchrophasor configuration and header response messages are sent over the UDP socket, as shown in *Figure J.6*.

**Figure J.6** UDP_T and UDP_U Connections

- PMOTS[1,2] := UDP_S establishes a single persistent UDP socket to transmit synchrophasor messages. Synchrophasor data are transmitted whenever new data are read. With this communications scheme, the relay sends a “Synchrophasor Configuration Response 2” once every minute, as shown in *Figure J.7*.

**Figure J.7** UDP_S Connection

PMOIPA[1,2]. Defines the PMU Output Client IP address for Session 1 and Session 2, respectively.

PMOTCP[1,2]. Defines the TCP/IP (Local) port number for Session 1 and Session 2, respectively. These port numbers must all be unique.

PMOUDP[1,2]. Defines the UDP/IP (Remote) port number for Session 1 and Session 2, respectively. These port numbers must all be unique.

C37.118 Synchrophasor Protocol

The SEL-651R-2 complies with *IEEE C37.118, Standard for Synchrophasors for Power Systems*.

The protocol is available on serial ports 1, 2, 3, and F by setting the corresponding Port setting PROTO := PMU. The protocol is available on any Ethernet port when EPMIP := Y.

This subsection does not cover the details of the protocol, but highlights some of the important features and options that are available.

Settings Affect Message Contents

The SEL-651R-2 allows several options for transmitting synchrophasor data. These are controlled by Global settings described in *Settings for IEEE C37.118 Protocol Synchrophasors on page J.4*. You can select how often to transmit the synchrophasor messages (MRATE), which synchrophasors to transmit (PHVOLT, PHDATAV and PHDATAI), which numeric representation to use (PHNR), and which coordinate system to use (PHFMT).

The SEL-651R-2 automatically includes the frequency and rate-of-change of frequency in the synchrophasor messages. Global setting FNR selects the numeric format to use for these two quantities.

The relay can include as many as 64 digital status values, as controlled by Global setting NUMDSW.

The SEL-651R-2 always includes the results of four synchrophasor Trigger Reason SELOGIC control equations TREA1, TREA2, TREA3, and TREA4, and the trigger SELOGIC control equation result PMTRIG, in the synchrophasor message. *Table J.6* shows the contents of the SEL-651R-2 Data Frame.

Table J.6 C37.118 Data Frame (Sheet 1 of 2)

Field	Size (Bytes)	Description
SYNC	2	Bits 15 to 8—0xAA Bit 7—Reserved Always set to 0 Bits 6 to 4—Frame identifier 000 for data frames 001 for header frames 010 for configuration 1 frames 011 for configuration 2 frames 100 for command frames Bits 3 to 0—Version of synchrophasor spec, set to 001
FRAMESIZE	2	Number of bytes in frame, 16 bit unsigned integer
IDCODE	2	PMID setting, 16 bit unsigned integer
SOC	4	Time stamp, 32 bit unsigned second of century from January 1, 1970
FRACSEC	4	Bit 31—Reserved. Always set to 0 Bit 30—Leap second direction, 0 for add, 1 for delete Bit 29—Leap second occurred. Set on the falling edge of leap second pending bit (LPSECP) if TIRIG = 1. Once set, Bit 29 remains set for 24 hours. Bit 28—Leap second pending. Follows LPSECP Bits 27 to 24—Time quality flags. TQUAL1 through TQUAL4 Bits 23 to 0—Fractions of a second 16777215*Message index for current second/MRATE

Table J.6 C37.118 Data Frame (Sheet 2 of 2)

Field	Size (Bytes)	Description
STAT	2	Bit 15—Data Valid. Always set to 0 Bit 14—PMU error flag. Follows NOT(PMDOK) Bit 13—PMU Sync flag. Follows NOT(TSOK) Bit 12—Data sorting flag. Always set to 0. Bit 11—PMU trigger detected flag. Follows PMTRIG Bit 10—Configuration changed flag Bits 9 to 6—Reserved. Always set to 0 Bits 5 and 4—Time error 00= best quality, synchronized. TSOK = 1 or TSOK = 0 for 10 seconds or less 01= TSOK = 0 for 10 seconds to not more than 100 seconds 10= TSOK = 0 for 100 seconds but less than 1000 seconds 11= TSOK = 0 for 1000 seconds or longer Bits 3 to 0—Trigger reason Bit 3 follows TREA4 Bit 2 follows TREA3 Bit 1 follows TREA2 Bit 0 follows TREA1
PHASORS	See <i>Table J.3</i> and <i>Table J.7</i>	Phasor data
FREQ	2 or 4	(Measured frequency-NFREQ)*100 if FNR=INT, Measured Frequency if FNR=FLOAT
DFREQ	2 or 4	Rate-of-change of frequency*100 if FNR=INT, Rate-of-change of frequency if FNR=FLOAT
ANALOG	0	No analog data are transmitted
DIGITAL	0 or 2	2 * NUMDSW
CHK	2	

Communications Bandwidth for C37.118 Protocol

A phasor measurement unit (PMU) that is configured to transmit a single synchrophasor (positive-sequence voltage, for example) at a message rate of once per second places little burden on the communications channel. As more synchrophasors or digital status words are added, or if the message rate is increased, some communications channel restrictions come into play.

If the SPEED setting on any serial port set with PROTO := PMU is insufficient for the PMU Global settings, the SEL-651R-2 or SEL-5030 software will display an error message and fail to save settings until the error is corrected.

NOTE: There are no limitations placed on the number of bytes in the synchrophasor message and the message rate if only the Ethernet port is enabled for synchrophasors.

The C37.118 synchrophasor message format always includes 18 bytes for the message header and terminal ID, time information, and status bits. The selection of synchrophasor data, numeric format, and programmable digital data will add to the byte requirements. *Table J.7* can be used to calculate the number of bytes in a synchrophasor message.

Table J.7 Size of a C37.118 Synchrophasor Message

Item	Possible Number of Quantities	Bytes per Quantity	Minimum Number of Bytes	Maximum Number of Bytes
Fixed			18	18
Synchrophasors	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, or 13	4 {PHNR := I} 8 {PHNR := F}	0	104
Frequency	2 (fixed)	2 {FNR := I} 4 {FNR := F}	4	8
Digital Status Words	0–4	2	0	8
Total (Minimum and Maximum)			22	138

Table J.8 lists the bps settings available on any SEL-651R-2 serial port (setting SPEED) and the maximum message size that can fit within the port bandwidth. Blank entries indicate bandwidths of less than 20 bytes.

Table J.8 Serial Port Bandwidth for Synchrophasors (in Bytes)

Global Setting MRATE	Port Setting SPEED							
	300	1200	2400	4800	9600	19200	38400	57600
1	25	103	207	414	829	1658	3316	4974
2		51	103	207	414	829	1658	2487
4 (60 Hz only)		25	51	103	207	414	829	1243
5		20	41	82	165	331	663	994
10			20	41	82	165	331	497
12 (60 Hz only)				34	69	138	276	414
15 (60 Hz only)					27	55	110	221
20 (60 Hz only)					20	41	82	165
25 (50 Hz only)						33	66	132
30 (60 Hz only)						27	55	110
50 (50 Hz only)							33	66
60 (60 Hz only)							27	55
								82

Referring to Table J.7 and Table J.8, it is clear that the lower SPEED settings are very restrictive.

The smallest practical synchrophasor message would be comprised of one synchrophasor and this message would consume between 26 and 34 bytes, depending on the numeric format settings. This type of message could be sent at any message rate (MRATE) when SPEED := 38400 or 57600, as high as MRATE := 50 or 30 when SPEED := 19200, and as high as MRATE := 25 or 20 when SPEED := 9600.

Another example application has messages comprised of 13 synchrophasors and four digital status words. This type of message would consume between 82 and 138 bytes, depending on the numeric format settings. The 82-byte version, using integer numeric representation, could be sent at as high as MRATE := 50 or 60 when SPEED := 57600. The 138-byte version, using floating-point numeric representation, could be sent at as high as MRATE := 25 or 30 when SPEED := 57600, as high as MRATE := 10 or 20 when SPEED := 38400, and as high as MRATE := 10 or 12 when SPEED := 19200.

Protocol Operation

The SEL-651R-2 will only transmit synchrophasor messages over serial ports that have setting PROTO := PMU. The connected device will typically be a synchrophasor processor, such as the SEL-3373. The synchrophasor processor controls the PMU functions of the SEL-651R-2 with IEEE C37.118 commands, including commands to start and stop synchrophasor data transmission, and commands to request a configuration block from the relay, so the synchrophasor processor can automatically build a database structure.

Transmit Mode Control

The SEL-651R-2 will not begin transmitting synchrophasors until an enable message is received from the synchrophasor processor. The relay will stop synchrophasor transmission when the appropriate command is received from the synchrophasor processor. The SEL-651R-2 can also indicate when a configuration change occurs, so the synchrophasor processor can request a new configuration block and keep its database up-to-date.

The SEL-651R-2 will only respond to configuration block request messages when it is in the nontransmitting mode.

Independent Ports

Each serial port with the PROTO := PMU setting is independently configured and enabled for synchrophasor commands. The ports are not required to have the same SPEED setting, although the slowest SPEED setting on a PROTO := PMU port will affect the maximum Global MRATE setting that can be used.

Synchrophasor Relay Word Bits

Table J.9 and *Table J.10* list the SEL-651R-2 Relay Word bits that are related to synchrophasor measurement.

The Synchrophasor Trigger Relay Word bits in *Table J.9* follow the state of the SELOGIC control equations of the same name, listed in *Table J.2*. These Relay Word bits are included in the IEEE C37.118 synchrophasor data frame STAT field. See *Table J.3* for standard definitions for these settings.

Table J.9 Synchrophasor Trigger Relay Word Bits

Name	Description
PMTRIG	Trigger (SELOGIC Equation)
TREA4	Trigger Reason Bit 4 (SELOGIC Equation)
TREA3	Trigger Reason Bit 3 (SELOGIC Equation)
TREA2	Trigger Reason Bit 2 (SELOGIC Equation)
TREA1	Trigger Reason Bit 1 (SELOGIC Equation)

The Time-Synchronization Relay Word bits in *Table J.10* indicate the present status of the high-accuracy timekeeping function of the SEL-651R-2 (see *Configuring High-Accuracy Timekeeping on page J.21*).

Table J.10 Time-Synchronization Relay Word Bits

Name	Description
TIRIG	Asserts while relay time is based on IRIG-B time source.
TSOK	Time synchronization OK. Asserts while time is based on high-accuracy IRIG-B time source of sufficient accuracy for synchrophasor measurement.
IRIGOK	IRIG time source signal detected (= TIRIG OR TSOK).
PMDOOK	Phasor measurement data OK. Asserts when the SEL-651R-2 is enabled, synchrophasors are enabled (Global setting EPMU := Y), the frequency calculated by the synchrophasor algorithm is within the frequency tracking range of the recloser control, and the positive-sequence voltage (for Y or Z Terminal, based on Global setting FSELECT) is greater than 10 V secondary. A few seconds may be required for PMDOOK to assert when the relay is first powered, after any of the settings in <i>Table J.1</i> are changed, or when an IRIG-B time signal is first connected.

View Synchrophasors by Using the MET PM Command

The **MET PM** serial port ASCII command may be used to view the SEL-651R-2 synchrophasor measurements. See *MET Command (Metering Data)* on page 10.60 for general information on the **MET** command.

There are multiple ways to use the **MET PM** command:

- As a test tool, to verify connections, phase rotation, and scaling.
- As an analytical tool, to capture synchrophasor data at an exact time to compare this information with similar data captured in other phasor measurement unit(s) at the same time.
- As a method of periodically gathering synchrophasor data through a communications processor.

The **MET PM** command displays the same set of analog synchrophasor information, regardless of the Global settings PHVOLT, PHDATAV and PHDATAI. The **MET PM** command can function even when no ports are sending synchrophasor data.

The **MET PM** command only displays data when the Relay Word bit TSOK = logical 1. *Figure J.8* shows a sample **MET PM** command response. The synchrophasor data are also available in the QuickSet HMI and have a similar format to *Figure J.8*.

The **MET PM time** command can be used to direct the SEL-651R-2 to display the synchrophasor for an exact specified time, in 24-hour format. For example, entering the command **MET PM 14:14:12** will result in a response similar to *Figure J.8* occurring just after 14:14:12, with the time stamp 14:14:12.000.

This method of data capture always reports from the exact second, even if the time parameter is entered with fractional seconds. For example, entering **MET PM 14:14:12.200** results in the same data capture as **MET PM 14:14:12**, because the relay ignored the fractional seconds.

See *MET PM (Synchrophasor Metering)* on page 10.66 for complete command options and error messages.

MET PM HIS recalls the most recently triggered synchrophasor meter report. This is useful when synchrophasor data from multiple relays must be captured on a single PC. For example, connect to each relay and issue the **MET PM 14:14:00** command. At 14:14, each relay will issue a response similar to *Figure J.8*. After 14:14, connect to each relay, issue the **MET PM HIS** command, and capture the results. Because **MET PM HIS** recalls the last MET PM report, the data captured from every relay will be from the same time. Values displayed reflect present relay settings, not settings in effect at the time of the original **MET PM** command.

```
=>MET PM <Enter>
FEEDER 1 Date: 08/05/2011 Time: 14:38:27.000
STATION A Time Source: external

PMOK = 1
Time Quality Maximum time synchronization error: 0.000 (ms) TSOK = 1

Synchrophasors
Y-Terminal Voltages Pos.-Seq. Voltage
VAY VBY VCY V1Y
MAG (kV) 12.040 12.083 12.045 12.056
ANG (DEG) 48.925 -70.898 169.221 49.083

Z-Terminal Voltages Pos.-Seq. Voltage
VAZ VBZ VCZ V1Z
MAG (kV) 12.033 12.060 12.024 12.039
ANG (DEG) 49.424 -70.429 169.750 49.581

Phase Currents Neutral Current Pos.-Seq. Current
IA IB IC IN I1
MAG (A) 987.906 989.363 988.834 0.868 988.689
ANG (DEG) 47.624 -72.086 168.303 46.693 47.947

FREQ (Hz) 60.004
Rate-of-change of FREQ (Hz/s) 0.00

Digitals
SV01 SV02 SV03 SV04 SV05 SV06 SV07 SV08
0 0 0 0 0 0 0 0
SV09 SV10 SV11 SV12 SV13 SV14 SV15 SV16
0 0 0 0 0 0 0 0
SV17 SV18 SV19 SV20 SV21 SV22 SV23 SV24
0 0 0 0 0 0 0 0
SV25 SV26 SV27 SV28 SV29 SV30 SV31 SV32
0 0 0 0 0 0 0 0
SV33 SV34 SV35 SV36 SV37 SV38 SV39 SV40
0 0 0 0 0 0 0 0
SV41 SV42 SV43 SV44 SV45 SV46 SV47 SV48
0 0 0 0 0 0 0 0
SV49 SV50 SV51 SV52 SV53 SV54 SV55 SV56
0 0 0 0 0 0 0 0
SV57 SV58 SV59 SV60 SV61 SV62 SV63 SV64
0 0 0 0 0 0 0 0

=>
```

Figure J.8 Sample MET PM Command Response

IEEE C37.118 PMU Setting Example

A utility is upgrading its distribution system to use reclosers with the SEL-651R-2 recloser control. The utility also wants to install phasor measurement units (PMUs) at each recloser to collect data to monitor voltages and currents throughout the system.

The PMU data collection requirements call for the following data, collected at 10 messages per second:

- Frequency
- Positive-sequence voltage from the source side of the recloser
- Three-phase, positive-sequence, and neutral current
- Indication when the breaker is open
- Indication when the voltage or frequency information is unusable

The utility is able to meet the requirements with the SEL-651R-2 recloser controls, an SEL-2407 Satellite-Synchronized Clock, and an SEL-3373 Station Phasor Data Concentrator in each substation communicating to the recloser controls with SEL-3031 Serial Radio transceivers.

This example will cover the PMU settings in one of the SEL-651R-2 recloser controls.

Some system details:

- The nominal frequency is 60 Hz.
- The source PTs and wiring have a phase error of 1.20 degrees (lagging) at 60 Hz.
- The recloser CTs and wiring have a phase error of 1.50 degrees (lagging) at 60 Hz.
- The neutral CT of the recloser control is fed the summation of the phase CTs, so its phase error will be 1.50 degrees (lagging) at 60 Hz as well.
- The synchrophasor data will be using port 3, and the maximum bps allowed is 19200.
- The system designer specified floating-point numeric representation for the synchrophasor data, and rectangular coordinates.
- The system designer specified integer numeric representation for the frequency data.
- The system designer specified synchrophasor response, because the data are being used for system monitoring.

The protection settings will not be shown.

Determining Settings

The protection engineer performs a bandwidth check by using *Table J.7*, and determines the required message size. The system requirements, in order of appearance in *Table J.7*, are:

- 6 synchrophasors, in floating-point representation
- Integer representation for the frequency data
- 3 digital status bits, which require one status word

The message size is $18 + 6 \cdot 8 + 2 \cdot 2 + 1 \cdot 2 = 72$ bytes. Using *Table J.8*, the engineer verifies that the port bps of 19200 is adequate for the message, at 10 messages per second.

The Protection SELOGIC Variables SV62, SV63, and SV64 will be used to transmit the breaker status, loss-of-potential alarm, and frequency measurement status, respectively.

Make the Global settings as shown in *Table J.11*.

Table J.11 Example Synchrophasor Global Settings

Setting	Description	Value
NFREQ	Nominal System Frequency (50, 60 Hz)	60
EPMU	Enable Synchronized Phasor Measurement (Y, N)	Y
MRATE	Messages per Second (1, 2, 4, 5, 10, 12, 15, 20, 30, 60)	10
PMAPP	PMU Application (F = Fast Response, N = Narrow Bandwidth)	F
PHCOMP	Frequency-Based Phasor Compensation (Y, N)	Y
PMSTN	Station Name (16 characters, mixed case)	SAMPLE1
PMID	PMU Hardware ID (1–65534)	14
PHVOLT	Include Voltage Terminal (Y, Z, ALL)	Y
PHDATAV	Phasor Data Set, Voltages (V1, PH, ALL, NA)	V1
VYCOMP	Y Terminal Voltage Angle Compensation Factor (-179.99 to 180 degrees)	1.20
PHDATAI	Phasor Data Set, Currents (I1, PH, ALL, NA)	ALL
IPCOMP	Phase Current Angle Compensation Factor (-179.99 to 180 degrees)	1.50
INCOMP	Neutral Current Angle Compensation Factor (-179.99 to 180 degrees)	1.50
PHNR	Phasor Numeric Representation (I = Integer, F = Floating point)	F
PHFMT	Phasor Format (R = Rectangular coordinates, P = Polar coordinates)	R
FNR	Frequency Numeric Representation (I = Integer, F = Float)	I
NUMDSW	Number of 16-bit Digital Status Words (0, 1, 2, 3, 4)	1

Table J.12 Example Synchrophasor Logic Settings

Logic Setting	Description	Value
PMTRIG	Trigger (SELOGIC Equation)	NA
TREA1	Trigger Reason Bit 1 (SELOGIC Equation)	NA
TREA2	Trigger Reason Bit 2 (SELOGIC Equation)	NA
TREA3	Trigger Reason Bit 3 (SELOGIC Equation)	NA
TREA4	Trigger Reason Bit 4 (SELOGIC Equation)	NA

The three Relay Word bits required in this example must be placed in certain SELOGIC variables. Make the settings in *Table J.13* in all eight settings groups.

Table J.13 Example Synchrophasor SELogic Settings

Setting	Value
SV62	52A3P
SV63	LOP
SV64	FREQOK

Make the *Table J.14* settings for serial port 3 by using the **SET P 3** command.

Table J.14 Example Synchrophasor Port Settings

Setting	Description	Value
EPORT	Enable Port (Y, N)	Y
PROTO	Protocol (SEL, DNP, MBA, MBB, RTD, PMU)	PMU
SPEED	Data Speed (300 to 57600)	19200
STOP	Stop Bits (1, 2 bits)	1
RTSCTS	Enable Hardware Handshaking (Y, N)	N
FASTOP	Fast Operate Enabled (Y, N)	

Configuring High-Accuracy Timekeeping

The SEL-651R-2 features high-accuracy timekeeping when supplied with an IRIG-B signal. When the supplied clock signal is sufficiently accurate, the SEL-651R-2 can act as a phasor measurement unit (PMU) and transmit synchrophasor data representative of the power system at fixed time periods to an external data processor. The relay can also record event report data by using the high-accuracy time stamp (see *Synchrophasor-Level Accuracy in Event Reports* on page 12.31).

IRIG Standard 200-04 defines many different types of time code formats. IRIG-B002, or “standard IRIG-B” provides time data once per second. The time data are formatted as second of the minute, minute of the hour, hour of the day, and day of the year. IRIG-B000, or extended IRIG-B, adds control functions that are defined based on the application. In this manual, IRIG-B000 is used to identify a time signal containing the control functions defined by IEEE C37.118 Standard for Synchrophasors for Power Systems. These control functions include the year, leap second and daylight saving time information, UTC offset, time quality indicator codes, and a parity bit.

IRIG-B

The SEL-651R-2 has two input connectors that accept IRIG-B demodulated time-code format: the IRIG-B pins of Serial Port 2 and the IRIG-B BNC connector.

The IRIG-B connections can be used for high-accuracy timekeeping purposes, with as high as 1 μ s accuracy with an appropriate time source. Either input can also be used for general-purpose timekeeping with as high as 5 ms accuracy. See *Table J.15* for SEL-651R-2 timekeeping mode details.

Table J.15 SEL-651R-2 Timekeeping Modes

Item	Internal Clock	Normal Accuracy IRIG	Holdover	High-Accuracy IRIG
Best accuracy (condition)	Depends on last method of setting, plus internal clock drift ^a	5 ms (when IRIG-B signal not meeting requirements for high-accuracy IRIG is connected)		1 μ s (when time source jitter is less than 500 ns and time-error is less than 1 μ s) ^b
IRIG-B Connection Required	None	BNC connector (preferred), or Serial Port 2		BNC connector (preferred) or Serial Port 2
Relay Word bits	TIRIG = logical 0 TSOK = logical 0 IRIGOK = logical 0	TIRIG = logical 1 TSOK = logical 0 IRIGOK = logical 1	TIRIG = logical 0 TSOK = logical 1 IRIGOK = logical 1	TIRIG = logical 1 TSOK = logical 1 IRIGOK = logical 1

^a The SEL-651R-2 internal clock can be synchronized via SNTP, DNP3, SEL-2030 Communications Processor, SEL-3530 RTAC, or ASCII TIM command.

^b The time-error check only applies when Global setting IRIGC := C37.118.

NOTE: If the time-code signal connected to the BNC connector degrades in quality, the SEL-651R-2 will not switch over to the IRIG-B pins of Serial Port 2. The SEL-651R-2 will only switch to Serial Port 2 if the signal on the BNC connector completely fails (e.g., the cable is un-plugged). Use the TIME Q command to determine which IRIG-B source is in use.

Only one IRIG-B time source can be used by the SEL-651R-2. The relay uses IRIG-B signals from the two sources with the following priority:

- BNC input
- Serial Port 2 IRIG-B pins

The SEL-651R-2 determines the suitability of the IRIG-B signal for Normal Accuracy IRIG by applying several tests:

- Seconds, minutes, and day field is in range
- Time from two consecutive messages differ by 1 second, except for leap second or daylight saving time transitions.
- When IRIGC=C37.118, the signal contains the correct parity bit.

The SEL-651R-2 determines the suitability of the IRIG-B signal for high-accuracy timekeeping by applying two additional tests:

- The jitter between positive transitions (rising edges) of the clock signal is less than 500 ns.
- The time-error information contained in the IRIG-B control field indicates time error is less than 10^{-6} seconds (1 μ s).

NOTE: Set IRIGC = C37.118 only when an IRIG-B000 signal is connected to the relay. Set IRIGC = NONE when an IRIG-B002 (standard IRIG) signal is connected.

When IRIGC := C37.118, the SEL-651R-2 will assert Relay Word bit TSOK only when these two tests are met. When IRIGC := NONE, the relay will assert TSOK when only the first test is met.

The relay accepts C37.118 (IRIG-B000) signals with either odd or even parity. When an IRIG-B signal is connected, the relay detects whether the signal has odd or even parity and continues to check received IRIG-B messages for that parity. If a message is received with the opposite parity or no parity, the signal fails the parity test.

If your clock has programmable parity and the parity is changed, the relay disqualifies the IRIG-B signal for a few seconds until it detects that the parity change is not a result of corrupt messages.

If the relay is in high-accuracy mode and either of the two tests fails, the relay enters holdover mode. When in holdover, the relay asserts TSOK, deasserts TIRIG, and holds Relay Word bits TQUAL1, TQUAL2, TQUAL3, and TQUAL4 at their last state. The relay remains in holdover mode for as long as 15 seconds, and then reverts to high-accuracy IRIG, normal-accuracy IRIG, or internal clock, depending on conditions.

If you connect two IRIG-B sources, they should be of the same format (IRIG-B000 with C37.118 control extensions or IRIG-B002) and match the IRIGC setting. SEL does not recommend connecting different types of signals to different inputs (for example, an IRIG-B000 signal to the BNC input and an IRIG-B002 signal to Port 1 or Port 2) when IRIGC=C37.118. The IRIG-B002 signal provides neither the year nor the parity bit required for Normal Accuracy mode when IRIGC=C37.118. In this case, if the IRIG-B000 source fails, relay timekeeping reverts to the internal clock, but the relay year changes to 2000 and remain incorrect until the IRIG-B000 signal returns. The relay will update the time from the IRIG-B002 signal about once every 10 seconds, if the signal passes the remaining two tests for Normal Accuracy mode. Relay Word bit TIRIG asserts momentarily during the update.

Table J.16 Time and Date Management

Label	Prompt	Default Value
IRIGC ^a	IRIG-B Control Bits Definition (None, C37.118)	None

^a When EPMU := Y, IRIGC is forced to C37.118.

A time quality value is determined based on the four-bit Time Quality indicator code defined in the IEEE C37.118 standard. When Global setting IRIGC := C37.118, the raw time quality information from the IRIG-B signal is placed into four Relay Word bits TQUAL1, TQUAL2, TQUAL3, and TQUAL4. For example, if TQUAL1 := 1, TQUAL2 := 0, TQUAL3 := 1, and TQUAL4 := 0, the binary time quality indicator code received from the clock via the IRIG signal is 0101, which corresponds to 10 microseconds time error. See *Table J.17* for time quality decoding. The time quality is shown in the MET PM report beside the label *Time Quality Maximum time synchronization error*: viewed with the **MET PM** command, and in the **TIM Q** command.

Table J.17 Time Quality Decoding

TQUAL	Time Quality	TQUAL	Time Quality
0000	Locked	1000	10 milliseconds
0001	1 nanosecond	1001	100 milliseconds
0010	10 nanoseconds	1010	1 second
0011	100 nanoseconds	1011	10 seconds
0100	1 microsecond	1100	100 seconds
0101	10 microseconds	1101	1000 seconds
0110	100 microseconds	1110	10,000 seconds
0111	1 millisecond	1111	Fault

When IRIGC := C37.118, the relay also decodes Leap Second Pending, Leap Second Direction, Daylight Savings Pending, and Daylight Saving control bits that are present in the IRIG-B signal. The status of these control bits is reflected in Relay Word bits LPSECP, LPSEC, DSTP, and DST, respectively.

When IRIGC := NONE, the TQUAL1, TQUAL2, TQUAL3, TQUAL4, LPSECP, LPSEC, DSTP, and DST Relay Word bits are not updated. When Global setting EPMU := Y, IRIGC is forced to C37.118.

Connecting High-Accuracy Timekeeping

The procedure in the following steps assumes that you have a modern high-accuracy GPS receiver with a BNC connector output for an IRIG-B signal. Use a communications terminal to send commands and receive data from the relay.

This example assumes that you have successfully established communication with the relay. In addition, you must be familiar with relay access levels and passwords.

- Step 1. Confirm that the relay is operating.
- Step 2. Prepare to control the relay at Access Level 2.
 - a. Using a communications terminal, type **ACC <Enter>**.
 - b. Type the Access Level 1 password and press **<Enter>**.
You will see the Access Level 1 => prompt.
- Step 3. Connect the cable.
Attach the IRIG-B signal with a BNC-to-BNC coaxial jumper cable from the GPS receiver IRIG-B output to the SEL-651R-2 **IRIG-B** BNC connector.
- Step 4. Confirm/Enable automatic detection of high-accuracy timekeeping.
 - a. Wait at least 20 seconds for the SEL-651R-2 to acquire the clock signal, and then, at a communications terminal, type **TAR TIRIG <Enter>**
The relay will return one row from the Relay Word, as shown in *Figure J.9*. Only the states of the TIRIG and TSOK Relay Word bits are discussed in the troubleshooting steps below.

```
=>TAR TIRIG <Enter>
TSOK      TIRIG      PMDOK      PMTRIG      TREA4      TREA3      TREA2      TREA1
1          1          1          0          0          0          0          0
=>
```

Figure J.9 Confirming the High-Accuracy Timekeeping Relay Word Bits

- b. The TIRIG and TSOK Relay Word bits should be asserted (logical 1), indicating that the relay is in the high-accuracy IRIG timekeeping mode.

If TSOK is not asserted, but TIRIG is asserted, the relay is in regular IRIG timekeeping mode. The **TIME Q** command shows which IRIG-B source is in use and the time quality. Here is a list of possible reasons for not entering high-accuracy mode:

- Global setting **IRIGC := C37.118**, but the IRIG-B clock does not use the IEEE C37.118 Control Bit assignments.
- The IRIG-B signal jitter is too high.
- The termination resistor, required by some IRIG clocks, is not installed.
- Global setting **IRIGC := C37.118**, but the time-source clock is reporting that its time error is greater than 1 μ s.

If neither TSOK nor TIRIG are asserted, the relay is not in an IRIG time-source mode. Here is a list of possible reasons for not entering IRIG mode:

- The IRIG-B clock signal is not of sufficient accuracy or is improperly configured.
- The termination resistor, required by some IRIG clocks, is not installed.
- The time source clock is not connected to an antenna.

Synchrophasor Protocols and SEL Fast Operate Commands

The SEL-651R-2 can be configured to process SEL Fast Operate commands received on serial ports that have Port setting PROTO := PMU, when the Port setting FASTOP := Y.

This functionality can allow a host device to initiate control actions in the PMU without the need for a separate communications interface.

If port setting FASTOP := Y on a serial port set to PROTO := PMU, the SEL-651R-2 will provide Fast Operate support. The host device can request a Fast Operate Configuration Block when the relay is in the nontransmitting mode, and the relay will respond with the message, which includes codes that define the circuit breaker and remote bit control points that are available via Fast Operate commands.

The SEL-651R-2 will process Fast Operate requests regardless of whether synchrophasors are being transmitted, as long as serial port setting FASTOP := Y. When FASTOP := N, the relay will ignore Fast Operate commands. Use the FASTOP := N option to lock out any control actions from that serial port if required by your company operating practices.

The SEL-651R-2 does not acknowledge received Fast Operate commands, but it is easy to program one or more Relay Word bits to observe the controlled function. For example, a Fast Operate Circuit Breaker close command could be confirmed by monitoring the breaker status bit 52A3P by assigning SELOGIC setting SV32 := 52A3P.

Note that only the Fast Operate function is available on ports set to PROTO := PMU. The protocols SEL Fast Meter and SEL Fast SER are unavailable on PROTO := PMU ports.

This page intentionally left blank

Appendix K

Modbus RTU and TCP Communications

Overview

This appendix describes Modbus RTU and TCP communications features supported by the SEL-651R-2 Recloser Control. Complete specifications for the Modbus protocol are available from the Modbus user's group website at www.modbus.org.

The SEL-651R-2 allows as many as three simultaneous Modbus sessions. The number of Ethernet Modbus sessions is limited by the number of enabled Ethernet DNP sessions (see *Session Limits* on page 10.15).

The SEL-651R-2 Modbus communication allows a Modbus master device to do the following:

- Acquire metering, monitoring, and event data from the relay.
- Control SEL-651R-2 output contacts and remote bits.
- Read and switch the Active Settings Group.
- Read and set the time and date.
- Reset targets, demand and peak data, energy data, breaker monitor, min/max, and event history data.

Enable Modbus TCP protocol with the Ethernet port setting EMODBUS. The master IP address for each session is selected with the Ethernet port settings MODIP1, MODIP2, and MODIP3. The Master IP address 0.0.0.0 is a valid entry and is used to accept a connection from any master. Use caution when using this address as any Modbus master may connect to the Ethernet port through this connection. When a Modbus TCP master attempts to connect, the relay will first search the valid master IP addresses. If no matching Modbus master IP address is found and one of the MODIPx addresses is 0.0.0.0, the master will be allowed to connect through that connection. The TCP port number is the Modbus TCP registered port 502. Modbus TCP uses the device IP address as the Modbus identifier and accesses the data in the relay through use of the same function codes and data maps as Modbus RTU.

Modbus RTU is a binary protocol that permits communication among a single master device and multiple slave devices. The communication is half duplex—only one device transmits at a time. The master transmits a binary command that includes the address of the desired slave device. All of the slave devices receive the message, but only the slave device with the matching address responds. Enable Modbus RTU protocol with the serial port PROTO = MOD setting.

Communications Protocol

Modbus RTU Queries

Modbus master devices initiate all exchanges by sending a query. The query format for Modbus RTU consists of the fields shown in *Table K.1*.

Table K.1 Modbus Query Fields

Field	Number of Bytes
Slave Device Address	1 byte
Function Code	1 byte
Data Region	0–251 bytes
Cyclic Redundancy Check (CRC)	2 bytes

The SEL-651R-2 serial port SLAVEID setting defines the device address. Set this value to a unique number for each device on the Modbus network. For Modbus RTU communication to operate properly, no two slave devices may have the same address.

The cyclic redundancy check detects errors in the received data. If an error is detected, the relay discards the packet.

Modbus TCP Queries

The Modbus request or response is encapsulated when carried on a Modbus TCP/IP network. A dedicated header used on TCP/IP identifies the Modbus Application Data Unit (ADU). The header, called the Modbus Application Protocol header (MBAP), contains the following fields:

Field	Number of Bytes
Transaction Identifier	2 Bytes
Protocol Identifier	2 Bytes (0 = MODBUS protocol)
Length	2 Bytes
Unit Identifier	1 Byte

The Modbus TCP Message consists of the MBAP Header, followed by the Modbus function code and the data supporting the function code. The Modbus TCP message does not contain the 2-byte CRC that is included in the RTU message, as the error checking is accomplished through TCP. Otherwise, the data following the MBAP header are identical to the Modbus RTU message.

The remainder of this section will cover the Modbus Function codes in terms of the Modbus RTU protocol.

Modbus Responses

The slave device sends a response message after it performs the action the query specifies. If the slave cannot execute the query command for any reason, it sends an error response. Otherwise, the slave device response is formatted similarly to the query and includes the slave address, function code, data (if applicable), and a cyclic redundancy check value.

Supported Modbus Function Codes

The SEL-651R-2 supports the Modbus function codes shown in *Table K.2*.

Table K.2 SEL-651R-2 Modbus Function Codes

Codes	Description
01h	Read Discrete Output Coil Status
02h	Read Discrete Input Status
03h	Read Holding Registers
04h	Read Input Registers
05h	Force Single Coil
06h	Preset Single Register
08h	Diagnostic Command
10h	Preset Multiple Registers

Modbus Exception Responses

The SEL-651R-2 sends an exception code under the conditions described in *Table K.3*.

Table K.3 SEL-651R-2 Modbus Exception Codes

Exception Code	Error Type	Description
1	Illegal Function Code	The received function code is either undefined or unsupported.
2	Illegal Data Address	The received command contains an unsupported address in the data field.
3	Illegal Data Value	The received command contains a value that is out of range.
4	Device Error	The SEL-651R-2 is in the wrong state for the function a query specifies. The relay is unable to perform the action specified by a query (i.e., cannot write to a read-only register, device is disabled, etc.).
6	Busy	The device is unable to process the command at this time because of a busy resource.

In the event that any of the errors listed in *Table K.3* occur, the relay assembles a response message that includes the exception code in the data field. The relay sets the most significant bit in the function code field to indicate to the master that the data field contains an error code, instead of the required data.

Cyclic Redundancy Check

The SEL-651R-2 calculates a 2-byte CRC value by using the device address, function code, and data region (see *Table K.1*). It appends this value to the end of every Modbus RTU response. When the master device receives the response, it recalculates the CRC. If the calculated CRC matches the CRC sent by the SEL-651R-2, the master device uses the data received. If there is no match, the check fails and the message is ignored. The devices use a similar process when the master sends queries.

01h Read Discrete Output Coil Status Command

Use function code 01h to read the On/Off status of the selected bits (coils) (see the Output Coils table shown in *Table K.14*). The SEL-651R-2 coil addresses start at 0. The coil status is packed one coil per bit of the data field. The least significant bit (LSB) of the first data byte contains the starting coil address in the query. The other coils follow towards the high order end of this byte and from low order to high order in subsequent bytes.

Table K.4 01h Read Discrete Output Coil Status Command

Bytes	Field
Requests from the master must have the following format:	
1 byte	Slave Address
1 byte	Function Code (01h)
2 bytes	Address of the first bit
2 bytes	Number of bits to read
2 bytes	CRC-16
A successful response from the slave will have the following format:	
1 byte	Slave Address
1 byte	Function Code (01h)
1 byte	Bytes of data (<i>n</i>)
<i>n</i> bytes	Data
2 bytes	CRC-16

To build the response, the SEL-651R-2 calculates the number of bytes required to contain the number of bits requested. If the number of bits requested is not evenly divisible by eight, the device adds one more byte to maintain the balance of bits, padded by zeros to make an even byte.

Table K.14 includes the coil number and lists all possible coils (identified as Outputs and Remote bits) available in the device.

The relay responses to errors in the query are shown in *Table K.5*.

Table K.5 Responses to 01h Read Discrete Output Coil Query Errors

Error	Error Code Returned	Communication Counter Increments
Invalid bit to read	Illegal Data Address (02h)	Invalid Address
Invalid number of bits to read	Illegal Data Value (03h)	Illegal Register
Format error	Illegal Data Value (03h)	Bad Packet Format

02h Read Input Status Command

Use function code 02h to read the On/Off status of the selected bits (inputs), as shown in *Table K.7*. Input addresses start at 0. The input status is packed one input per bit of the data field. The LSB of the first data byte contains the starting input address in the query. The other inputs follow towards the high order end of this byte, and from low order to high order in subsequent bytes.

Table K.6 02h Read Input Status Command (Sheet 1 of 2)

Bytes	Field
Requests from the master must have the following format:	
1 byte	Slave Address
1 byte	Function Code (02h)
2 bytes	Address of the first bit
2 bytes	Number of bits to read
2 bytes	CRC-16

Table K.6 02h Read Input Status Command (Sheet 2 of 2)

Bytes	Field
A successful response from the slave will have the following format:	
1 byte	Slave Address
1 byte	Function Code (02h)
1 byte	Bytes of data (<i>n</i>)
<i>n</i> bytes	Data
2 bytes	CRC-16

To build the response, the device calculates the number of bytes required to contain the number of bits requested. If the number of bits requested is not evenly divisible by eight, the device adds one more byte to maintain the balance of bits, padded by zeros to make an even byte.

In each row, the input numbers are assigned from the right-most input to the left-most input (i.e., input address 0 is TLED18 and input address 7 is TLED11). Input addresses start at 0000. *Table K.7* includes the input address in decimal and hexadecimal and lists all possible inputs (Relay Word bits) available in the device.

Table K.7 02h SEL-651R-2 Inputs^a (Sheet 1 of 6)

Discrete Input Address in Decimal	Discrete Input Address in Hex	Function Code Supported	Discrete Address Description	Notes
0–7	0–7	2	Relay Element Status Row 0	The Address numbers are assigned from the right-most Address to the left-most Address in the Relay Word row as shown in the SEL-651R-2 example below. Address 7 = EN Address 6 = TRIPLED Address 5 = * Address 4 = * Address 3 = * Address 2 = * Address 1 = * Address 0 = *
8–15	8–F	2	Relay Element Status Row 1	Address 15 = TLED_08 Address 14 = TLED_07 Address 13 = TLED_06 Address 12 = TLED_05 Address 11 = TLED_04 Address 10 = TLED_03 Address 9 = TLED_02 Address 8 = TLED_01
16–23	10–17	2	Relay Element Status Row 2	
24–31	18–1F	2	Relay Element Status Row 3	
32–39	20–27	2	Relay Element Status Row 4	
40–47	28–2F	2	Relay Element Status Row 5	
48–55	30–37	2	Relay Element Status Row 6	
56–63	38–3F	2	Relay Element Status Row 7	
64–71	40–47	2	Relay Element Status Row 8	
72–79	48–4F	2	Relay Element Status Row 9	
80–87	50–57	2	Relay Element Status Row 10	

Table K.7 02h SEL-651R-2 Inputs^a (Sheet 2 of 6)

Discrete Input Address in Decimal	Discrete Input Address in Hex	Function Code Supported	Discrete Address Description	Notes
88–95	58–5F	2	Relay Element Status Row 11	
96–103	60–67	2	Relay Element Status Row 12	
104–111	68–6F	2	Relay Element Status Row 13	
112–119	70–77	2	Relay Element Status Row 14	
120–127	78–7F	2	Relay Element Status Row 15	
128–135	80–87	2	Relay Element Status Row 16	
136–143	88–8F	2	Relay Element Status Row 17	
144–151	90–97	2	Relay Element Status Row 18	
152–159	98–9F	2	Relay Element Status Row 19	
160–167	A0–A7	2	Relay Element Status Row 20	
168–175	A8–AF	2	Relay Element Status Row 21	
176–183	B0–B7	2	Relay Element Status Row 22	
184–191	B8–BF	2	Relay Element Status Row 23	
192–199	C0–C7	2	Relay Element Status Row 24	
200–207	C8–CF	2	Relay Element Status Row 25	
208–215	D0–D7	2	Relay Element Status Row 26	
216–223	D8–DF	2	Relay Element Status Row 27	
224–231	E0–E7	2	Relay Element Status Row 28	
232–239	E8–EF	2	Relay Element Status Row 29	
240–247	F0–F7	2	Relay Element Status Row 30	
248–255	F8–FF	2	Relay Element Status Row 31	
256–263	100–107	2	Relay Element Status Row 32	
264–271	108–10F	2	Relay Element Status Row 33	
272–279	110–117	2	Relay Element Status Row 34	
280–287	118–11F	2	Relay Element Status Row 35	
288–295	120–127	2	Relay Element Status Row 36	
296–303	128–12F	2	Relay Element Status Row 37	
304–311	130–137	2	Relay Element Status Row 38	
312–319	138–13F	2	Relay Element Status Row 39	
320–327	140–147	2	Relay Element Status Row 40	
328–335	148–14F	2	Relay Element Status Row 41	
336–343	150–157	2	Relay Element Status Row 42	
344–351	158–15F	2	Relay Element Status Row 43	
352–359	160–167	2	Relay Element Status Row 44	
360–367	168–16F	2	Relay Element Status Row 45	
368–375	170–177	2	Relay Element Status Row 46	
376–383	178–17F	2	Relay Element Status Row 47	
384–391	180–187	2	Relay Element Status Row 48	
392–399	188–18F	2	Relay Element Status Row 49	
400–407	190–197	2	Relay Element Status Row 50	

Table K.7 02h SEL-651R-2 Inputs^a (Sheet 3 of 6)

Discrete Input Address in Decimal	Discrete Input Address in Hex	Function Code Supported	Discrete Address Description	Notes
408–415	198–19F	2	Relay Element Status Row 51	
416–423	1A0–1A7	2	Relay Element Status Row 52	
424–431	1A8–1AF	2	Relay Element Status Row 53	
432–439	1B0–1B7	2	Relay Element Status Row 54	
440–447	1B8–1BF	2	Relay Element Status Row 55	
448–455	1C0–1C7	2	Relay Element Status Row 56	
456–463	1C8–1CF	2	Relay Element Status Row 57	
464–471	1D0–1D7	2	Relay Element Status Row 58	
472–479	1D8–1DF	2	Relay Element Status Row 59	
480–487	1E0–1E7	2	Relay Element Status Row 60	
488–495	1E8–1EF	2	Relay Element Status Row 61	
496–503	1F0–1F7	2	Relay Element Status Row 62	
504–511	1F8–1FF	2	Relay Element Status Row 63	
512–519	200–207	2	Relay Element Status Row 64	
520–527	208–20F	2	Relay Element Status Row 65	
528–535	210–217	2	Relay Element Status Row 66	
536–543	218–21F	2	Relay Element Status Row 67	
544–551	220–227	2	Relay Element Status Row 68	
552–559	228–22F	2	Relay Element Status Row 69	
560–567	230–237	2	Relay Element Status Row 70	
568–575	238–23F	2	Relay Element Status Row 71	
576–583	240–247	2	Relay Element Status Row 72	
584–591	248–24F	2	Relay Element Status Row 73	
592–599	250–257	2	Relay Element Status Row 74	
600–607	258–25F	2	Relay Element Status Row 75	
608–615	260–267	2	Relay Element Status Row 76	
616–623	268–26F	2	Relay Element Status Row 77	
624–631	270–277	2	Relay Element Status Row 78	
632–639	278–27F	2	Relay Element Status Row 79	
640–647	280–287	2	Relay Element Status Row 80	
648–655	288–28F	2	Relay Element Status Row 81	
656–663	290–297	2	Relay Element Status Row 82	
664–671	298–29F	2	Relay Element Status Row 83	
672–679	2A0–2A7	2	Relay Element Status Row 84	
680–687	2A8–2AF	2	Relay Element Status Row 85	
688–695	2B0–2B7	2	Relay Element Status Row 86	
696–703	2B8–2BF	2	Relay Element Status Row 87	
704–711	2C0–2C7	2	Relay Element Status Row 88	
712–719	2C8–2CF	2	Relay Element Status Row 89	
720–727	2D0–2D7	2	Relay Element Status Row 90	

Table K.7 02h SEL-651R-2 Inputs^a (Sheet 4 of 6)

Discrete Input Address in Decimal	Discrete Input Address in Hex	Function Code Supported	Discrete Address Description	Notes
728–735	2D8–2DF	2	Relay Element Status Row 91	
736–743	2E0–2E7	2	Relay Element Status Row 92	
744–751	2E8–2EF	2	Relay Element Status Row 93	
752–759	2F0–2F7	2	Relay Element Status Row 94	
760–767	2F8–2FF	2	Relay Element Status Row 95	
768–775	300–307	2	Relay Element Status Row 96	
776–783	308–30F	2	Relay Element Status Row 97	
784–791	310–317	2	Relay Element Status Row 98	
792–799	318–31F	2	Relay Element Status Row 99	
800–807	320–327	2	Relay Element Status Row 100	
808–815	328–32F	2	Relay Element Status Row 101	
816–823	330–337	2	Relay Element Status Row 102	
824–831	338–33F	2	Relay Element Status Row 103	
832–839	340–347	2	Relay Element Status Row 104	
840–847	348–34F	2	Relay Element Status Row 105	
848–855	350–357	2	Relay Element Status Row 106	
856–863	358–35F	2	Relay Element Status Row 107	
864–871	360–367	2	Relay Element Status Row 108	
872–879	368–36F	2	Relay Element Status Row 109	
880–887	370–377	2	Relay Element Status Row 110	
888–895	378–37F	2	Relay Element Status Row 111	
896–903	380–387	2	Relay Element Status Row 112	
904–911	388–38F	2	Relay Element Status Row 113	
912–919	390–397	2	Relay Element Status Row 114	
920–927	398–39F	2	Relay Element Status Row 115	
928–935	3A0–3A7	2	Relay Element Status Row 116	
936–943	3A8–3AF	2	Relay Element Status Row 117	
944–951	3B0–3B7	2	Relay Element Status Row 118	
952–959	3B8–3BF	2	Relay Element Status Row 119	
960–967	3C0–3C7	2	Relay Element Status Row 120	
968–975	3C8–3CF	2	Relay Element Status Row 121	
976–983	3D0–3D7	2	Relay Element Status Row 122	
984–991	3D8–3DF	2	Relay Element Status Row 123	
992–999	3E0–3E7	2	Relay Element Status Row 124	

Table K.7 02h SEL-651R-2 Inputs^a (Sheet 5 of 6)

Discrete Input Address in Decimal	Discrete Input Address in Hex	Function Code Supported	Discrete Address Description	Notes
1000–1007	3E8–3EF	2	Relay Element Status Row 125	
1008–1015	3F0–3F7	2	Relay Element Status Row 126	
1016–1023	3F8–3FF	2	Relay Element Status Row 127	
1024–1031	400–407	2	Relay Element Status Row 128	
1032–1039	408–40F	2	Relay Element Status Row 129	
1040–1047	410–417	2	Relay Element Status Row 130	
1048–1055	418–41F	2	Relay Element Status Row 131	
1056–1063	420–427	2	Relay Element Status Row 132	
1064–1071	428–42F	2	Relay Element Status Row 133	
1072–1079	430–437	2	Relay Element Status Row 134	
1080–1087	438–43F	2	Relay Element Status Row 135	
1088–1095	440–447	2	Relay Element Status Row 136	
1096–1103	448–44F	2	Relay Element Status Row 137	
1104–1111	450–457	2	Relay Element Status Row 138	
1112–1119	458–45F	2	Relay Element Status Row 139	
1120–1127	460–467	2	Relay Element Status Row 140	
1128–1135	468–46F	2	Relay Element Status Row 141	
1136–1143	470–477	2	Relay Element Status Row 142	
1144–1151	478–47F	2	Relay Element Status Row 143	
1152–1159	480–487	2	Relay Element Status Row 144	
1160–1167	488–48F	2	Relay Element Status Row 145	
1168–1175	490–497	2	Relay Element Status Row 146	
1176–1183	498–49F	2	Relay Element Status Row 147	
1184–1191	4A0–4A7	2	Relay Element Status Row 148	
1192–1199	4A8–4AF	2	Relay Element Status Row 149	
1200–1207	4B0–4B7	2	Relay Element Status Row 150	
1208–1215	4B8–4BF	2	Relay Element Status Row 151	
1216–1223	4C0–4C7	2	Relay Element Status Row 152	
1224–1231	4C8–4CF	2	Relay Element Status Row 153	
1232–1239	4D0–4D7	2	Relay Element Status Row 154	
1240–1247	4D8–4DF	2	Relay Element Status Row 155	
1248–1255	4E0–4E7	2	Relay Element Status Row 156	
1256–1263	4E8–4EF	2	Relay Element Status Row 157	

Table K.7 02h SEL-651R-2 Inputs^a (Sheet 6 of 6)

Discrete Input Address in Decimal	Discrete Input Address in Hex	Function Code Supported	Discrete Address Description	Notes
1264–1271	4F0–4F7	2	Relay Element Status Row 158	
1272–1279	4F8–4FF	2	Relay Element Status Row 159	

^a See Appendix F: Relay Word Bits for relay element row numbers and definitions.

The relay responses to errors in the query are shown in *Table K.8*.

Table K.8 Responses to 02h Read Input Query Errors

Error	Error Code Returned	Communication Counter Increments
Invalid bit to read	Illegal Data Address (02h)	Invalid Address
Invalid number of bits to read	Illegal Data Value (03h)	Illegal Register
Format error	Illegal Data Value (03h)	Bad Packet Format

03h Read Holding Register Command

Use function code 03h to read directly from the Modbus Register Map shown in *Table K.23*. Use the **SET M** command (see *User-Defined Modbus Data Region and SET M Command on page K.20*) to configure the map with the register label names shown in *Table K.22*. You can read a maximum of 125 registers at once with this function code.

Table K.9 03h Read Holding Register Command

Bytes	Field
Requests from the master must have the following format:	
1 byte	Slave Address
1 byte	Function Code (03h)
2 bytes	Starting Register Address
2 bytes	Number of Registers to Read
2 bytes	CRC-16
A successful response from the slave will have the following format:	
1 byte	Slave Address
1 byte	Function Code (03h)
1 byte	Bytes of data (<i>n</i>)
<i>n</i> bytes	Data (2–250)
2 bytes	CRC-16

The relay responses to errors in the query are shown in *Table K.10*.

Table K.10 Responses to 03h Read Holding Register Query Errors

Error	Error Code Returned	Communication Counter Increments
Illegal register to read	Illegal Data Address (02h)	Invalid Address
Illegal number of registers to read	Illegal Data Value (03h)	Illegal Register
Format error	Illegal Data Value (03h)	Bad Packet Format

04h Read Input Register Command

Use function code 04h to read directly from the Modbus Register Map shown in *Table K.23*. Use the **SET M** command (see *User-Defined Modbus Data Region and SET M Command on page K.20*) to configure the map with the register label names shown in *Table K.22*. You can read a maximum of 125 registers at once with this function code.

Table K.11 04h Read Input Register Command

Bytes	Field
Requests from the master must have the following format:	
1 byte	Slave Address
1 byte	Function Code (04h)
2 bytes	Starting Register Address
2 bytes	Number of Registers to Read
2 bytes	CRC-16
A successful response from the slave will have the following format:	
1 byte	Slave Address
1 byte	Function Code (04h)
1 byte	Bytes of data (<i>n</i>)
<i>n</i> bytes	Data (2–250)
2 bytes	CRC-16

The relay responses to errors in the query are shown in *Table K.12*.

Table K.12 Responses to 04h Read Input Register Query Errors

Error	Error Code Returned	Communication Counter Increments
Illegal register to read	Illegal Data Address (02h)	Invalid Address
Illegal number of registers to read	Illegal Data Value (03h)	Illegal Register
Format error	Illegal Data Value (03h)	Bad Packet Format

05h Force Single Coil Command

Use function code 05h to set or clear a coil. The command response is identical to the command request shown in *Table K.13*.

Table K.13 05h Force Single Coil Command

Bytes	Field
Requests from the master must have the following format:	
1 byte	Slave Address
1 byte	Function Code (05h)
2 bytes	Coil Reference
1 byte	Operation Code (FF for bit set, 00 for bit clear)
1 byte	Placeholder (00)
2 bytes	CRC-16

Table K.14 lists the coil numbers supported by the SEL-651R-2. The physical coils (coils 00–13) are self-resetting. Pulsing a Set remote bit (decimal address 80–111) causes the remote bit to be cleared at the end of the pulse.

Table K.14 01h, 05h SEL-651R-2 Output Coils (Sheet 1 of 6)

Coil Address in Decimal	Coil Address in Hex	Function Code Supported	Coil Description	Coil Function	Duration	Notes
0	0	1, 5	OUT101 ^a	Pulse	1 second	Supported in models ordered with extra I/O, otherwise reserved
1	1	1, 5	OUT102 ^a	Pulse	1 second	Supported in models ordered with extra I/O, otherwise reserved
2	2	1, 5	OUT103 ^a	Pulse	1 second	Supported in models ordered with extra I/O, otherwise reserved
3	3	1, 5	OUT104 ^a	Pulse	1 second	Supported in models ordered with extra I/O, otherwise reserved
4	4	1, 5	OUT105 ^a	Pulse	1 second	Supported in models ordered with extra I/O, otherwise reserved
5	5	1, 5	OUT106 ^a	Pulse	1 second	Supported in models ordered with extra I/O, otherwise reserved
6	6	1, 5	OUT107 ^a	Pulse	1 second	Supported in models ordered with extra I/O, otherwise reserved
7	7	1, 5	OUT108 ^a	Pulse	1 second	Supported in models ordered with extra I/O, otherwise reserved
8	8	1, 5	Reserved			
9	9	1, 5	Reserved			
10	A	1, 5	Reserved			
11	B	1, 5	Reserved			
12	C	1, 5	OUT201 ^a	Pulse	1 second	
13	D	1, 5	OUT202 ^a	Pulse	1 second	
14	E	1, 5	Reserved			
15	F	1, 5	Reserved			
16	10	1, 5	Reserved			
17	11	1, 5	Reserved			
18	12	1, 5	Reserved			
19	13	1, 5	Reserved			
20	14	1, 5	Reserved			
21	15	1, 5	Reserved			
22	16	1, 5	Reserved			
23	17	1, 5	Reserved			
24	18	1, 5	Reserved			
25	19	1, 5	Reserved			
26	1A	1, 5	Reserved			
27	1B	1, 5	Reserved			
28	1C	1, 5	Reserved			

Table K.14 01h, 05h SEL-651R-2 Output Coils (Sheet 2 of 6)

Coil Address in Decimal	Coil Address in Hex	Function Code Supported	Coil Description	Coil Function	Duration	Notes
29	1D	1, 5	Reserved			
30	1E	1, 5	Reserved			
31	1F	1, 5	Reserved			
32	20	1, 5	Reserved			
33	21	1, 5	Reserved			
34	22	1, 5	Reserved			
35	23	1, 5	Reserved			
36	24	1, 5	Reserved			
37	25	1, 5	Reserved			
38	26	1, 5	Reserved			
39	27	1, 5	Reserved			
40	28	1, 5	Reserved			
41	29	1, 5	Reserved			
42	2A	1, 5	Reserved			
43	2B	1, 5	Reserved			
44	2C	1, 5	Reserved			
45	2D	1, 5	Reserved			
46	2E	1, 5	Reserved			
47	2F	1, 5	Reserved			
48	30	1, 5	RB01	Set/Clear		
49	31	1, 5	RB02	Set/Clear		
50	32	1, 5	RB03	Set/Clear		
51	33	1, 5	RB04	Set/Clear		
52	34	1, 5	RB05	Set/Clear		
53	35	1, 5	RB06	Set/Clear		
54	36	1, 5	RB07	Set/Clear		
55	37	1, 5	RB08	Set/Clear		
56	38	1, 5	RB09	Set/Clear		
57	39	1, 5	RB10	Set/Clear		
58	3A	1, 5	RB11	Set/Clear		
59	3B	1, 5	RB12	Set/Clear		
60	3C	1, 5	RB13	Set/Clear		
61	3D	1, 5	RB14	Set/Clear		

Table K.14 01h, 05h SEL-651R-2 Output Coils (Sheet 3 of 6)

Coil Address in Decimal	Coil Address in Hex	Function Code Supported	Coil Description	Coil Function	Duration	Notes
62	3E	1, 5	RB15	Set/Clear		
63	3F	1, 5	RB16	Set/Clear		
64	40	1, 5	RB17	Set/Clear		
65	41	1, 5	RB18	Set/Clear		
66	42	1, 5	RB19	Set/Clear		
67	43	1, 5	RB20	Set/Clear		
68	44	1, 5	RB21	Set/Clear		
69	45	1, 5	RB22	Set/Clear		
70	46	1, 5	RB23	Set/Clear		
71	47	1, 5	RB24	Set/Clear		
72	48	1, 5	RB25	Set/Clear		
73	49	1, 5	RB26	Set/Clear		
74	4A	1, 5	RB27	Set/Clear		
75	4B	1, 5	RB28	Set/Clear		
76	4C	1, 5	RB29	Set/Clear		
77	4D	1, 5	RB30	Set/Clear		
78	4E	1, 5	RB31	Set/Clear		
79	4F	1, 5	RB32	Set/Clear		
80	50	1, 5	RB01	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
81	51	1, 5	RB02	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
82	52	1, 5	RB03	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
83	53	1, 5	RB04	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
84	54	1, 5	RB05	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
85	55	1, 5	RB06	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
86	56	1, 5	RB07	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.

Table K.14 01h, 05h SEL-651R-2 Output Coils (Sheet 4 of 6)

Coil Address in Decimal	Coil Address in Hex	Function Code Supported	Coil Description	Coil Function	Duration	Notes
87	57	1, 5	RB08	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
88	58	1, 5	RB09	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
89	59	1, 5	RB10	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
90	5A	1, 5	RB11	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
91	5B	1, 5	RB12	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
92	5C	1, 5	RB13	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
93	5D	1, 5	RB14	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
94	5E	1, 5	RB15	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
95	5F	1, 5	RB16	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
96	60	1, 5	RB17	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
97	61	1, 5	RB18	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
98	62	1, 5	RB19	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
99	63	1, 5	RB20	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
100	64	1, 5	RB21	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
101	65	1, 5	RB22	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
102	66	1, 5	RB23	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.

Table K.14 01h, 05h SEL-651R-2 Output Coils (Sheet 5 of 6)

Coil Address in Decimal	Coil Address in Hex	Function Code Supported	Coil Description	Coil Function	Duration	Notes
103	67	1, 5	RB24	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
104	68	1, 5	RB25	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
105	69	1, 5	RB26	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
106	6A	1, 5	RB27	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
107	6B	1, 5	RB28	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
108	6C	1, 5	RB29	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
109	6D	1, 5	RB30	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
110	6E	1, 5	RB31	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
111	6F	1, 5	RB32	Pulse	1 SELOGIC Processing Interval	Pulsing a Set remote bit will cause the remote bit to be cleared at the end of the pulse.
112	70	1, 5	Reserved			
113	71	1, 5	Reserved			
114	72	1, 5	Reserved			
115	73	1, 5	Reserved			
116	74	1, 5	Breaker Open, Three-Phase (Relay Word bit OC3)	Pulse	1 SELOGIC Processing Interval	If the relay is disabled or the breaker control jumper is removed, the relay returns an error code 06 (Slave Device Busy).
117	75	1, 5	Breaker Close, Three-Phase (Relay Word bit CC3)	Pulse	1 SELOGIC Processing Interval	If the relay is disabled or the breaker control jumper is removed, the relay returns an error code 06 (Slave Device Busy).
118	76	1, 5	Breaker Open, Phase A (Relay Word bit OCA)	Pulse	1 SELOGIC Processing Interval	If the relay is disabled or the breaker control jumper is removed, the relay returns an error code 06 (Slave Device Busy).
119	77	1, 5	Breaker Close, Phase A (Relay Word bit CCA)	Pulse	1 SELOGIC Processing Interval	If the relay is disabled or the breaker control jumper is removed, the relay returns an error code 06 (Slave Device Busy).

Table K.14 01h, 05h SEL-651R-2 Output Coils (Sheet 6 of 6)

Coil Address in Decimal	Coil Address in Hex	Function Code Supported	Coil Description	Coil Function	Duration	Notes
120	78	1, 5	Breaker Open, Phase B (Relay Word bit OCB)	Pulse	1 SELOGIC Processing Interval	If the relay is disabled or the breaker control jumper is removed, the relay returns an error code 06 (Slave Device Busy).
121	79	1, 5	Breaker Close, Phase B (Relay Word bit CCB)	Pulse	1 SELOGIC Processing Interval	If the relay is disabled or the breaker control jumper is removed, the relay returns an error code 06 (Slave Device Busy).
122	7A	1, 5	Breaker Open, Phase C (Relay Word bit OCC)	Pulse	1 SELOGIC Processing Interval	If the relay is disabled or the breaker control jumper is removed, the relay returns an error code 06 (Slave Device Busy).
123	7B	1, 5	Breaker Close, Phase C (Relay Word bit CCC)	Pulse	1 SELOGIC Processing Interval	If the relay is disabled or the breaker control jumper is removed, the relay returns an error code 06 (Slave Device Busy).
124	7C	1, 5	Reserved			
125	7D	1, 5	Reserved			
126	7E	1, 5	Target Reset	Pulse		
127	7F	1, 5	Reset Demands	Pulse		
128	80	1, 5	Reset Peak Demand	Pulse		
129	81	1, 5	Reset Energy Data	Pulse		
130	82	1, 5	Reset Breaker Monitor	Pulse		
131	83	1, 5	Reset Min/Max	Pulse		
132	84	1, 5	Reset Event History	Pulse		
133	85	1, 5	Reset Hardware Alarm	Pulse		
134	86	1, 5	Reserved			
135	87	1, 5	Reserved			

^a Output coil pulsing of physical coils is intended only for low-level testing when the recloser control is out of service. For permanent control, use a remote bit in the appropriate SELOGIC control equation.

Coil addresses start at 0000. If a function code 05 operation to coils 116 (OC3), 117 (CC3), 118 (OCA), 119 (CCA), 120 (OCB), 121 (CCB), 122 (OCC), or 123 (CCC) is attempted and the breaker jumper is not installed, the device will respond with Error Code 6. If the device is disabled, a function code 05 to any coil will respond with Error Code 4 (Device Error). In addition to Error Code 4, the device responses to errors in the query are shown in *Table K.15*.

Table K.15 Responses to 05h Force Single Coil Query Errors

Error	Error Code Returned	Communication Counter Increments
Invalid bit (coil)	Illegal Data Address (02h)	Invalid Address
Invalid bit state requested	Illegal Data Value (03h)	Illegal Register
Format Error	Illegal Data Value (03h)	Bad Packet Format

06h Preset Single Register Command

The SEL-651R-2 uses this function to allow a Modbus master to write directly to a database register. Refer to the Modbus Quantities Table in *Table K.22* for a list of registers that can be written by using this function code.

The command response is identical to the command request shown in *Table K.16*.

Table K.16 06h Preset Single Register Command

Bytes	Field
Queries from the master must have the following format:	
1 byte	Slave Address
1 byte	Function Code (06h)
2 bytes	Register Address
2 bytes	Data
2 bytes	CRC-16

The relay responses to errors in the query are shown in *Table K.17*.

Table K.17 Responses to 06h Preset Single Register Query Errors

Error	Error Code Returned	Communication Counter Increments
Illegal register address	Illegal Data Address (02h)	Invalid Address Illegal Write
Illegal register value	Illegal Data Value (03h)	Illegal Write
Format error	Illegal Data Value (03h)	Bad Packet Format

08h Loopback Diagnostic Command

The SEL-651R-2 uses this function to allow a Modbus master to perform a diagnostic test on the Modbus communications channel and relay. When the subfunction field is 0000h, the relay returns a replica of the received message.

Table K.18 08h Loopback Diagnostic Command (Sheet 1 of 2)

Bytes	Field
Requests from the master must have the following format:	
1 byte	Slave Address
1 byte	Function Code (08h)
2 bytes	Subfunction (0000h)
2 bytes	Data Field
2 bytes	CRC-16
A successful response from the slave will have the following format:	
1 byte	Slave Address
1 byte	Function Code (08h)

Table K.18 08h Loopback Diagnostic Command (Sheet 2 of 2)

Bytes	Field
2 bytes	Subfunction (0000h)
2 bytes	Data Field (identical to data in Master request)
2 bytes	CRC-16

The relay responses to errors in the query are shown in *Table K.19*.

Table K.19 Responses to 08h Loopback Diagnostic Query Errors

Error	Error Code Returned	Communication Counter Increments
Illegal subfunction code	Illegal Data Value (03h)	Illegal Function Code/Op Code
Format error	Illegal Data Value (03h)	Bad Packet Format

10h Preset Multiple Registers Command

This function code works much like code 06h, except that it allows you to write multiple registers at once.

Table K.20 10h Preset Multiple Registers Command

Bytes	Field
Queries from the master must have the following format:	
1 byte	Slave Address
1 byte	Function Code (10h)
2 bytes	Starting Address
2 bytes	Number of Registers to Write
1 byte	Number of Bytes of Data (n)
n bytes	Data
2 bytes	CRC-16
A successful response from the slave will have the following format:	
1 byte	Slave Address
1 byte	Function Code (10h)
2 bytes	Starting Address
2 bytes	Number of Registers
2 bytes	CRC-16

The relay responses to errors in the query are shown below.

Table K.21 10h Preset Multiple Registers Query Error Messages

Error	Error Code Returned	Communication Counter Increments
Illegal register to set	Illegal Data Address (02h)	Invalid Address Illegal Write
Illegal number of registers to set	Illegal Data Value (03h)	Illegal Register Illegal Write
Incorrect number of bytes in query data region	Illegal Data Value (03h)	Bad Packet Format Illegal Write
Invalid register data value	Illegal Data Value (03h)	Illegal Write

Bit Operations Using Function Codes 06h and 10h

The SEL-651R-2 includes registers for controlling some of the outputs. See LOG_CMD and RSTDAT in *Table K.22*. Use Modbus function codes 06h or 10h to write appropriate flags. Remember that when writing to the Logic command register with output contacts, it is not a bit operation. All the bits in that register need to be written together to reflect the state you want for each of the outputs.

User-Defined Modbus Data Region and SET M Command

The SEL-651R-2 Modbus Register Map defines an area of 250 contiguous addresses whose contents are defined by user-settable labels. This feature allows you to take 250 discrete values from anywhere in the Modbus Quantities Table (see *Table K.22*) and place them in contiguous registers that you can then read in a single command. Use the SEL ASCII command **SET M** (or the Modbus User Map settings in ACCELERATOR QuickSet SEL-5030 software) to define the user map addresses. A default map is provided with the relay. If the default Modbus map is not appropriate or more data are desired, edit the map as required for your application.

To use the user-defined data region, follow the steps listed below.

- Step 1. Define the list of desired quantities (as many as 250). Arrange the quantities in any order that is convenient for you to use.
- Step 2. Refer to *Table K.22* for a list of the Modbus labels for each quantity.
- Step 3. Use the **SET M** command from the command line or QuickSet Modbus User Map to map user registers 001 to 250 (MOD_001 to MOD_250) using the labels in *Table K.22*.
- Step 4. Use Modbus function code 03h or 04h to read the desired quantities from addresses 0–249 (decimal).

Note that the Modbus addresses begin with zero, which corresponds to Set M setting MOD_001.

As each label is entered in a register via the **SET M** command, the relay will increment to the next valid register.

If a label is entered for a 32-bit quantity register (e.g., VAY, VBY, VCY, KW3), the relay will automatically skip a register in the sequence because two registers are required for the 32-bit quantity. The register with the lower index is the most significant word and the register with the higher index is the least significant word in the 32-bit quantity. In the following example, MOD_015 was previously set to 3I2, which is a 16-bit value and consumes one register. By changing the register label to KW3, a 32-bit value, the next register shown available for setting is MOD_017.

```
=>>SET M MOD_015 <Enter>  
  
Modbus Map, Section 1:  
USER REG#015  
MOD_015 := 3I2  
? KW3  
  
USER REG#017  
MOD_017 := VAY  
?  
  
USER REG#019  
MOD_019 := VAYFA  
?  
=>>
```

Similarly, in this example, MOD_017 was previously set to VAY, which is a 32-bit value and consumes two registers. By changing the register label to IA, a 16-bit value, the next register shown available for setting is MOD_018. Because MOD_018 was previously not available, as it was the second register used for MOD_017 (VAY), there is no label assigned to it and it shows NA.

```
=>>SET M MOD_017 <Enter>
Modbus Map, Section 1:
USER REG#017
MOD_017 := VAY
? IA

USER REG#018
MOD_018 := NA
? IAFA

USER REG#019
MOD_019 := VAYFA
? IB
=>
```

5- or 6-Digit Master Addresses

If your master uses 5- or 6-digit address references, add the appropriate number to the Modbus data register address, provided in *Table K.23*, when configuring your master. For example, if your master uses 5-digit addressing, add 40001 for holding register operations. For input register functions, add 30001. If your master uses 6-digit addressing, add 400001 for holding register operations or 300001 for input register functions. The actual address that appears in the address field of the message will be the address shown in *Table K.23*. For example, MOD_001 is address 0000 (see *Table K.23* for Modbus register addresses). A master using 6-digit addresses to read a holding register may be configured for address 400001. However, the data address field of the message from the master will contain address 0000.

Table K.22 Modbus Quantities Table (Sheet 1 of 19)

Description	Valid Function Codes	SET_M Point Label/Enums ^a	Number of 16-Bit Registers ^b	Min Value	Max Value	Scaling (X1 unless specified)
Special Quantities						
CONSTANT VALUE = 0		0	1	0	0	
CONSTANT VALUE = 1		1	1	1	1	
NO OPERATION		NOOP	1	0	0	
NOT ASSIGNED		NA	1	0	0	
Reset Bits						
Reset Data	03, 04, 06, 10h	RSTDAT	1	0	65535	
Reset Targets		Bit 0				
Reserved		Bit 1				
Reserved		Bit 2				
Reset History Data		Bit 3				
Reset Comm Counters		Bit 4				
Reset Breaker Monitor		Bit 5				
Reset Energy Data		Bit 6				
Reset Max/min Data		Bit 7				
Reset Demands		Bit 8				

Table K.22 Modbus Quantities Table (Sheet 2 of 19)

Description	Valid Function Codes	SET_M Point Label/ Enums ^a	Number of 16-Bit Registers ^b	Min Value	Max Value	Scaling (X1 unless specified)
Reset Peak Demand		Bit 9				
Reset HALARM		Bit 10				
Reserved		Bits 11-15				
Date/Time Set						
Set Seconds	03, 04, 06, 10h	TIME_S	1	0	59999	1000
Set Minutes	03, 04, 06, 10h	TIME_M	1	0	59	
Set Hour	03, 04, 06, 10h	TIME_H	1	0	23	
Set Day	03, 04, 06, 10h	DATE_D	1	1	31	
Set Month	03, 04, 06, 10h	DATE_M	1	1	12	
Set Year	03, 04, 06, 10h	DATE_Y	1	2000	2090	
Historical Data						
No. of Event Logs	03, 04	NUMEVE	1	0		
Event Selected	03, 04, 06, 10h	EVESEL	1	0		
Fault Time Second	03, 04	FTIME_S	1	0	59999	1000
Fault Time Minute	03, 04	FTIME_M	1	0	59	
Fault Time Hour	03, 04	FTIME_H	1	0	23	
Fault Time Day	03, 04	FDATE_D	1	1	31	
Fault Time Month	03, 04	FDATE_M	1	1	12	
Fault Time Year	03, 04	FDATE_Y	1	0	9999	
Event Type	03, 04	EVE_TYPE	1	0	65535 (see <i>Table 12.2</i>)	
3 = AB Fault Trip						
5 = CA Fault Trip						
6 = BC Fault Trip						
7 = ABC Fault Trip						
9 = AG Fault Trip						
10 = BG Fault Trip						
11 = ABG Fault Trip						
12 = CG Fault Trip						
13 = CAG Fault Trip						
14 = BCG Fault Trip						
16 = Trigger						
32 = Pulse						
64 = Trip						
128 = ER Trigger						

Table K.22 Modbus Quantities Table (Sheet 3 of 19)

Description	Valid Function Codes	SET_M Point Label/Enums ^a	Number of 16-Bit Registers ^b	Min Value	Max Value	Scaling (X1 unless specified)
Fault Location	03, 04	FLOC^c	1	-32768	32767	100
Fault Current	03, 04	FI	1	0	65535	
Phase A Fault Current	03, 04	FIA	1	0	65535	
Phase B Fault Current	03, 04	FIB	1	0	65535	
Phase C Fault Current	03, 04	FIC	1	0	65535	
Ground Fault Current	03, 04	FIG	1	0	65535	
Neg.-Seq. Fault Current	03, 04	FIQ	1	0	65535	
Fault Frequency	03, 04	FFREQ	1	4000	7000	100
Fault Group	03, 04	FGRP	1	1	8	
Fault Shot Count	03, 04	FSHO	1	0	4	
Fault Targets High ^d (Upper 16 Bits)	03, 04	FTARHI	1	0	65535	
Fault Targets Low ^d (Lower 16 Bits)	03, 04	FTARLO	1	0	65535	
Control I/O Commands						
Logic Command ^e	03, 04, 06, 10h	LOG_CMD	1	0	2	
Breaker Close—3 Phase (Relay Word bit CC3)		Bit 0				
Breaker Open—3 Phase (Relay Word bit OC3)		Bit 1				
Reserved		Bits 2–15				
Current Data						
Phase A Current Mag.	03, 04	IA	1	0	65535	
Phase A Current Ang.	03, 04	IAFA	1	-18000	18000	100
Phase B Current Mag.	03, 04	IB	1	0	65535	
Phase B Current Ang.	03, 04	IBFA	1	-18000	18000	100
Phase C Current Mag.	03, 04	IC	1	0	65535	
Phase C Current Ang.	03, 04	ICFA	1	-18000	18000	100
Neutral Current Mag.	03, 04	IN	1	0	65535	
Neutral Current Ang.	03, 04	INFA	1	-18000	18000	100
Residual Ground Current Mag.	03, 04	IG	1	0	65535	
Residual Ground Current Ang.	03, 04	IGFA	1	-18000	18000	100
3I0 Current Mag.	03, 04	3I0	1	0	65535	
3I0 Current Ang.	03, 04	3I0FA	1	-18000	18000	100
Positive-Seq. Current Mag.	03, 04	I1	1	0	65535	
Positive-Seq. Current Ang.	03, 04	I1FA	1	-18000	18000	100
Negative-Seq. Current Mag.	03, 04	3I2	1	0	65535	
Negative-Seq. Current Ang.	03, 04	3I2FA	1	-18000	18000	100
Voltage and Frequency Data						
Frequency	03, 04	FREQ	1	4000	7000	100
Slip frequency	03, 04	SLIP	1	-32768	32767	1000
Phase A Y-Terminal Voltage Mag.	03, 04	VAY	2	0	4294967295	
Phase A Y-Terminal Voltage Ang.	03, 04	VAYFA	1	-18000	18000	100

Table K.22 Modbus Quantities Table (Sheet 4 of 19)

Description	Valid Function Codes	SET_M Point Label/Enums ^a	Number of 16-Bit Registers ^b	Min Value	Max Value	Scaling (X1 unless specified)
Phase B Y-Terminal Voltage Mag.	03, 04	VBY	2	0	4294967295	
Phase B Y-Terminal Voltage Ang.	03, 04	VBYFA	1	-18000	18000	100
Phase C Y-Terminal Voltage Mag.	03, 04	VCY	2	0	4294967295	
Phase C Y-Terminal Voltage Ang.	03, 04	VCYFA	1	-18000	18000	100
Phase A Z-Terminal Voltage Mag.	03, 04	VAZ	2	0	4294967295	
Phase A Z-Terminal Voltage Ang.	03, 04	VAZFA	1	-18000	18000	100
Phase B Z-Terminal Voltage Mag.	03, 04	VBZ	2	0	4294967295	
Phase B Z-Terminal Voltage Ang.	03, 04	VBZFA	1	-18000	18000	100
Phase C Z-Terminal Voltage Mag.	03, 04	VCZ	2	0	4294967295	
Phase C Z-Terminal Voltage Ang.	03, 04	VCZFA	1	-18000	18000	100
Phase AB Y-Terminal Voltage Mag.	03, 04	VABY	2	0	4294967295	
Phase AB Y-Terminal Voltage Ang.	03, 04	VABYFA	1	-18000	18000	100
Phase BC Y-Terminal Voltage Mag.	03, 04	VBCY	2	0	4294967295	
Phase BC Y-Terminal Voltage Ang.	03, 04	VBCYFA	1	-18000	18000	100
Phase CA Y-Terminal Voltage Mag.	03, 04	VCAY	2	0	4294967295	
Phase CA Y-Terminal Voltage Ang.	03, 04	VCAYFA	1	-18000	18000	100
Phase AB Z-Terminal Voltage Mag.	03, 04	VABZ	2	0	4294967295	
Phase AB Z-Terminal Voltage Ang.	03, 04	VABZFA	1	-18000	18000	100
Phase BC Z-Terminal Voltage Mag.	03, 04	VBCZ	2	0	4294967295	
Phase BC Z-Terminal Voltage Ang.	03, 04	VBCZFA	1	-18000	18000	100
Phase CA Z-Terminal Voltage Mag.	03, 04	VCAZ	2	0	4294967295	
Phase CA Z-Terminal Voltage Ang.	03, 04	VCAZFA	1	-18000	18000	100
Phase A Difference Voltage	03, 04	DIFVA	2	-2147483648	2147483647	
Phase B Difference Voltage	03, 04	DIFVB	2	-2147483648	2147483647	
Phase C Difference Voltage	03, 04	DIFVC	2	-2147483648	2147483647	
Pos.-Seq. Y-Terminal Voltage Mag.	03, 04	V1Y	2	0	4294967295	
Pos.-Seq. Y-Terminal Voltage Ang.	03, 04	V1YFA	1	-18000	18000	100
Neg.-Seq. Y-Terminal Voltage Mag.	03, 04	V2Y	2	0	4294967295	
Neg.-Seq. Y-Terminal Voltage Ang.	03, 04	V2YFA	1	-18000	18000	100
3V0 Y-Terminal Voltage Mag.	03, 04	3V0Y	2	0	4294967295	
3V0 Y-Terminal Voltage Ang.	03, 04	3V0YFA	1	-18000	18000	100
Pos.-Seq. Z-Terminal Voltage Mag.	03, 04	V1Z	2	0	4294967295	
Pos.-Seq. Z-Terminal Voltage Ang.	03, 04	V1ZFA	1	-18000	18000	100
Neg.-Seq. Z-Terminal Voltage Mag.	03, 04	V2Z	2	0	4294967295	
Neg.-Seq. Z-Terminal Voltage Ang.	03, 04	V2ZFA	1	-18000	18000	100
3V0 Z-Terminal Voltage Mag.	03, 04	3V0Z	2	0	4294967295	
3V0 Z-Terminal Voltage Ang.	03, 04	3V0ZFA	1	-18000	18000	100
Power Data						
Phase A Apparent Power	03, 04	KVAA	2	-2147483648	2147483647	
Phase B Apparent Power	03, 04	KVAB	2	-2147483648	2147483647	

Table K.22 Modbus Quantities Table (Sheet 5 of 19)

Description	Valid Function Codes	SET_M Point Label/Enums ^a	Number of 16-Bit Registers ^b	Min Value	Max Value	Scaling (X1 unless specified)
Phase C Apparent Power	03, 04	KVAC	2	-2147483648	2147483647	
Three-phase Apparent Power	03, 04	KVA3	2	-2147483648	2147483647	
Phase A Real Power	03, 04	KWA	2	-2147483648	2147483647	
Phase B Real Power	03, 04	KWB	2	-2147483648	2147483647	
Phase C Real Power	03, 04	KWC	2	-2147483648	2147483647	
Three-phase Real Power	03, 04	KW3	2	-2147483648	2147483647	
Phase A Reactive Power	03, 04	KVARA	2	-2147483648	2147483647	
Phase B Reactive Power	03, 04	KVARB	2	-2147483648	2147483647	
Phase C Reactive Power	03, 04	KVARC	2	-2147483648	2147483647	
Three-phase Reactive Power	03, 04	KVAR3	2	-2147483648	2147483647	
Phase A Power Factor	03, 04	PFA	1	-100	100	100
Phase B Power Factor	03, 04	PFB	1	-100	100	100
Phase C Power Factor	03, 04	PFC	1	-100	100	100
Three-phase Power Factor	03, 04	PF3	1	-100	100	100
Phase A PF Leading	03, 04	LDPFA	1	0	1	
0 = LAG						
1 = LEAD						
Phase B PF Leading	03, 04	LDPFB	1	0	1	
0 = LAG						
1 = LEAD						
Phase C PF Leading	03, 04	LDPFC	1	0	1	
0 = LAG						
1 = LEAD						
Three-phase PF Leading	03, 04	LDPF3	1	0	1	
0 = LAG						
1 = LEAD						
Energy Data						
Phase A Real Energy IN	03, 04	MWHAI	2	-2147483648	2147483647	
Phase B Real Energy IN	03, 04	MWHBI	2	-2147483648	2147483647	
Phase C Real Energy IN	03, 04	MWHCI	2	-2147483648	2147483647	
Three-phase Real Energy IN	03, 04	MWH3I	2	-2147483648	2147483647	
Phase A Real Energy OUT	03, 04	MWHAO	2	-2147483648	2147483647	
Phase B Real Energy OUT	03, 04	MWHBO	2	-2147483648	2147483647	
Phase C Real Energy OUT	03, 04	MWHCO	2	-2147483648	2147483647	
Three-phase Real Energy OUT	03, 04	MWH3O	2	-2147483648	2147483647	
Phase A Reactive Energy IN	03, 04	MVRHAI	2	-2147483648	2147483647	
Phase B Reactive Energy IN	03, 04	MVRHBI	2	-2147483648	2147483647	
Phase C Reactive Energy IN	03, 04	MVRHCI	2	-2147483648	2147483647	
Three-phase Reactive Energy IN	03, 04	MVRH3I	2	-2147483648	2147483647	
Phase A Reactive Energy OUT	03, 04	MVRHAO	2	-2147483648	2147483647	

Table K.22 Modbus Quantities Table (Sheet 6 of 19)

Description	Valid Function Codes	SET_M Point Label/Enums ^a	Number of 16-Bit Registers ^b	Min Value	Max Value	Scaling (X1 unless specified)
Phase B Reactive Energy OUT	03, 04	MVRHBO	2	-2147483648	2147483647	
Phase C Reactive Energy OUT	03, 04	MVRHCO	2	-2147483648	2147483647	
Three-phase Reactive Energy OUT	03, 04	MVRH3O	2	-2147483648	2147483647	
Demand Data						
Phase A Demand Current	03, 04	IADEM	1	0	65535	
Phase B Demand Current	03, 04	IBDEM	1	0	65535	
Phase C Demand Current	03, 04	ICDEM	1	0	65535	
Neutral Demand Current	03, 04	INDEM	1	0	65535	
Residual Ground Demand Current	03, 04	IGDEM	1	0	65535	
Neg.-Seq. Demand Current	03, 04	3I2DEM	1	0	65535	
Phase A Apparent Power Demand	03, 04	KVAAD	2	-2147483648	2147483647	
Phase B Apparent Power Demand	03, 04	KVABD	2	-2147483648	2147483647	
Phase C Apparent Power Demand	03, 04	KVACD	2	-2147483648	2147483647	
Three-phase Apparent Power Demand	03, 04	KVA3D	2	-2147483648	2147483647	
Phase A Real Power Demand IN	03, 04	KWADI	2	-2147483648	2147483647	
Phase B Real Power Demand IN	03, 04	KWBDI	2	-2147483648	2147483647	
Phase C Real Power Demand IN	03, 04	KWCBI	2	-2147483648	2147483647	
Three-phase Real Power Demand IN	03, 04	KW3DI	2	-2147483648	2147483647	
Phase A Reactive Power Demand IN	03, 04	KVRADI	2	-2147483648	2147483647	
Phase B Reactive Power Demand IN	03, 04	KVRBDI	2	-2147483648	2147483647	
Phase C Reactive Power Demand IN	03, 04	KVRCBI	2	-2147483648	2147483647	
Three-phase Reactive Power Demand IN	03, 04	KVR3DI	2	-2147483648	2147483647	
Phase A Real Power Demand OUT	03, 04	KWADO	2	-2147483648	2147483647	
Phase B Real Power Demand OUT	03, 04	KWBDO	2	-2147483648	2147483647	
Phase C Real Power Demand OUT	03, 04	KWCDO	2	-2147483648	2147483647	
Three-phase Real Power Demand OUT	03, 04	KW3DO	2	-2147483648	2147483647	
Phase A Reactive Power Demand OUT	03, 04	KVRADO	2	-2147483648	2147483647	
Phase B Reactive Power Demand OUT	03, 04	KVRBDO	2	-2147483648	2147483647	
Phase C Reactive Power Demand OUT	03, 04	KVRCDO	2	-2147483648	2147483647	
Three-phase Reactive Power Demand OUT	03, 04	KVR3DO	2	-2147483648	2147483647	
Phase A Peak Demand Current	03, 04	IAPK	1	0	65535	
Phase B Peak Demand Current	03, 04	IBPK	1	0	65535	
Phase C Peak Demand Current	03, 04	ICPK	1	0	65535	
Neutral Peak Demand Current	03, 04	INPK	1	0	65535	
Residual Ground Peak Demand Current	03, 04	IGPK	1	0	65535	
Neg.-Seq. Peak Demand Current	03, 04	3I2PK	1	0	65535	
Phase A Apparent Power Peak Demand	03, 04	KVAAP	2	-2147483648	2147483647	
Phase B Apparent Power Peak Demand	03, 04	KVABP	2	-2147483648	2147483647	
Phase C Apparent Power Peak Demand	03, 04	KVACP	2	-2147483648	2147483647	
3Phase Apparent Power Peak Demand	03, 04	KVA3P	2	-2147483648	2147483647	

Table K.22 Modbus Quantities Table (Sheet 7 of 19)

Description	Valid Function Codes	SET_M Point Label/Enums ^a	Number of 16-Bit Registers ^b	Min Value	Max Value	Scaling (X1 unless specified)
Phase A Real Power Peak Demand IN	03, 04	KWAPI	2	-2147483648	2147483647	
Phase B Real Power Peak Demand IN	03, 04	KWBPI	2	-2147483648	2147483647	
Phase C Real Power Peak Demand IN	03, 04	KWCPI	2	-2147483648	2147483647	
Three-phase Real Power Peak Demand IN	03, 04	KW3PI	2	-2147483648	2147483647	
Phase A Reactive Power Peak Demand IN	03, 04	KVRAPI	2	-2147483648	2147483647	
Phase B Reactive Power Peak Demand IN	03, 04	KVRBPI	2	-2147483648	2147483647	
Phase C Reactive Power Peak Demand IN	03, 04	KVRCPI	2	-2147483648	2147483647	
Three-phase Reactive Power Peak Demand IN	03, 04	KVR3PI	2	-2147483648	2147483647	
Phase A Real Power Peak Demand OUT	03, 04	KWAPO	2	-2147483648	2147483647	
Phase B Real Power Peak Demand OUT	03, 04	KWBPO	2	-2147483648	2147483647	
Phase C Real Power Peak Demand OUT	03, 04	KWCPO	2	-2147483648	2147483647	
Three-phase Real Power Peak Demand OUT	03, 04	KW3PO	2	-2147483648	2147483647	
Phase A Reactive Power Peak Demand OUT	03, 04	KVRAPO	2	-2147483648	2147483647	
Phase B Reactive Power Peak Demand OUT	03, 04	KVRBPO	2	-2147483648	2147483647	
Phase C Reactive Power Peak Demand OUT	03, 04	KVRCPO	2	-2147483648	2147483647	
Three-phase Reactive Power Peak Demand OUT	03, 04	KVR3PO	2	-2147483648	2147483647	
Max/Min Metering Data						
Phase A Current Max Mag.	03, 04	IAMAXf	1	0	65535	
Phase A Current Max Time Seconds	03, 04	IAMXT_S	1	0	59999	1000
Phase A Current Max Time Minutes	03, 04	IAMXT_M	1	0	59	
Phase A Current Max Time Hour	03, 04	IAMXT_H	1	0	23	
Phase A Current Max Date Day	03, 04	IAMXD_D	1	0	31	
Phase A Current Max Date Month	03, 04	IAMXD_M	1	0	12	
Phase A Current Max Date Year	03, 04	IAMXD_Y	1	0	9999	
Phase B Current Max Mag.	03, 04	IBMAXf	1	0	65535	
Phase B Current Max Time Seconds	03, 04	IBMXT_S	1	0	59999	1000
Phase B Current Max Time Minutes	03, 04	IBMXT_M	1	0	59	
Phase B Current Max Time Hour	03, 04	IBMXT_H	1	0	23	
Phase B Current Max Date Day	03, 04	IBMXD_D	1	0	31	
Phase B Current Max Date Month	03, 04	IBMXD_M	1	0	12	
Phase B Current Max Date Year	03, 04	IBMXD_Y	1	0	9999	
Phase C Current Max Mag.	03, 04	ICMAXf	1	0	65535	
Phase C Current Max Time Seconds	03, 04	ICMXT_S	1	0	59999	1000
Phase C Current Max Time Minutes	03, 04	ICMXT_M	1	0	59	
Phase C Current Max Time Hour	03, 04	ICMXT_H	1	0	23	
Phase C Current Max Date Day	03, 04	ICMXD_D	1	0	31	
Phase C Current Max Date Month	03, 04	ICMXD_M	1	0	12	
Phase C Current Max Date Year	03, 04	ICMXD_Y	1	0	9999	
Neutral Current Max Mag.	03, 04	INMAXf	1	0	65535	

Table K.22 Modbus Quantities Table (Sheet 8 of 19)

Description	Valid Function Codes	SET_M Point Label/Enums ^a	Number of 16-Bit Registers ^b	Min Value	Max Value	Scaling (X1 unless specified)
Neutral Current Max Time Seconds	03, 04	INMXT_S	1	0	59999	1000
Neutral Current Max Time Minutes	03, 04	INMXT_M	1	0	59	
Neutral Current Max Time Hour	03, 04	INMXT_H	1	0	23	
Neutral Current Max Date Day	03, 04	INMXD_D	1	0	31	
Neutral Current Max Date Month	03, 04	INMXD_M	1	0	12	
Neutral Current Max Date Year	03, 04	INMXD_Y	1	0	9999	
Residual Ground Current Max Mag.	03, 04	IGMAXf	1	0	65535	
Residual Ground Current Max Time Seconds	03, 04	IGMXT_S	1	0	59999	1000
Residual Ground Current Max Time Minutes	03, 04	IGMXT_M	1	0	59	
Residual Ground Current Max Time Hour	03, 04	IGMXT_H	1	0	23	
Residual Ground Current Max Date Day	03, 04	IGMXD_D	1	0	31	
Residual Ground Current Max Date Month	03, 04	IGMXD_M	1	0	12	
Residual Ground Current Max Date Year	03, 04	IGMXD_Y	1	0	9999	
Phase A Current Min Mag.	03, 04	IAMINf	1	0	65535	
Phase A Current Min Time Seconds	03, 04	IAMNT_S	1	0	59999	1000
Phase A Current Min Time Minutes	03, 04	IAMNT_M	1	0	59	
Phase A Current Min Time Hour	03, 04	IAMNT_H	1	0	23	
Phase A Current Min Date Day	03, 04	IAMND_D	1	0	31	
Phase A Current Min Date Month	03, 04	IAMND_M	1	0	12	
Phase A Current Min Date Year	03, 04	IAMND_Y	1	0	9999	
Phase B Current Min Mag.	03, 04	IBMINf	1	0	65535	
Phase B Current Min Time Seconds	03, 04	IBMNT_S	1	0	59999	1000
Phase B Current Min Time Minutes	03, 04	IBMNT_M	1	0	59	
Phase B Current Min Time Hour	03, 04	IBMNT_H	1	0	23	
Phase B Current Min Date Day	03, 04	IBMND_D	1	0	31	
Phase B Current Min Date Month	03, 04	IBMND_M	1	0	12	
Phase B Current Min Date Year	03, 04	IBMND_Y	1	0	9999	
Phase C Current Min Mag.	03, 04	ICMINf	1	0	65535	
Phase C Current Min Time Seconds	03, 04	ICMNT_S	1	0	59999	1000
Phase C Current Min Time Minutes	03, 04	ICMNT_M	1	0	59	
Phase C Current Min Time Hour	03, 04	ICMNT_H	1	0	23	
Phase C Current Min Date Day	03, 04	ICMND_D	1	0	31	
Phase C Current Min Date Month	03, 04	ICMND_M	1	0	12	
Phase C Current Min Date Year	03, 04	ICMND_Y	1	0	9999	
Neutral Current Min Mag.	03, 04	INMINf	1	0	65535	
Neutral Current Min Time Seconds	03, 04	INMNT_S	1	0	59999	1000
Neutral Current Min Time Minutes	03, 04	INMNT_M	1	0	59	
Neutral Current Min Time Hour	03, 04	INMNT_H	1	0	23	
Neutral Current Min Date Day	03, 04	INMND_D	1	0	31	
Neutral Current Min Date Month	03, 04	INMND_M	1	0	12	

Table K.22 Modbus Quantities Table (Sheet 9 of 19)

Description	Valid Function Codes	SET_M Point Label/Enums ^a	Number of 16-Bit Registers ^b	Min Value	Max Value	Scaling (X1 unless specified)
Neutral Current Min Date Year	03, 04	INMND_Y	1	0	9999	
Residual Ground Current Min Mag.	03, 04	IGMIN ^f	1	0	65535	
Residual Ground Current Min Time Seconds	03, 04	IGMNT_S	1	0	59999	1000
Residual Ground Current Min Time Minutes	03, 04	IGMNT_M	1	0	59	
Residual Ground Current Min Time Hour	03, 04	IGMNT_H	1	0	23	
Residual Ground Current Min Date Day	03, 04	IGMND_D	1	0	31	
Residual Ground Current Min Date Month	03, 04	IGMND_M	1	0	12	
Residual Ground Current Min Date Year	03, 04	IGMND_Y	1	0	9999	
Phase A Y-Terminal Voltage Max Mag.	03, 04	VAYMAX ^f	2	0	4294967295	
Phase A Y-Terminal Voltage Max Time Seconds	03, 04	VAYMXT_S	1	0	59999	1000
Phase A Y-Terminal Voltage Max Time Minutes	03, 04	VAYMXT_M	1	0	59	
Phase A Y-Terminal Voltage Max Time Hour	03, 04	VAYMXT_H	1	0	23	
Phase A Y-Terminal Voltage Max Date Day	03, 04	VAYMxD_D	1	0	31	
Phase A Y-Terminal Voltage Max Date Month	03, 04	VAYMxD_M	1	0	12	
Phase A Y-Terminal Voltage Max Date Year	03, 04	VAYMxD_Y	1	0	9999	
Phase B Y-Terminal Voltage Max Mag.	03, 04	VBYMAX ^f	2	0	4294967295	
Phase B Y-Terminal Voltage Max Time Seconds	03, 04	VBYMXT_S	1	0	59999	1000
Phase B Y-Terminal Voltage Max Time Minutes	03, 04	VBYMXT_M	1	0	59	
Phase B Y-Terminal Voltage Max Time Hour	03, 04	VBYMXT_H	1	0	23	
Phase B Y-Terminal Voltage Max Date Day	03, 04	VBYMxD_D	1	0	31	
Phase B Y-Terminal Voltage Max Date Month	03, 04	VBYMxD_M	1	0	12	
Phase B Y-Terminal Voltage Max Date Year	03, 04	VBYMxD_Y	1	0	9999	
Phase C Y-Terminal Voltage Max Mag.	03, 04	VCYMAX ^f	2	0	4294967295	
Phase C Y-Terminal Voltage Max Time Seconds	03, 04	VCYMXT_S	1	0	59999	1000
Phase C Y-Terminal Voltage Max Time Minutes	03, 04	VCYMXT_M	1	0	59	
Phase C Y-Terminal Voltage Max Time Hour	03, 04	VCYMXT_H	1	0	23	
Phase C Y-Terminal Voltage Max Date Day	03, 04	VCYMXD_D	1	0	31	
Phase C Y-Terminal Voltage Max Date Month	03, 04	VCYMXD_M	1	0	12	
Phase C Y-Terminal Voltage Max Date Year	03, 04	VCYMXD_Y	1	0	9999	
Phase A Z-Terminal Voltage Max Mag.	03, 04	VAZMAX ^f	2	0	4294967295	
Phase A Z-Terminal Voltage Max Time Seconds	03, 04	VAZMXT_S	1	0	59999	1000
Phase A Z-Terminal Voltage Max Time Minutes	03, 04	VAZMXT_M	1	0	59	
Phase A Z-Terminal Voltage Max Time Hour	03, 04	VAZMXT_H	1	0	23	
Phase A Z-Terminal Voltage Max Date Day	03, 04	VAZMXD_D	1	0	31	
Phase A Z-Terminal Voltage Max Date Month	03, 04	VAZMXD_M	1	0	12	
Phase A Z-Terminal Voltage Max Date Year	03, 04	VAZMXD_Y	1	0	9999	
Phase B Z-Terminal Voltage Max Mag.	03, 04	VBZMAX ^f	2	0	4294967295	
Phase B Z-Terminal Voltage Max Time Seconds	03, 04	VBZMXT_S	1	0	59999	1000
Phase B Z-Terminal Voltage Max Time Minutes	03, 04	VBZMXT_M	1	0	59	
Phase B Z-Terminal Voltage Max Time Hour	03, 04	VBZMXT_H	1	0	23	

Table K.22 Modbus Quantities Table (Sheet 10 of 19)

Description	Valid Function Codes	SET_M Point Label/Enums ^a	Number of 16-Bit Registers ^b	Min Value	Max Value	Scaling (X1 unless specified)
Phase B Z-Terminal Voltage Max Date Day	03, 04	VBZMxD_D	1	0	31	
Phase B Z-Terminal Voltage Max Date Month	03, 04	VBZMxD_M	1	0	12	
Phase B Z-Terminal Voltage Max Date Year	03, 04	VBZMxD_Y	1	0	9999	
Phase C Z-Terminal Voltage Max Mag.	03, 04	VCZMAX ^f	2	0	4294967295	
Phase C Z-Terminal Voltage Max Time Seconds	03, 04	VCZMXT_S	1	0	59999	1000
Phase C Z-Terminal Voltage Max Time Minutes	03, 04	VCZMXT_M	1	0	59	
Phase C Z-Terminal Voltage Max Time Hour	03, 04	VCZMXT_H	1	0	23	
Phase C Z-Terminal Voltage Max Date Day	03, 04	VCZMxD_D	1	0	31	
Phase C Z-Terminal Voltage Max Date Month	03, 04	VCZMxD_M	1	0	12	
Phase C Z-Terminal Voltage Max Date Year	03, 04	VCZMxD_Y	1	0	9999	
Phase A Y-Terminal Voltage Min Mag.	03, 04	VAYMIN ^f	2	0	4294967295	
Phase A Y-Terminal Voltage Min Time Seconds	03, 04	VAYMNT_S	1	0	59999	1000
Phase A Y-Terminal Voltage Min Time Minutes	03, 04	VAYMNT_M	1	0	59	
Phase A Y-Terminal Voltage Min Time Hour	03, 04	VAYMNT_H	1	0	23	
Phase A Y-Terminal Voltage Min Date Day	03, 04	VAYMND_D	1	0	31	
Phase A Y-Terminal Voltage Min Date Month	03, 04	VAYMND_M	1	0	12	
Phase A Y-Terminal Voltage Min Date Year	03, 04	VAYMND_Y	1	0	9999	
Phase B Y-Terminal Voltage Min Mag.	03, 04	VBYMIN ^f	2	0	4294967295	
Phase B Y-Terminal Voltage Min Time Seconds	03, 04	VBYMNT_S	1	0	59999	1000
Phase B Y-Terminal Voltage Min Time Minutes	03, 04	VBYMNT_M	1	0	59	
Phase B Y-Terminal Voltage Min Time Hour	03, 04	VBYMNT_H	1	0	23	
Phase B Y-Terminal Voltage Min Date Day	03, 04	VBYMND_D	1	0	31	
Phase B Y-Terminal Voltage Min Date Month	03, 04	VBYMND_M	1	0	12	
Phase B Y-Terminal Voltage Min Date Year	03, 04	VBYMND_Y	1	0	9999	
Phase C Y-Terminal Voltage Min Mag.	03, 04	VCYMIN ^f	2	0	4294967295	
Phase C Y-Terminal Voltage Min Time Seconds	03, 04	VCYMNT_S	1	0	59999	1000
Phase C Y-Terminal Voltage Min Time Minutes	03, 04	VCYMNT_M	1	0	59	
Phase C Y-Terminal Voltage Min Time Hour	03, 04	VCYMNT_H	1	0	23	
Phase C Y-Terminal Voltage Min Date Day	03, 04	VCYMND_D	1	0	31	
Phase C Y-Terminal Voltage Min Date Month	03, 04	VCYMND_M	1	0	12	
Phase C Y-Terminal Voltage Min Date Year	03, 04	VCYMND_Y	1	0	9999	
Phase A Z-Terminal Voltage Min Mag.	03, 04	VAZMIN ^f	2	0	4294967295	
Phase A Z-Terminal Voltage Min Time Seconds	03, 04	VAZMNT_S	1	0	59999	1000
Phase A Z-Terminal Voltage Min Time Minutes	03, 04	VAZMNT_M	1	0	59	
Phase A Z-Terminal Voltage Min Time Hour	03, 04	VAZMNT_H	1	0	23	
Phase A Z-Terminal Voltage Min Date Day	03, 04	VAZMND_D	1	0	31	
Phase A Z-Terminal Voltage Min Date Month	03, 04	VAZMND_M	1	0	12	
Phase A Z-Terminal Voltage Min Date Year	03, 04	VAZMND_Y	1	0	9999	
Phase B Z-Terminal Voltage Min Mag.	03, 04	VBZMIN ^f	2	0	4294967295	
Phase B Z-Terminal Voltage Min Time Seconds	03, 04	VBZMNT_S	1	0	59999	1000

Table K.22 Modbus Quantities Table (Sheet 11 of 19)

Description	Valid Function Codes	SET_M Point Label/Enums ^a	Number of 16-Bit Registers ^b	Min Value	Max Value	Scaling (X1 unless specified)
Phase B Z-Terminal Voltage Min Time Minutes	03, 04	VBZMNT_M	1	0	59	
Phase B Z-Terminal Voltage Min Time Hour	03, 04	VBZMNT_H	1	0	23	
Phase B Z-Terminal Voltage Min Date Day	03, 04	VBZMND_D	1	0	31	
Phase B Z-Terminal Voltage Min Date Month	03, 04	VBZMND_M	1	0	12	
Phase B Z-Terminal Voltage Min Date Year	03, 04	VBZMND_Y	1	0	9999	
Phase C Z-Terminal Voltage Min Mag.	03, 04	VCZMIN ^f	2	0	4294967295	
Phase C Z-Terminal Voltage Min Time Seconds	03, 04	VCZMNT_S	1	0	59999	1000
Phase C Z-Terminal Voltage Min Time Minutes	03, 04	VCZMNT_M	1	0	59	
Phase C Z-Terminal Voltage Min Time Hour	03, 04	VCZMNT_H	1	0	23	
Phase C Z-Terminal Voltage Min Date Day	03, 04	VCZMND_D	1	0	31	
Phase C Z-Terminal Voltage Min Date Month	03, 04	VCZMND_M	1	0	12	
Phase C Z-Terminal Voltage Min Date Year	03, 04	VCZMND_Y	1	0	9999	
Three-phase Apparent Power Max	03, 04	KVA3MAX ^f	2	-2147483648	2147483647	
Three-phase Apparent Power Max Time Seconds	03, 04	KVA3XT_S	1	0	59999	1000
Three-phase Apparent Power Max Time Minutes	03, 04	KVA3XT_M	1	0	59	
Three-phase Apparent Power Max Time Hour	03, 04	KVA3XT_H	1	0	23	
Three-phase Apparent Power Max Date Day	03, 04	KVA3XD_D	1	0	31	
Three-phase Apparent Power Max Date Month	03, 04	KVA3XD_M	1	0	12	
Three-phase Apparent Power Max Date Year	03, 04	KVA3XD_Y	1	0	9999	
Three-phase Real Power Max	03, 04	KW3MAX ^f	2	-2147483648	2147483647	
Three-phase Real Power Max Time Seconds	03, 04	KW3MXT_S	1	0	59999	1000
Three-phase Real Power Max Time Minutes	03, 04	KW3MXT_M	1	0	59	
Three-phase Real Power Max Time Hour	03, 04	KW3MXT_H	1	0	23	
Three-phase Real Power Max Date Day	03, 04	KW3MXD_D	1	0	31	
Three-phase Real Power Max Date Month	03, 04	KW3MXD_M	1	0	12	
Three-phase Real Power Max Date Year	03, 04	KW3MXD_Y	1	0	9999	
Three-phase Reactive Power Max	03, 04	KVR3MAX ^f	2	-2147483648	2147483647	
Three-phase Reactive Power Max Time Seconds	03, 04	KVR3XT_S	1	0	59999	1000
Three-phase Reactive Power Max Time Minutes	03, 04	KVR3XT_M	1	0	59	
Three-phase Reactive Power Max Time Hour	03, 04	KVR3XT_H	1	0	23	
Three-phase Reactive Power Max Date Day	03, 04	KVR3XD_D	1	0	31	
Three-phase Reactive Power Max Date Month	03, 04	KVR3XD_M	1	0	12	
Three-phase Reactive Power Max Date Year	03, 04	KVR3XD_Y	1	0	9999	
Three-phase Apparent Power Min	03, 04	KVA3MIN ^f	2	-2147483648	2147483647	
Three-phase Apparent Power Min Time Seconds	03, 04	KVA3NT_S	1	0	59999	1000
Three-phase Apparent Power Min Time Minutes	03, 04	KVA3NT_M	1	0	59	
Three-phase Apparent Power Min Time Hour	03, 04	KVA3NT_H	1	0	23	
Three-phase Apparent Power Min Date Day	03, 04	KVA3ND_D	1	0	31	
Three-phase Apparent Power Min Date Month	03, 04	KVA3ND_M	1	0	12	
Three-phase Apparent Power Min Date Year	03, 04	KVA3ND_Y	1	0	9999	

Table K.22 Modbus Quantities Table (Sheet 12 of 19)

Description	Valid Function Codes	SET_M Point Label/Enums ^a	Number of 16-Bit Registers ^b	Min Value	Max Value	Scaling (X1 unless specified)
Three-phase Real Power Min	03, 04	KW3MIN ^f	2	-2147483648	2147483647	
Three-phase Real Power Min Time Seconds	03, 04	KW3MNT_S	1	0	59999	1000
Three-phase Real Power Min Time Minutes	03, 04	KW3MNT_M	1	0	59	
Three-phase Real Power Min Time Hour	03, 04	KW3MNT_H	1	0	23	
Three-phase Real Power Min Date Day	03, 04	KW3MND_D	1	0	31	
Three-phase Real Power Min Date Month	03, 04	KW3MND_M	1	0	12	
Three-phase Real Power Min Date Year	03, 04	KW3MND_Y	1	0	9999	
Three-phase Reactive Power Min	03, 04	KVR3MIN ^f	2	-2147483648	2147483647	
Three-phase Reactive Power Min Time Seconds	03, 04	KVR3NT_S	1	0	59999	1000
Three-phase Reactive Power Min Time Minutes	03, 04	KVR3NT_M	1	0	59	
Three-phase Reactive Power Min Time Hour	03, 04	KVR3NT_H	1	0	23	
Three-phase Reactive Power Min Date Day	03, 04	KVR3ND_D	1	0	31	
Three-phase Reactive Power Min Date Month	03, 04	KVR3ND_M	1	0	12	
Three-phase Reactive Power Min Date Year	03, 04	KVR3ND_Y	1	0	9999	
Harmonic and RMS Metering Data						
Phase A Current THD	03, 04	IAHT	1	0	995	
Phase B Current THD	03, 04	IBHT	1	0	995	
Phase C Current THD	03, 04	ICHT	1	0	995	
Neutral Current THD	03, 04	INHT	1	0	995	
Phase A Y-Terminal Voltage THD	03, 04	VAYHT	1	0	995	
Phase B Y-Terminal Voltage THD	03, 04	VBYHT	1	0	995	
Phase C Y-Terminal Voltage THD	03, 04	VCYHT	1	0	995	
Phase A Z-Terminal Voltage THD	03, 04	VAZHT	1	0	995	
Phase B Z-Terminal Voltage THD	03, 04	VBZHT	1	0	995	
Phase C Z-Terminal Voltage THD	03, 04	VCZHT	1	0	995	
Phase A RMS Current	03, 04	IAR	1	0	65535	
Phase B RMS Current	03, 04	IBR	1	0	65535	
Phase C RMS Current	03, 04	ICR	1	0	65535	
Neutral RMS Current	03, 04	INR	1	0	65535	
Phase A Y-Terminal RMS Voltage	03, 04	VAYR	2	0	4294967295	
Phase B Y-Terminal RMS Voltage	03, 04	VBYR	2	0	4294967295	
Phase C Y-Terminal RMS Voltage	03, 04	VCYR	2	0	4294967295	
Phase A Z-Terminal RMS Voltage	03, 04	VAZR	2	0	4294967295	
Phase B Z-Terminal RMS Voltage	03, 04	VBZR	2	0	4294967295	
Phase C Z-Terminal RMS Voltage	03, 04	VCZR	2	0	4294967295	
Phase A Fundamental Current (from harmonics calculation)	03, 04	IAH01	1	0	65535	
Phase A Current Harmonic Content	03, 04	IAHnn ^g	1	0	995	
Phase B Fundamental Current (from harmonics calculation)	03, 04	IBH01	1	0	65535	

Table K.22 Modbus Quantities Table (Sheet 13 of 19)

Description	Valid Function Codes	SET_M Point Label/Enums ^a	Number of 16-Bit Registers ^b	Min Value	Max Value	Scaling (X1 unless specified)
Phase B Current Harmonic Content	03, 04	IBHnn ^g	1	0	995	
Phase C Fundamental Current (from harmonics calculation)	03, 04	ICH01	1	0	65535	
Phase C Current Harmonic Content	03, 04	ICHnn ^g	1	0	995	
Neutral Fundamental Current (from harmonics calculation)	03, 04	INH01	1	0	65535	
Neutral Current Harmonic Content	03, 04	INHnn ^g	1	0	995	
VAY Fundamental Voltage (from harmonics calculation)	03, 04	VAYH01	2	0	4294967295	
VAY Harmonic Content	03, 04	VAYHnn ^g	1	0	995	
VBY Fundamental Voltage (from harmonics calculation)	03, 04	VBYH01	2	0	4294967295	
VBY Harmonic Content	03, 04	VBYHnn ^g	1	0	995	
VCY Fundamental Voltage (from harmonics calculation)	03, 04	VCYH01	2	0	4294967295	
VCY Harmonic Content	03, 04	VCYHnn ^g	1	0	995	
VAZ Fundamental Voltage (from harmonics calculation)	03, 04	VAZH01	2	0	4294967295	
VAZ Harmonic Content	03, 04	VAZHnn ^g	1	0	995	
VBZ Fundamental Voltage (from harmonics calculation)	03, 04	VBZH01	2	0	4294967295	
VBZ Harmonic Content	03, 04	VBZHnn ^g	1	0	995	
VCZ Fundamental Voltage (from harmonics calculation)	03, 04	VCZH01	2	0	4294967295	
VCZ Harmonic Content	03, 04	VCZHnn ^g	1	0	995	
Phase A RMS Power	03, 04	KWAR	2	-2147483648	2147483647	
Phase B RMS Power	03, 04	KWBR	2	-2147483648	2147483647	
Phase C RMS Power	03, 04	KWCR	2	-2147483648	2147483647	
Three-phase RMS Power	03, 04	KW3R	2	-2147483648	2147483647	
Diagnostics and Relay Information						
+5 Volt Power Supply	03, 04	P5V_PS	1	0	65535	100
+5 Volt Regulated Power Supply	03, 04	P5V_REG	1	0	65535	100
+15 Volt Power Supply	03, 04	P15V_PS	1	0	65535	100
-15 Volt Power Supply	03, 04	N15V_PS	1	-32768	0	100
+12 Volt Trip Capacitor Control Supply	03, 04	P12V_TC	1	0	65535	100
+5V Analog Power Supply	03, 04	P5VA_PS	1	0	65535	100
-5V Analog Power Supply	03, 04	N5VA_PS	1	-32768	0	100
Relay Serial Number Lowest 4 Digits	03, 04	SNUMBL	1	0	9999	
Relay Serial Number Middle 4 Digits	03, 04	SNUMBM	1	0	9999	
Relay Serial Number Highest 4 Digits	03, 04	SNUMBH	1	0	9999	
Relay Firmware Revision	03, 04	FWREV	1	0	9999	
Relay Firmware Version Number	03, 04	FWVNUM	1	0	9999	

Table K.22 Modbus Quantities Table (Sheet 14 of 19)

Description	Valid Function Codes	SET_M Point Label/Enums ^a	Number of 16-Bit Registers ^b	Min Value	Max Value	Scaling (X1 unless specified)
Battery Voltage	03, 04	VBAT	1	-5000	5000	10
Battery Current	03, 04	IBAT	1	-32768	32767	100
Battery Temperature	03, 04	TBAT	1	-400	1250	10
Battery Charger Mode	03, 04	CMODE ^h	1	0	9	
Input Power Bus Voltage	03, 04	INPBV	1	0	65535	100
12 V Aux Supply Voltage	03, 04	12VAUX	1	0	65535	100
Trip/Close Cap. Voltage	03, 04	TCCAPV	1	0	65535	10
Temperature	03, 04	TEMP	1	-400	1250	10
Breaker Monitor						
Internal A-Phase Trip Counter	03, 04	INTTA	1	0	65535	
Internal B-Phase Trip Counter	03, 04	INTTB	1	0	65535	
Internal C-Phase Trip Counter	03, 04	INTTC	1	0	65535	
External A-Phase Trip Counter	03, 04	EXTTA	1	0	65535	
External B-Phase Trip Counter	03, 04	EXTTB	1	0	65535	
External C-Phase Trip Counter	03, 04	EXTTC	1	0	65535	
Phase A Operations Counter	03, 04	OPSCTRA	2	0	131070	
Phase B Operations Counter	03, 04	OPSCTRB	2	0	131070	
Phase C Operations Counter	03, 04	OPSCTRC	2	0	131070	
Phase A Accumulated Current Internal Trips	03, 04	INTIA	2	0	999999	
Phase B Accumulated Current Internal Trips	03, 04	INTIB	2	0	999999	
Phase C Accumulated Current Internal Trips	03, 04	INTIC	2	0	999999	
Phase A Accumulated Current External Trips	03, 04	EXTIA	2	0	999999	
Phase B Accumulated Current External Trips	03, 04	EXTIB	2	0	999999	
Phase C Accumulated Current External Trips	03, 04	EXTIC	2	0	999999	
Phase A Involved Trips Count	03, 04	APHTR	1	0	65535	
Phase B Involved Trips Count	03, 04	BPHTR	1	0	65535	
Phase C Involved Trips Count	03, 04	CPHTR	1	0	65535	
Ground Involved Trips Count	03, 04	GNDCTR	1	0	65535	
SEF Involved Trips Count	03, 04	SEFCTR	1	0	65535	
Breaker Wear A-Phase	03, 04	WEARA	1	0	65535	
Breaker Wear B-Phase	03, 04	WEARB	1	0	65535	
Breaker Wear C-Phase	03, 04	WEARC	1	0	65535	
Max Breaker Wear	03, 04	MAXWEAR	1	0	65535	
Breaker Type	03, 04	BKTYP	1	1	3	
Math Variables						
Math Variables 1–64	03, 04	MV01–MV64	2	-1600000	1600000	
SELOGIC Counters						
SELOGIC Counters 1–16	03, 04	SC01–SC16	1	0	65535	

Table K.22 Modbus Quantities Table (Sheet 15 of 19)

Description	Valid Function Codes	SET_M Point Label/Enums ^a	Number of 16-Bit Registers ^b	Min Value	Max Value	Scaling (X1 unless specified)
Modbus Communication Counters						
Num Messages Received	03, 04	MSGRCD	1	0	65535	
Num Msgs to Other devices (Other ID)	03, 04	MSGOID	1	0	65535	
Illegal Address	03, 04	ILLADDR	1	0	65535	
Bad CRC	03, 04	BADCRC	1	0	65535	
Uart Error	03, 04	UARTER	1	0	65535	
Illegal Function	03, 04	ILLFUNC	1	0	65535	
Illegal Register	03, 04	ILLREG	1	0	65535	
Illegal Data	03, 04	ILLDATA	1	0	65535	
Bad Packet Format	03, 04	BADPF	1	0	65535	
Bad Packet Length	03, 04	BADPL	1	0	65535	
Active Group						
Active Settings Group	03, 04, 06, 10h	ACTGRP ⁱ	1	1	8	
Relay Elements (See Appendix F: Relay Word Bits for relay element row numbers and definitions)						
ROW 0	03, 04	ROW_0	1	0	255	
ROW 1	03, 04	ROW_1	1	0	255	
ROW 2	03, 04	ROW_2	1	0	255	
ROW 3	03, 04	ROW_3	1	0	255	
ROW 4	03, 04	ROW_4	1	0	255	
ROW 5	03, 04	ROW_5	1	0	255	
ROW 6	03, 04	ROW_6	1	0	255	
ROW 7	03, 04	ROW_7	1	0	255	
ROW 8	03, 04	ROW_8	1	0	255	
ROW 9	03, 04	ROW_9	1	0	255	
ROW 10	03, 04	ROW_10	1	0	255	
ROW 11	03, 04	ROW_11	1	0	255	
ROW 12	03, 04	ROW_12	1	0	255	
ROW 13	03, 04	ROW_13	1	0	255	
ROW 14	03, 04	ROW_14	1	0	255	
ROW 15	03, 04	ROW_15	1	0	255	
ROW 16	03, 04	ROW_16	1	0	255	
ROW 17	03, 04	ROW_17	1	0	255	
ROW 18	03, 04	ROW_18	1	0	255	
ROW 19	03, 04	ROW_19	1	0	255	
ROW 20	03, 04	ROW_20	1	0	255	
ROW 21	03, 04	ROW_21	1	0	255	
ROW 22	03, 04	ROW_22	1	0	255	
ROW 23	03, 04	ROW_23	1	0	255	
ROW 24	03, 04	ROW_24	1	0	255	

Table K.22 Modbus Quantities Table (Sheet 16 of 19)

Description	Valid Function Codes	SET_M Point Label/Enums ^a	Number of 16-Bit Registers ^b	Min Value	Max Value	Scaling (X1 unless specified)
ROW 25	03, 04	ROW_25	1	0	255	
ROW 26	03, 04	ROW_26	1	0	255	
ROW 27	03, 04	ROW_27	1	0	255	
ROW 28	03, 04	ROW_28	1	0	255	
ROW 29	03, 04	ROW_29	1	0	255	
ROW 30	03, 04	ROW_30	1	0	255	
ROW 31	03, 04	ROW_31	1	0	255	
ROW 32	03, 04	ROW_32	1	0	255	
ROW 33	03, 04	ROW_33	1	0	255	
ROW 34	03, 04	ROW_34	1	0	255	
ROW 35	03, 04	ROW_35	1	0	255	
ROW 36	03, 04	ROW_36	1	0	255	
ROW 37	03, 04	ROW_37	1	0	255	
ROW 38	03, 04	ROW_38	1	0	255	
ROW 39	03, 04	ROW_39	1	0	255	
ROW 40	03, 04	ROW_40	1	0	255	
ROW 41	03, 04	ROW_41	1	0	255	
ROW 42	03, 04	ROW_42	1	0	255	
ROW 43	03, 04	ROW_43	1	0	255	
ROW 44	03, 04	ROW_44	1	0	255	
ROW 45	03, 04	ROW_45	1	0	255	
ROW 46	03, 04	ROW_46	1	0	255	
ROW 47	03, 04	ROW_47	1	0	255	
ROW 48	03, 04	ROW_48	1	0	255	
ROW 49	03, 04	ROW_49	1	0	255	
ROW 50	03, 04	ROW_50	1	0	255	
ROW 51	03, 04	ROW_51	1	0	255	
ROW 52	03, 04	ROW_52	1	0	255	
ROW 53	03, 04	ROW_53	1	0	255	
ROW 54	03, 04	ROW_54	1	0	255	
ROW 55	03, 04	ROW_55	1	0	255	
ROW 56	03, 04	ROW_56	1	0	255	
ROW 57	03, 04	ROW_57	1	0	255	
ROW 58	03, 04	ROW_58	1	0	255	
ROW 59	03, 04	ROW_59	1	0	255	
ROW 60	03, 04	ROW_60	1	0	255	
ROW 61	03, 04	ROW_61	1	0	255	
ROW 62	03, 04	ROW_62	1	0	255	
ROW 63	03, 04	ROW_63	1	0	255	
ROW 64	03, 04	ROW_64	1	0	255	

Table K.22 Modbus Quantities Table (Sheet 17 of 19)

Description	Valid Function Codes	SET_M Point Label/Enums ^a	Number of 16-Bit Registers ^b	Min Value	Max Value	Scaling (X1 unless specified)
ROW 65	03, 04	ROW_65	1	0	255	
ROW 66	03, 04	ROW_66	1	0	255	
ROW 67	03, 04	ROW_67	1	0	255	
ROW 68	03, 04	ROW_68	1	0	255	
ROW 69	03, 04	ROW_69	1	0	255	
ROW 70	03, 04	ROW_70	1	0	255	
ROW 71	03, 04	ROW_71	1	0	255	
ROW 72	03, 04	ROW_72	1	0	255	
ROW 73	03, 04	ROW_73	1	0	255	
ROW 74	03, 04	ROW_74	1	0	255	
ROW 75	03, 04	ROW_75	1	0	255	
ROW 76	03, 04	ROW_76	1	0	255	
ROW 77	03, 04	ROW_77	1	0	255	
ROW 78	03, 04	ROW_78	1	0	255	
ROW 79	03, 04	ROW_79	1	0	255	
ROW 80	03, 04	ROW_80	1	0	255	
ROW 81	03, 04	ROW_81	1	0	255	
ROW 82	03, 04	ROW_82	1	0	255	
ROW 83	03, 04	ROW_83	1	0	255	
ROW 84	03, 04	ROW_84	1	0	255	
ROW 85	03, 04	ROW_85	1	0	255	
ROW 86	03, 04	ROW_86	1	0	255	
ROW 87	03, 04	ROW_87	1	0	255	
ROW 88	03, 04	ROW_88	1	0	255	
ROW 89	03, 04	ROW_89	1	0	255	
ROW 90	03, 04	ROW_90	1	0	255	
ROW 91	03, 04	ROW_91	1	0	255	
ROW 92	03, 04	ROW_92	1	0	255	
ROW 93	03, 04	ROW_93	1	0	255	
ROW 94	03, 04	ROW_94	1	0	255	
ROW 95	03, 04	ROW_95	1	0	255	
ROW 96	03, 04	ROW_96	1	0	255	
ROW 97	03, 04	ROW_97	1	0	255	
ROW 98	03, 04	ROW_98	1	0	255	
ROW 99	03, 04	ROW_99	1	0	255	
ROW 100	03, 04	ROW_100	1	0	255	
ROW 101	03, 04	ROW_101	1	0	255	
ROW 102	03, 04	ROW_102	1	0	255	
ROW 103	03, 04	ROW_103	1	0	255	
ROW 104	03, 04	ROW_104	1	0	255	

Table K.22 Modbus Quantities Table (Sheet 18 of 19)

Description	Valid Function Codes	SET_M Point Label/Enums ^a	Number of 16-Bit Registers ^b	Min Value	Max Value	Scaling (X1 unless specified)
ROW 105	03, 04	ROW_105	1	0	255	
ROW 106	03, 04	ROW_106	1	0	255	
ROW 107	03, 04	ROW_107	1	0	255	
ROW 108	03, 04	ROW_108	1	0	255	
ROW 109	03, 04	ROW_109	1	0	255	
ROW 110	03, 04	ROW_110	1	0	255	
ROW 111	03, 04	ROW_111	1	0	255	
ROW 112	03, 04	ROW_112	1	0	255	
ROW 113	03, 04	ROW_113	1	0	255	
ROW 114	03, 04	ROW_114	1	0	255	
ROW 115	03, 04	ROW_115	1	0	255	
ROW 116	03, 04	ROW_116	1	0	255	
ROW 117	03, 04	ROW_117	1	0	255	
ROW 118	03, 04	ROW_118	1	0	255	
ROW 119	03, 04	ROW_119	1	0	255	
ROW 120	03, 04	ROW_120	1	0	255	
ROW 121	03, 04	ROW_121	1	0	255	
ROW 122	03, 04	ROW_122	1	0	255	
ROW 123	03, 04	ROW_123	1	0	255	
ROW 124	03, 04	ROW_124	1	0	255	
ROW 125	03, 04	ROW_125	1	0	255	
ROW 126	03, 04	ROW_126	1	0	255	
ROW 127	03, 04	ROW_127	1	0	255	
ROW 128	03, 04	ROW_128	1	0	255	
ROW 129	03, 04	ROW_129	1	0	255	
ROW 130	03, 04	ROW_130	1	0	255	
ROW 131	03, 04	ROW_131	1	0	255	
ROW 132	03, 04	ROW_132	1	0	255	
ROW 133	03, 04	ROW_133	1	0	255	
ROW 134	03, 04	ROW_134	1	0	255	
ROW 135	03, 04	ROW_135	1	0	255	
ROW 136	03, 04	ROW_136	1	0	255	
ROW 137	03, 04	ROW_137	1	0	255	
ROW 138	03, 04	ROW_138	1	0	255	
ROW 139	03, 04	ROW_139	1	0	255	
ROW 140	03, 04	ROW_140	1	0	255	
ROW 141	03, 04	ROW_141	1	0	255	
ROW 142	03, 04	ROW_142	1	0	255	
ROW 143	03, 04	ROW_143	1	0	255	
ROW 144	03, 04	ROW_144	1	0	255	

Table K.22 Modbus Quantities Table (Sheet 19 of 19)

Description	Valid Function Codes	SET_M Point Label/Enums ^a	Number of 16-Bit Registers ^b	Min Value	Max Value	Scaling (X1 unless specified)
ROW 145	03, 04	ROW_145	1	0	255	
ROW 146	03, 04	ROW_146	1	0	255	
ROW 147	03, 04	ROW_147	1	0	255	
ROW 148	03, 04	ROW_148	1	0	255	
ROW 149	03, 04	ROW_149	1	0	255	
ROW 150	03, 04	ROW_150	1	0	255	
ROW 151	03, 04	ROW_151	1	0	255	
ROW 152	03, 04	ROW_152	1	0	255	
ROW 153	03, 04	ROW_153	1	0	255	
ROW 154	03, 04	ROW_154	1	0	255	
ROW 155	03, 04	ROW_155	1	0	255	
ROW 156	03, 04	ROW_156	1	0	255	
ROW 157	03, 04	ROW_157	1	0	255	
ROW 158	03, 04	ROW_158	1	0	255	
ROW 159	03, 04	ROW_159	1	0	255	

^a Point names appearing in bold may only be assigned to a single register in the User Map. If an attempt is made to assign one of these points to multiple registers, the relay will respond with the error message, Value may only appear in the map once.

^b For quantities using two 16-bit registers, the register with the lower index is the most significant word and the register with the higher index is the least significant word in the 32-bit quantity.

c If the fault location is undefined, Modbus will report the value as 32767.

d FTARLO represents the status of the Target LEDs TOILED-T16LED. The lower 8 bits of FTARHI represent the status of Target LEDs T17LED-T24LED. The upper 8 bits of FTARHI are unused.

e Breaker Close and Breaker Open are mutually exclusive and the relay asserts neither bit and returns the Exception Response if an attempt is made to write both bits.

f Minimum values that have been reset report the largest positive value possible. Maximum values that have been reset report the largest negative value possible.

g Where nn represents the 2nd through the 16th harmonics.

h See Table 8.11 for battery charger mode values.

i The active settings group can be modified by writing the desired settings group number to ACTGRP. If a logic setting has been programmed to control the active settings group, the write will be accepted but the active group will not change.

Table K.23 Default Modbus Map (Sheet 1 of 2)

Modbus Address	User Map Register	Mapped Register Label ^a	Notes
000	MOD_001	IA	
001	MOD_002	IAFA	
002	MOD_003	IB	
003	MOD_004	IBFA	
004	MOD_005	IC	
005	MOD_006	ICFA	
006	MOD_007	IG	
007	MOD_008	IGFA	
008	MOD_009	IN	
009	MOD_010	INFA	
010	MOD_011	VAY	
012	MOD_013	VAYFA	
013	MOD_014	VBY	

Table K.23 Default Modbus Map (Sheet 2 of 2)

Modbus Address	User Map Register	Mapped Register Label ^a	Notes
015	MOD_016	VBYFA	
016	MOD_017	VCY	
018	MOD_019	VCYFA	
019	MOD_020	VAZ	
021	MOD_022	VAZFA	
022	MOD_023	VBZ	
024	MOD_025	VBZFA	
025	MOD_026	VCZ	
027	MOD_028	VCZFA	
028	MOD_029	KW3	
030	MOD_031	KVAR3	
032	MOD_033	PF3	
033	MOD_034	LDPF3	
034	MOD_035	FREQ	
035	MOD_036	VBAT	
036	MOD_037	MWH3I	
038	MOD_039	MWH30	
040	MOD_041	MVRH3I	
042	MOD_043	MVRH3O	
044	MOD_045	ACTGRP	
045	MOD_046	ROW_1	Front-panel indicator LEDs
046	MOD_047	ROW_2	Front-panel indicator LEDs
047	MOD_048	ROW_3	Front-panel indicator LEDs
048	MOD_049	ROW_64	Contains 79RS3P, 79CY3P, 79LO3P
049	MOD_050	ROW_18	Contains 52AA, 52AB, 52AC
050–249	MOD_051–MOD_250	Not Assigned	
250–1000		Reserved	
1001–1016		RID	Value of setting RID, two characters per register ^b
1017–1032		TID	Value of setting TID, two characters per register ^a
1033–65535		Reserved	

^a Register labels appearing in bold are 32-bit quantities and consume two registers.

^b Modbus Addresses 1001–1032 contain string data. Strings are packed 2 characters per register, with the most significant bit containing the character closest to the beginning of the string.

Reading Event Data Via Modbus

The SEL-651R-2 provides a feature that allows relay event history data to be retrieved via Modbus. The Event History registers are listed in *Table K.22* under the Historical Data description heading. To read the history data, set the Modbus Map to contain the EVESEL label, along with the other Fault History related labels. The following example shows some of the available history data labels in the Modbus Map:

```
=>> SHO M <Enter>
```

```
MOD_001 = NUMEVE
MOD_002 = EVESEL
MOD_003 = FTIME_S
MOD_004 = FTIME_M
MOD_005 = FTIME_H
MOD_006 = FDATE_D
MOD_007 = FDATE_M
MOD_008 = FDATE_Y
MOD_009 = FLOC
MOD_010 = FI
MOD_011 = FIA
MOD_012 = FIB
MOD_013 = FIC
MOD_014 = FIG
MOD_015 = FIQ
MOD_016 = FFREQ
MOD_017 = FGRO
MOD_018 = FSHO
MOD_019 = EVE_TYPE
```

Use Modbus function code 03 or 04 to read the Modbus registers. The NUMEVE label will contain the number of events listed in the event history, HIS command, and response. To read event history data via Modbus, use function code 06 to write the event number to the Modbus register containing the EVESEL label. The SEL-651R-2 will populate the other event related registers with the data relayed to the event number specified in the EVESEL label address. Issue a Modbus function code 03 or 04 command to read the registers containing the history data.

For example, consider the following HIS command:

```
=>> HIS <Enter>
```

```
SEL-651R-2                               Date: 10/30/2015 Time: 23:17:03.346
FEEDER 1                                 Time Source: internal

#      DATE        TIME      EVENT LOCAT   Curr Freq GST          Targets
                                         RHR    COLUMN 1     COLUMN 2
1  10/25/2015 12:52:44.876 CA       2.26  3024 60.0 131 111000001000 001000000000
2  10/25/2015 11:12:16.812 AB T   0.10  4168 60.0 131 111000001000 001100000000
3  10/25/2015 11:05:26.805 AB T   0.10  4078 60.0 131 111000001000 001100000000
```

To retrieve the history data for Event number 2 in this example, set register address 0001 to the value of 2 by using a function code 06 command. (Note that the Modbus Map is indexed beginning with 1, which corresponds to register address 0 in Modbus.) If a value is written to the EVESEL register for an event that does not currently exist in the history data, the SEL-651R-2 will respond with an exception code 03.

Following the function code 06 command, issue a function code 03 or 04 command to read registers that follow (e.g., MOD_003 = FTIME_S through MOD_019 = EVE_TYPE in the preceding example map). The data returned contain the event time, event date, fault location, maximum fault current, fault current per phase, ground fault current, negative-sequence fault current, frequency, settings group, number of shots, and event type associated with Event number 2.

The relay can report the EVE_TYPE value as a composite of the numbers listed in Event Type under *Historical Data in Table K.22*. For example, a CAG T event type shall have an EVE_TYPE analog value of 77 (CAG + Trip). Likewise, a CAG event triggered by a Relay Word bit in the ER equation shall have an EVE_TYPE analog value of 141 (CAG + ER).

The **HIS E** command returns the same history data, but uses a unique event number in the range of 10000–65535. The SEL-651R-2 will also return the history data if the unique event number (e.g., 10008) is written to the EVESEL register as long as that event is currently in the history data.

=> HIS E <Enter>										
SEL-651R-2 FEEDER 1				Date: 10/30/2015 Time: 23:17:03.346 Time Source: internal						
#	DATE	TIME	EVENT LOCAT	CURR	FREQ	GST	RHR	COLUMN 1	TARGETS	COLUMN 2
10007	10/25/2015	12:52:44.876	CA	2.26	3024	60.0	131	111000001000	001000000000	
10008	10/25/2015	11:12:16.812	AB T	0.10	4168	60.0	131	111100001000	001100000000	
10009	10/25/2015	11:05:26.805	AB T	0.10	4078	60.0	131	111100001000	001100000000	

If the history data are cleared (either from the **HIS C** command or a remote control point), the value in the NUMEVE register is changed to 0. This indicates that there are no events listed in the event history. The Modbus fault data registers may still contain data from a past event until a new valid event number is written to the EVESEL register.

Modbus Settings Sheets

Modbus Map Settings (SET M Command)

Modbus User Map

See Table K.22 for list of valid labels.

NOTE: 32-bit values, such as VA, VB, and VC, consume two registers. When assigning registers, skip the registers following a 32-bit value to avoid errors in settings.

User Map Register Label Name
User Map Register Label Name

MOD_001 = _____
MOD_002 = _____
MOD_003 = _____
MOD_004 = _____
MOD_005 = _____
MOD_006 = _____
MOD_007 = _____
MOD_008 = _____
MOD_009 = _____
MOD_010 = _____
MOD_011 = _____
MOD_012 = _____
MOD_013 = _____
MOD_014 = _____
MOD_015 = _____
MOD_016 = _____
MOD_017 = _____
MOD_018 = _____
MOD_019 = _____
MOD_020 = _____
MOD_021 = _____
MOD_022 = _____
MOD_023 = _____
MOD_024 = _____
MOD_025 = _____
MOD_026 = _____
MOD_027 = _____
MOD_028 = _____

MOD_066 = _____
MOD_067 = _____
MOD_068 = _____
MOD_069 = _____
MOD_070 = _____
MOD_071 = _____
MOD_072 = _____
MOD_073 = _____
MOD_074 = _____
MOD_075 = _____
MOD_076 = _____
MOD_077 = _____
MOD_078 = _____
MOD_079 = _____
MOD_080 = _____
MOD_081 = _____
MOD_082 = _____
MOD_083 = _____
MOD_084 = _____
MOD_085 = _____
MOD_086 = _____
MOD_087 = _____
MOD_088 = _____
MOD_089 = _____
MOD_090 = _____
MOD_091 = _____
MOD_092 = _____
MOD_093 = _____
MOD_094 = _____
MOD_095 = _____
MOD_096 = _____
MOD_097 = _____
MOD_098 = _____
MOD_099 = _____
MOD_100 = _____
MOD_101 = _____
MOD_102 = _____

MOD_140 = _____

MOD_141 = _____

MOD_142 = _____

MOD_143 = _____

MOD_144 = _____

MOD_145 = _____

MOD_146 = _____

MOD_147 = _____

MOD_148 = _____

MOD_149 = _____

MOD_150 = _____

MOD_151 = _____

MOD_152 = _____

MOD_153 = _____

MOD_154 = _____

MOD_155 = _____

MOD_156 = _____

MOD_157 = _____

MOD_158 = _____

MOD_159 = _____

MOD_160 = _____

MOD_161 = _____

MOD_162 = _____

MOD_163 = _____

MOD_164 = _____

MOD_165 = _____

MOD_166 = _____

MOD_167 = _____

MOD_168 = _____

MOD_169 = _____

MOD_170 = _____

MOD_171 = _____

MOD_172 = _____

MOD_173 = _____

MOD_174 = _____

MOD_175 = _____

MOD_176 = _____

MOD_214 = _____
MOD_215 = _____
MOD_216 = _____
MOD_217 = _____
MOD_218 = _____
MOD_219 = _____
MOD_220 = _____
MOD_221 = _____
MOD_222 = _____
MOD_223 = _____
MOD_224 = _____
MOD_225 = _____
MOD_226 = _____
MOD_227 = _____
MOD_228 = _____
MOD_229 = _____
MOD_230 = _____
MOD_231 = _____
MOD_232 = _____
MOD_233 = _____
MOD_234 = _____
MOD_235 = _____
MOD_236 = _____
MOD_237 = _____
MOD_238 = _____
MOD_239 = _____
MOD_240 = _____
MOD_241 = _____
MOD_242 = _____
MOD_243 = _____
MOD_244 = _____
MOD_245 = _____
MOD_246 = _____
MOD_247 = _____
MOD_248 = _____
MOD_249 = _____
MOD_250 = _____

This page intentionally left blank

Appendix L

IEC 61850

Features

The SEL-651R-2 supports the following features using Ethernet and IEC 61850:

NOTE: The SEL-651R-2 supports one CID file, which should be transferred only if a change in the relay configuration is required. If an invalid CID file is transferred, the relay will no longer have a valid IEC 61850 configuration, and the protocol will stop operating. To restart protocol operation, a valid CID must be transferred to the relay.

- **SCADA**—Connect as many as seven simultaneous IEC 61850 MMS client sessions. The SEL-651R-2 also supports as many as seven buffered and seven unbuffered report control blocks. See the CON Logical Device Table for Logical Node mapping that enables SCADA control via a Manufacturing Messaging Specification (MMS) browser. Controls support the direct control, select before operate control (SBO), and SBO with enhanced security control models.
- **Peer-to-Peer Real-Time Status and Control**—Use GOOSE with as many as 24 incoming (receive) and 8 outgoing (transmit) messages. Virtual bits (VB001–VB128) can be mapped from incoming GOOSE messages.
- **Configuration**—Use FTP client software or ACCELERATOR Architect SEL-5032 Software to transfer the Substation Configuration Language (SCL) Configured IED Description (CID) file to the relay.
- **Commissioning and Troubleshooting**—Use software such as MMS Object Explorer and AX-S4 MMS from Sisco, Inc., to browse the relay logical nodes and verify functionality.

This section presents the information you need to use the IEC 61850 features of the SEL-651R-2:

- *Introduction to IEC 61850 on page L.1*
- *IEC 61850 Operation on page L.2*
- *IEC 61850 Configuration on page L.20*
- *Logical Nodes on page L.25*
- *ACSI Conformance Statements on page L.59*

Introduction to IEC 61850

In the early 1990s, the Electric Power Research Institute (EPRI) and the Institute of Electrical and Electronics Engineers, Inc. (IEEE) began to define a Utility Communications Architecture (UCA). They initially focused on inter-control center and substation-to-control center communications and produced the Inter-Control Center Communications Protocol (ICCP) specification. This

specification, later adopted by the IEC as 60870-6 TASE.2, became the standard protocol for real-time exchange of data between databases.

In 1994, EPRI and IEEE began work on UCA 2.0 for Field Devices (simply referred to as UCA2). In 1997, they combined efforts with Technical Committee 57 of the IEC to create a common international standard. Their joint efforts created the current IEC 61850 standard.

The IEC 61850 standard, a superset of UCA2, contains most of the UCA2 specification, plus additional functionality. The standard describes client/server and peer-to-peer communications, substation design and configuration, testing, and project standards.

The IEC 61850 standard consists of the parts listed in *Table L.1*.

Table L.1 IEC 61850 Document Set

IEC 61850 Sections	Definitions
IEC 61850-1	Introduction and overview
IEC 61850-2	Glossary
IEC 61850-3	General requirements
IEC 61850-4	System and project management
IEC 61850-5	Communication requirements
IEC 61850-6	Configuration description language for substation IEDs
IEC 61850-7-1	Basic communication structure for substations and feeder equipment—Principles and models
IEC 61850-7-2	Basic communication structure for substations and feeder equipment—Abstract communication service interface (ACSI)
IEC 61850-7-3	Basic communication structure for substations and feeder equipment—Common data classes
IEC 61850-7-4	Basic communication structure for substations and feeder equipment— Compatible logical node (LN) classes and data classes
IEC 61850-8-1	SCSM—Mapping to Manufacturing Messaging Specification (MMS) (ISO/IEC 9506-1 and ISO/IEC 9506-2 over ISO/IEC 8802-3)
IEC 61850-9-1	SCSM—Sampled values over serial multidrop point-to-point link
IEC 61850-9-2	SCSM—Sampled values over ISO/IEC 8802-3
IEC 61850-10	Conformance testing

The IEC 61850 document set, available directly from the IEC at www.iec.ch, contains information necessary for successful implementation of this protocol. SEL strongly recommends that anyone involved with the design, installation, configuration, or maintenance of IEC 61850 systems be familiar with the appropriate sections of this standard.

IEC 61850 Operation

Ethernet Networking

IEC 61850 and Ethernet networking model options are available when ordering a new SEL-651R-2 and may also be available as field upgrades to relays equipped with dual Ethernet ports or a single fiber-optic Ethernet port. In addition to IEC 61850, the relay provides support protocols and data exchange, including FTP and Telnet. Access the SEL-651R-2 Port 5 settings to configure all of the Ethernet settings, including IEC 61850 enable settings.

The SEL-651R-2 supports IEC 61850 services, including transport of Logical Node objects, over TCP/IP. The relay can coordinate a maximum of seven concurrent IEC 61850 sessions.

Object Models

The IEC 61850 standard relies heavily on the Abstract Communication Service Interface (ACSI) models to define a set of services and the responses to those services. In terms of network behavior, abstract modeling enables all IEDs to act identically. These abstract models are used to create objects (data items) and services that exist independently of any underlying protocols.

These objects are in conformance with the common data class (CDC) specification IEC 61850-7-3, which describes the type and structure of each element within a logical node. CDCs for status, measurements, controllable analogs and statuses, and settings all have unique CDC attributes. Each CDC attribute belongs to a set of functional constraints that groups the attributes into specific categories such as status (ST), description (DC), and substituted value (SV). Functional constraints, CDCs, and CDC attributes are used as building blocks for defining Logical Nodes.

UCA2 used GOMSFE (Generic Object Models for Substation and Feeder Equipment) to present data from station IEDs as a series of objects called models or bricks. The IEC working group has incorporated GOMSFE concepts into the standard, with some modifications to terminology; one change was the renaming of bricks to logical nodes. Each logical node represents a group of data (controls, status, measurements, etc.) associated with a particular function. For example, the MMXU logical node (polyphase measurement unit) contains measurement data and other points associated with three-phase metering including voltages and currents. Each IED may contain many functions such as protection, metering, and control. Multiple logical nodes represent the functions in multifunction devices.

Logical nodes can be organized into logical devices that are similar to directories on a computer disk. As represented in the IEC 61850 network, each physical device can contain many logical devices and each logical device can contain many logical nodes. Many relays, meters, and other IEC 61850 devices contain one primary logical device where all models are organized.

IEC 61850 devices are capable of self-description. You do not need to refer to the specifications for the logical nodes, measurements, and other components to request data from another IEC 61850 device. IEC 61850 clients can request and display a list and description of the data available in an IEC 61850 server device. This process is similar to the autoconfiguration process used within SEL communications processors (SEL-2032 and SEL-2030). Simply run an MMS browser to query devices on an IEC 61850 network and discover what data are available. Self-description also permits extensions to both standard and custom data models. Instead of having to look up data in a profile stored in its database, an IEC 61850 client can simply query an IEC 61850 device and receive a description of all logical devices, logical nodes, and available data.

Unlike other Supervisory Control and Data Acquisition (SCADA) protocols that present data as a list of addresses or indices, IEC 61850 presents data with descriptors in a composite notation made up of components. *Table L.2* shows how the A-phase current expressed as METMMXU1\$A\$phsA\$cVal is broken down into its component parts. The Data Attribute is characterized (filtered) by a functional constraint (FC) property. The supported FCs are listed in *Table L.3*. The FC for the given example above is MX.

Table L.2 Example IEC 61850 Descriptor Components

Component		Description
METMMXU1	Logical Node	Polyphase measurement unit
A	Data Object	Phase-to-ground amperes
phsA	Sub-Data Object	Phase A
cVal	Data Attribute	Complex value

Table L.3 Functional Constraints

FC	Description
ST	Status information
MX	Measurements (analog values)
CO	Control
CF	Configuration
DC	Description
EX	Extended definition

Data Mapping

Device data are mapped to IEC 61850 Logical Nodes (LN) according to rules defined by SEL. Refer to IEC 61850-5:2003(E) and IEC 61850-7-4:2003(E) for the mandatory content and usage of these LNs. The SEL-651R-2 logical nodes are grouped under Logical Devices for organization based on function. See *Table L.4* for descriptions of the Logical Devices in an SEL-651R-2. See *Logical Nodes* on page L.25 for a description of the LNs that make up these Logical Devices.

Table L.4 SEL-651R-2 Logical Devices

Logical Device	Description
ANN	Annunciator elements—alarms, status values
CFG	Configuration elements—datasets and report control blocks
CON	Control elements—remote bits
MET	Metering or Measurement elements—currents, voltages, power, etc.
PRO	Protection elements—protection functions and breaker control

MMS

Manufacturing Messaging Specification (MMS) provides services for the application-layer transfer of real-time data within a substation LAN. MMS was developed as a network independent data exchange protocol for industrial networks in the 1980s and standardized as ISO 9506.

In theory, you can map IEC 61850 to any protocol. However, it can become unwieldy and quite complicated to map objects and services to a protocol that only provides access to simple data points via registers or index numbers. MMS supports complex named objects and flexible services that enable mapping to IEC 61850 in a straightforward manner. This was why the UCA users group used MMS for UCA from the start, and why the IEC chose to keep it for IEC 61850.

Event files are also available through MMS. See *File Transfer Protocol (FTP) and MMS File Transfer on page 10.18* and *Retrieving COMTRADE Event Files on page 12.15*. If MMS authentication is enabled, the device will authenticate each MMS association by requiring the client to provide the password authentication parameter with a value that is equal to the 2AC password of the SEL-651R-2.

- If the correct password authentication parameter value is not received, the device will return a `not authenticated` error code.
- If the correct password authentication parameter value is received, the device will give a successful association response. The device will allow access to all supported MMS services for that association.

GOOSE

The Generic Object Oriented Substation Event (GOOSE) object within IEC 61850 is for high-speed control messaging. IEC 61850 GOOSE automatically broadcasts messages containing status, controls, and measured values onto the network for use by other devices. IEC 61850 GOOSE sends the message several times, increasing the likelihood that other devices receive the messages. GOOSE message publication is a persistent function. Once GOOSE is enabled, the IED will continuously publish GOOSE messages until they are disabled regardless of the contents. The publication process description indicates when and why the publication rate changes.

NOTE: GOOSE messages will not be secured by MACsec Protocol. For more information see Appendix M: Cybersecurity Features.

IEC 61850 GOOSE objects can quickly and conveniently transfer status, controls, and measured values between peers on an IEC 61850 network. Configure SEL devices to respond to GOOSE messages from other network devices with Architect. Also, configure outgoing GOOSE messages for SEL devices in Architect. See the Architect instruction manual or online help for more information.

Each IEC 61850 GOOSE sender includes a text identification string (GOOSE Control Block Reference), APP ID field, and an Ethernet multicast group address, in each outgoing message. Some devices that receive GOOSE messages use the text identification and multicast group to identify and filter incoming GOOSE messages. The SEL-651R-2 uses only the APP ID and multicast group to identify and filter incoming GOOSE messages.

Virtual bits (VB001–VB128) are control inputs that you can map to GOOSE receive messages by using Architect. If you intend to use any SEL-651R-2 virtual bits for controls, you must create SELOGIC control equations to define these operations.

File Services

The Ethernet File System allows reading or writing data as files. The File System supports FTP and MMS File Transfer. The File System provides:

- A means for the device to transfer data as files.
- A hierachal file structure for the device data.

The SEL-651R-2 supports MMS File transfer with or without authentication. The service is intended to support:

- CID file download and upload
- Event report retrieval (from the COMTRADE directory)

MMS File Services are enabled or disabled via Port 5 setting EMMSFS. Permissions for the 2AC level apply to MMS File Services requests. All files and directories that are available at Access Level 2 via any supported file transfer mechanism (FTP, file read/write, etc.) are also available for transfer via MMS File Services.

SCL Files

Substation Configuration Language (SCL) is an XML-based configuration language used to support the exchange of database configuration data between different tools, which may come from different manufacturers. There are four types of SCL files:

- Intelligent Electronic Device (IED) Capability Description file (.ICD)
- System Specification Description (.SSD) file
- Substation Configuration Description file (.SCD)
- Configured IED Description file (.CID)

The ICD file describes the capabilities of an IED, including information on LN and GOOSE support. The SSD file describes the single-line diagram of the substation and the required LNs. The SCD file contains information on all IEDs, communications configuration data, and a substation description. The CID file, of which there may be several, describes a single instantiated IED within the project, and includes address information.

Datasets

Datasets are configured using Architect and contain data attributes which represent real data values within the SEL-651R-2 device. See *Logical Nodes* for the logical node tables that list the available data attributes for each logical node and the Relay Word bit mapping for these data attributes. The list of datasets in *Figure L.1* are the defaults for a SEL-651R-2 device. Fourteen datasets are preconfigured with common FCDAs to be used for reporting. One dataset is preconfigured for GOOSE. These datasets can be configured to represent the desired data to be monitored.

Datasets	
Qualified Name	Description
CFG.LLN0.BRDSet01	Meter (MMXU and MSQI)
CFG.LLN0.BRDSet02	SV and SVT
CFG.LLN0.BRDSet03	Breaker and Targets
CFG.LLN0.BRDSet04	Trips and INs
CFG.LLN0.BRDSet05	RB, LT, and RMB
CFG.LLN0.BRDSet06	Breaker Status and Control
CFG.LLN0.BRDSet07	Reclose Status
CFG.LLN0.GPDSet01	Breaker Status and 8 Remote Bits
CFG.LLN0.URDSet01	Meter (MMXU and MSQI)
CFG.LLN0.URDSet02	SV and SVT
CFG.LLN0.URDSet03	Breaker and Targets
CFG.LLN0.URDSet04	Trips and INs
CFG.LLN0.URDSet05	RB, LT, and RMB
CFG.LLN0.URDSet06	Breaker Status and Control
CFG.LLN0.URDSet07	Reclose Status

GOOSE Capacity  16%

Report Capacity  5%

New... **Edit...** **Delete**

Properties GOOSE Recei... GOOSE Trans... Reports Datasets Dead Bands

Figure L.1 SEL-651R-2 Datasets

Within Architect, IEC 61850 datasets have the following purposes:

- GOOSE: You can use the predefined dataset (GPDSet01), edit existing datasets, or create new datasets for outgoing GOOSE transmission.
- Reports: Fourteen predefined datasets (BRDSet01–BRDSet07 and URDSet01–URDSet07) correspond to the default seven buffered and seven unbuffered reports. Note that you cannot change the number (14) or type of reports (buffered or unbuffered) within Architect. However, you can alter the data attributes that a dataset contains and so define what data an IEC 61850 client receives with a report.
- MMS: You can use predefined or edited datasets, or you can create new datasets to be monitored by MMS clients.

NOTE: Do not edit the dataset names used in reports. Changing or deleting any of those dataset names will cause a failure in generating the corresponding report.

Reports

The SEL-651R-2 implements the IEC 61850 reporting service as part of its server functionality. The reporting service includes the functionality necessary to configure, manage, and send IEC 61850 buffered and unbuffered reports as unsolicited reports, periodic integrity reports, or as the result of a general interrogation. See the IEC 61850 Standard, Part 7-1, Section 6.4.3.3, Part 7-2, Section 14, and Part 8-1, Section 17 for more details on the IEC 61850 reporting service.

A total of 14 predefined reports (7 buffered and 7 unbuffered) are supported. The predefined reports and the datasets assigned to each report are shown in *Figure L.2* and are available by default via IEC 61850. The number of reports (14), the dataset assigned to each report, and the type of reports (buffered or unbuffered) cannot be changed. However, by using Architect, you can reallocate data within each report dataset to present different data attributes for each report beyond the predefined datasets.

Reports				
Drag a column header here to group by that column			Print	
ID	Name	Description	Dataset	
URRep07	URRep07	Predefined Unbuffered Report 07	URDSet07	
URRep06	URRep06	Predefined Unbuffered Report 06	URDSet06	
URRep05	URRep05	Predefined Unbuffered Report 05	URDSet05	
URRep04	URRep04	Predefined Unbuffered Report 04	URDSet04	
URRep03	URRep03	Predefined Unbuffered Report 03	URDSet03	
URRep02	URRep02	Predefined Unbuffered Report 02	URDSet02	
URRep01	URRep01	Predefined Unbuffered Report 01	URDSet01	
BRep07	BRep07	Predefined Buffered Report 07	BRDSet07	
BRep06	BRep06	Predefined Buffered Report 06	BRDSet06	
BRep05	BRep05	Predefined Buffered Report 05	BRDSet05	
BRep04	BRep04	Predefined Buffered Report 04	BRDSet04	
BRep03	BRep03	Predefined Buffered Report 03	BRDSet03	
BRep02	BRep02	Predefined Buffered Report 02	BRDSet02	
BRep01	BRep01	Predefined Buffered Report 01	BRDSet01	

Figure L.2 SEL-651R-2 Predefined Reports

For each buffered report control block (BRCB), there can be just one client association (i.e., only one client can be associated to a BRCB at any given time). The client association occurs when the client enables the RptEna attribute of the BRCB. Once enabled, the associated client has exclusive access to the BRCB until the connection is closed or the client disables the

RptEna attribute. Once enabled, all unassociated clients have read only access to the BRCB and the associated client will be the only client that receives buffered report data. The BRCB parameters are shown in *Table L.5*.

Table L.5 Buffered Report Control Block Client Access

RCB Attribute	User Changeable (Report Disabled)	User Changeable (Report Enabled)	Default Values
RptId	YES		BRDSet01–BRDSet07
RptEna	YES	YES	FALSE
OptFlds	YES		seqNum timeStamp dataSet reasonCode entryID
BufTm	YES		500
TrgOps	YES		dchg qchg period
IntgPd	YES		0
GI	YES ^{a,b}	YES ^a	FALSE
PurgeBuf	YES ^a		FALSE
EntryId	YES		0

^a Exhibits a pulse behavior. Write a one to issue the command. Once command is accepted will return to zero. Always read as zero.

^b When disabled, a GI will be processed and the report buffered if a buffer has been previously established. A buffer is established when the report is enabled for the first time.

Once a BRCB has been enabled, a report buffer is established. The buffer is sized to contain 10 complete reports with a size hard coded in the SEL-651R-2 ICD file. However, in cases where the report dataset is smaller than the allowed maximum size, or when the encoded report does not include the entire dataset, as many as 200 reports may appear in the buffer. Reports are maintained in the buffer regardless of having been sent. This allows the client to retrieve reports that have already been sent by writing an EntryID prior to the current EntryID.

When a client sets the RptEna attribute of a BRCB to true, all new reports contained in the report buffer, starting from the buffer entry following the EntryID attribute specified in the BRCB until the most current buffered report, are sent. At this time, new reports will be sent as required by normal report processing. This behavior allows the client to write the last received EntryID to the BRCB before enabling the report in an attempt to retrieve all report entries that were lost during a lapse in the client association.

When insertion of a new report into a report buffer would cause the buffer size to be exceeded, the oldest entries in the buffer are discarded until the buffer size has been reduced sufficiently to allow the new report to be added to the buffer. If the reports removed from the buffer have not yet been sent to the client, a buffer overflow indication is set in the next report queued for transmission to indicate that reports have been lost. The buffer overflow indication is reported in the BufOvfl field of the report if the buffer overflow OptFld has been enabled in the BRCB.

The contents of a report buffer are deleted when a PurgeBuf is commanded by a client. As noted in the requirements for the BRCB, the PurgeBuf can only be commanded when the report is disabled. The buffer overflow indication shall be cleared when the client commands a PurgeBuf. Additionally, the buffered reports will be purged if any of the BRCB attributes RptID, DataSet, BufTm, TrgOps, or IntgPd are modified by the client while the report is disabled.

For each unbuffered control block (URCB), there can be as many as seven client associations. The client association occurs when the client enables the RptEna attribute of the URCB. Once enabled, each client has independent access to its instance of the URCB and all associated clients receive unbuffered report data. The URCB parameters are shown in *Table L.6*.

Although the URCB Resv attribute is writable, the SEL-651R-2 does not support reservations. Writing any field of the URCB causes the client to obtain their own instance of the URCB—in essence, acquiring a reservation.

Table L.6 Unbuffered Report Control Block Client Access

RCB Attribute	User Changeable (Report Disabled)	User Changeable (Report Enabled)	Default Values
RptId	YES		URDSet01–URDSet07
RptEna	YES	YES	FALSE
Resv	YES		FALSE
OptFlds	YES		seqNum timeStamp dataSet reasonCode
BufTm	YES		250
TrgOps	YES		dchg qchg period
IntgPd	YES		0
GI		YES ^a	0

^a Exhibits a pulse behavior. Write a one to issue the command. Once command is accepted will return to zero. Always read as zero.

NOTE: The TrgOp data update is not supported by the SEL-651R-2 device.

The IEC 61850 standard defines the trigger options (TrgOp) of data change, quality change, and data update. These TrgOps allow reports to be filtered to report only changes associated with the selected TrgOps. Additionally, each of these TrgOps is only associated with or valid for certain data attributes. The valid TrgOps for any given data attribute is described in the Common Data Class (CDC) Descriptions contained within the IEC standard, Part 7-3.

When a client has enabled the RptEna attribute of a BRCB or URCB and any of the data change or quality change TrgOps are enabled within the same BRCB or URCB, the SEL-651R-2 sends an unsolicited report to that client upon detecting a change on an FCDA with a reason corresponding to one of the enabled TrgOps. The unsolicited report contains only those FCDAs that have been detected to have changed for a reason corresponding to one of the enabled TrgOps.

When a client has enabled the RptEna attribute of a BRCB or URCB and that same client writes a non-zero value to the GI attribute of the BRCB or URCB, a report is sent to that client containing the current data for all FCDA within the report dataset.

When a client has enabled the RptEna attribute and the IntgPd attribute of the BRCB or URCB is set to a non-zero value, and the TrgOps period attribute is enabled, a report is sent to that client containing the current data for all FCDA's within the report dataset upon detecting an expiration of the IntgPd.

FCDA updates are serviced every 500 ms. The client can set the report control block (BRCB or URBCB) IntgPd to any value greater than 500 ms with a resolution of 1 ms. However, the integrity report is only sent when the period has been detected as having expired. The new IntgPd will begin at the time that the current report is serviced.

BufTm timers are part of the report control block (BRCB and URCB). The purpose of the BufTm timers is to buffer mutually exclusive data change events over a period of time and send these changes out as one report. Each client that enables an unbuffered report may have a BufTm value independent of other clients that enable the same unbuffered report. This does not apply to buffered reports because only one client can enable a buffered report.

Report data are updated every 500 ms. Setting BufTm less than 500 ms does not result in data changes from multiple scans being buffered into a single report. For a BRCB with a non-zero BufTm attribute, a BufTm timer is started upon receiving notification of the change of a member of a dataset, and all changes received during BufTm are combined into a single report to be buffered and sent at the expiration of BufTm. If a second internal notification of the same member of a dataset has occurred prior to the expiration of BufTm, a report is immediately buffered and sent.

Reports are formatted as specified in the IEC 61850 standard, Part 7-2, Table 24. The report EntryID attribute is incremented each time a report is built.

Supplemental Software

Examine the data structure and values of the supported IEC 61850 LNs with an MMS browser such as MMS Object Explorer and AX-S4 61850 from Cisco, Inc.

The settings needed to browse an SEL-651R-2 with an MMS browser are shown below.

OSI-PSEL (Presentation Selector)	00000001
OSI-SSEL (Session Selector)	0001
OSI-TSEL (Transport Selector)	0001

Time Stamps and Quality

In addition to the various data values, the two attributes q (quality) and t (time stamp) are available at any time. The time stamp is determined when a data or quality change is detected and is UTC reported as the Second of Century since January 1, 1970, plus fractional seconds.

The time stamp is applied to all data and quality attributes (Boolean, Bstrings, Analogs, etc.) in the same fashion when a data or quality change is detected.

Functionally constrained data attributes (FCDA) mapped to points assigned to the SER report have SER-accuracy time stamps for data change events. To ensure that you will get SER-quality timestamps for changes to certain points, you must include those points in the SER report. All other FCDA's are scanned for data changes on a 1/2-second interval and have 1/2-second time-stamp accuracy. See *SET Command (Change Settings) on page 10.72* for information on programming the SER report.

The SEL-651R-2 uses GOOSE quality attributes to indicate the quality of the data in its transmitted GOOSE messages. Under normal conditions, all attributes are zero, indicating good quality data. Internal status indicators provide the information necessary for the device to set these attributes. If the device becomes disabled, as shown via status indications (e.g., an internal self-test failure), the SEL-651R-2 will stop transmitting GOOSE messages.

GOOSE Processing and Performance

SEL devices support GOOSE processing as defined by IEC 61850-7-1:2003(E), IEC 61850-7-2:2003(E), and IEC 61850-8-1:2004(E).

Four times per power system cycle, the relay reads inputs, processes protection algorithms, and controls outputs. Each of these quarter-cycle periods is called a processing interval. GOOSE messages are considered inputs and outputs and are processed with the same priority as contact inputs, contact outputs, and protection algorithms. The relay processes incoming GOOSE messages near the beginning of every processing interval just after it reads the contact inputs, and processes outgoing GOOSE messages near the end of every processing interval after it controls the contact outputs.

GOOSE Construction Tips

- Quality bit strings published from SEL relays are not generally useful in determining the quality of associated data because the SEL IEDs suspend publication of GOOSE messages if any quality attribute fails. Therefore, receipt of the message indicates that all quality attributes are normal. Do not include quality bit strings in published GOOSE messages unless required by some other type of IED.
- Make GOOSE publications as small as possible. Include in the GOOSE publication only the information required by subscribing relays.
- Give higher VLAN priority tags to more important GOOSE. This allows the network to preferentially forward those GOOSE to the subscribers, and also gives a subscribing SEL-651R-2 an indication that the more important GOOSE should be decoded before lower priority GOOSE.
- The relay supports no more than 128 unique Boolean elements mapped between all GOOSE publications.

GOOSE Construction Example

The dataset shown in *Figure L.3* is used in a GOOSE publication from an SEL-651R. It contains information that is not necessary to a subscribing relay. For example, the dataset contains the Mod, Beh, and Health fields (ANN.OUT1GGIO3.Mod.* , ANN.OUT1GGIO3.Beh.* , and ANN.OUT1GGIO3.Health.*) from the OUT1 logical node. In this case, the information in those fields is of no use to a subscribing relay. Also, each of the two OUT1 statuses contained in the dataset are accompanied by their corresponding quality bit strings and time stamps (ANN.OUTGGIO3.Ind01.q, ANN.OUT1GGIO3.Ind01.t, etc.). If the quality field is included in a GOOSE, then the subscribing device must spend additional processing time decoding that quality bit string and applying it to the associated data.




Figure L.3 Example of a Poorly Constructed GOOSE Dataset

Figure L.4 shows an example of a GOOSE publication from an SEL-651R with better construction. This dataset contains only the information required by the subscribing relay(s) to decode the OUT1 status from the publishing SEL-651R (ANN.OUT1GGI03.Ind01.stVal and ANN.OUT1GGI03.Ind02.stVal) and does not include quality bit strings or time stamps.




Figure L.4 Example of a Properly Constructed GOOSE Dataset

GOOSE Receive and Transmit Capacity

Each processing interval, the relay processes received and transmitted GOOSE messages. The relay assigns each received and transmitted message a point value at configuration time (when the relay receives and parses the CID file). The point values for various messages are calculated as described in *GOOSE Subscription (Receive) Processing on page L.13* and *GOOSE Publication (Transmit) Processing on page L.17*. The number of points that can be received per processing interval is 80 and that can be transmitted per processing interval is 40.

A single GOOSE receive subscription shall not be allowed to exceed 112 points, and a single GOOSE transmit publication shall not be allowed to exceed 64 points. If a receive subscription exceeds 80 points or a transmit publication exceeds 40 points, 2 processing intervals are necessary to process the message.

GOOSE Subscription (Receive) Processing

Filter

Each message is inspected for proper multicast MAC address and GOOSE App ID. If those parameters match values expected by the relay for one of as many as 24 GOOSE subscriptions, then the message is passed on to the next level of processing. Otherwise the message is discarded. Each message on the LAN must have a unique combination of multicast MAC address and GOOSE App ID.

Buffer

The relay retains the most recent arrival for each of as many as 24 subscriptions. If a subsequent GOOSE arrives for a subscription that already has a message buffered, then the earlier arrival is discarded.

Decode

The decoding process consists of several stages. Each decoding stage has an associated processing cost, and the relay limits the total cost of all received GOOSE decoding to reserve enough time to process protection algorithms, programmable logic, outputs, outgoing GOOSE messages, etc. Some messages will be decoded during subsequent processing intervals if they are in the receive buffers at the beginning of the processing interval and cost more than 80 points to decode when synchrophasors are disabled (Global setting EPMU := N) or more than 40 points to decode when synchrophasors are enabled (Global setting EPMU := Y). The sections below describe how the relay scores each message as it is decoded and assume that synchrophasors are not enabled (Global setting EPMU := N).

Header Decoding

Each message contains a header that indicates the status of the message. The relay ignores the remainder of the message if any of four indicators in the message header are true:

- Configuration Mismatch. The configuration number of the incoming GOOSE changes.
- Needs Commissioning. This Boolean parameter of the incoming GOOSE message is true.

- Test Mode. This Boolean parameter of the incoming GOOSE message is true.
- State Number. This parameter is the same as the last time the message was decoded. State Number increments when the contents of the message change, so if the State Number is unchanged, there is no reason to decode the rest of the message.

Whether the header indicates the message should be subjected to further decoding or ignored, decoding the header always costs eight points.

Message Body Decoding

The cost of decoding the message body depends on the structure of the message. *Table L.7* shows the cost of each type of data in the message body and the cost of decoding the message header.

Table L.7 Point Cost of Decoding GOOSE Messages

Data Type	Description	Point Value	Comments
	Message header	8	Each message counts for at least eight points, regardless of the content of the message.
Message Quality Bit	A Boolean value created in the receiving relay indicating the status of the received message	0	This bit can always be mapped to local virtual bits for zero cost.
Boolean	A Boolean value mapped to a virtual bit	1	Boolean values not mapped to local virtual bits count as zero points.
Quality Bit String	A quality field associated with a data item, where the data item contains data mapped to a virtual bit	1	Quality fields not associated with a data item containing data that are mapped to a virtual bit count as zero points.
Time	Data item time stamp	0	Some data items are accompanied by a time stamp. The time stamp is never used or decoded by the SEL-651R-2. It counts as zero points.
Bit String (other than Quality)	Several bits packed together in the same data item, where at least one of the bits is mapped to a virtual bit	1 for the bit string, plus 1 per bit in the bit string mapped to a virtual bit	Bit strings are often used for breaker position. A bit string that contains no bits mapped to a virtual bit counts as zero points.
Floating Point	Either single or double precision floating point values	0	Floating point values always count as zero points.
Other types of data	Any data type other than those shown above		The relay will correctly process any valid GOOSE message to which it subscribes. However, some data types are costly for the relay to process even if the data are not used by the receiving relay. Contact the SEL factory if you must configure the SEL-651R-2 to subscribe to GOOSE messages with data types other than those listed above.

Message Point Value Calculation Example

Assume the relay subscribes to a message with 10 Boolean values, five of which are mapped to local virtual bits. Each of the 10 Boolean values is accompanied by a quality indicator. The message also contains one breaker position (a two-bit string) with accompanying quality indicator and time stamp. The two bits of breaker position are mapped to two virtual bits in the SEL-651R-2. The message also contains two single precision floating point numbers. In addition, the message quality bit is mapped to a local virtual bit.

The dataset for such a message is shown in *Figure L.5*. As described above, not all items from the dataset are mapped to local resources within the receive SEL-651R-2. Similar to the example GOOSE shown in *Figure L.3*, the GOOSE message shown in *Figure L.5* is poorly constructed and is shown only as an example of a GOOSE message containing several types of data.

Dataset	
Drag-n-drop or right-click on a data item to rearrange. Click column headers to sort.	
GOOSE Capacity  18%	
Report Capacity  5%	
Constraint	Item
ST	ANN.VBGGI015.Ind001.stVal
ST	ANN.VBGGI015.Ind001.q
ST	ANN.VBGGI015.Ind002.stVal
ST	ANN.VBGGI015.Ind002.q
ST	ANN.VBGGI015.Ind003.stVal
ST	ANN.VBGGI015.Ind003.q
ST	ANN.VBGGI015.Ind004.stVal
ST	ANN.VBGGI015.Ind004.q
ST	ANN.VBGGI015.Ind005.stVal
ST	ANN.VBGGI015.Ind005.q
ST	ANN.VBGGI015.Ind006.stVal
ST	ANN.VBGGI015.Ind006.q
ST	ANN.VBGGI015.Ind007.stVal
ST	ANN.VBGGI015.Ind007.q
ST	ANN.VBGGI015.Ind008.stVal
ST	ANN.VBGGI015.Ind008.q
ST	ANN.VBGGI015.Ind009.stVal
ST	ANN.VBGGI015.Ind009.q
ST	ANN.VBGGI015.Ind010.stVal
ST	ANN.VBGGI015.Ind010.q
ST	PRO.BSAXCBR1.Pos.stVal
ST	PRO.BSAXCBR1.Pos.q
ST	PRO.BSAXCBR1.Pos.t
MX	MET.METMMXU1.TotW.instMag.f
MX	MET.METMMXU1.TotW.mag.f

Figure L.5 Example Receive GOOSE Dataset

The score for this message is as follows:

- 8 points for the message
 - 0 points for the message quality bit
 - 5 points for 5 mapped Booleans
 - 5 points for 5 quality fields associated with data items that have data mapped to local virtual bits
 - 3 points total for the breaker position indication (one for the bit string and one each for the two bits in the string)
 - 1 point for the quality bit string associated with the breaker position bit string
 - 0 points for the breaker position bit string time stamp
 - 0 points for the single precision floating-point numbers
- 22 total points in this message**

Examples of GOOSE Subscription (Receive) Processing

The following examples assume that synchrophasors are not enabled (EPMU := N), so the relay is guaranteed to process as many as 80 points in a processing interval. For example, assume the relay subscribes to messages as shown in *Table L.8*.

Table L.8 Scores for Subscribed Messages Used in Example

Subscription Number	Message Score
1	10
2	10
3	9
4	12
5	10
6	10
7	9
8	10
Total	80

The total score for all of the subscribed messages is 80 points. Even if every message in *Table L.8* arrives every processing interval, and even if the header information from every message indicates that the message must be decoded, the relay is guaranteed to process every message, update the local virtual bits, and use those updated values in programmable logic during that processing interval.

Next, assume that the relay subscribes to messages as shown in *Table L.9*.

Table L.9 Scores for Subscribed Messages Used in Example

Subscription Number	Message Score
1	16
2	20
3	10
4	28
5	16
6	24
7	12
8	10
9	10
Total	146

The total score for all of the subscribed messages is 146 points. Notice that if all of the message points are because of message headers and mapped Boolean values, then these nine messages represent 74 Boolean values mapped to local virtual bits. Assume every message arrives during the same processing interval, but messages 1–6 are repeats of messages processed earlier (i.e., those messages do not have changed state numbers). Those six repeated messages count as 8 points each, or 48 points total. Assume messages 7, 8, and 9 each contain changed data, so the state number has incremented since the last time the message was processed. The combined score for messages 7, 8, and 9 is 32 points. So, the total score for all messages is 80 points. In this case the relay will process all messages in a single processing interval.

Finally, assume that the relay subscribes to messages as shown in *Table L.10*.

Table L.10 Scores for Subscribed Messages Used in Example

Subscription Number	Message Score
1	16
2	20
3	10
4	16
5	16
6	10
7	12
8	28
9	16
10	20
11	10
12	16
13	10
14	10
15	12
16	16
17	20
18	10
19	16
20	16
21	10
22	12
23	28
24	16
Total	366

The total combined score for all of the subscribed messages is 366 points. As long as messages totaling 80 or fewer points arrive each processing interval, the relay will process all received messages every processing interval. If messages totaling more than 80 points arrive in any processing interval, then the relay will process messages totaling 80 or fewer points, and will continue processing during the next quarter-cycle processing interval.

GOOSE Publication (Transmit) Processing

The relay supports as many as eight GOOSE publications. Each publication can contain data from any logical node in the relay. The relay supports no more than 128 unique Boolean elements mapped between all GOOSE publications. The relay transmits a message from each publication soon after initialization (e.g., after startup). Near the end of each processing interval, the relay transmits one message from as many publications as possible in which the state numbers have incremented. The relay then transmits one message from as many publications as possible in which the transmit interval timers have expired.

State Number

The relay maintains a count of the number of times the contents of a publication have changed. The count is called the state number. If the state number increments, then the relay transmits a message from that publication, as discussed below.

Transmit Interval

If the data contained in the messages do not change (i.e., if the state number does not increase), then the relay retransmits the message based on the configured MinTime and MaxTime settings from the CID file. The first transmission occurs immediately upon the trigger occurring. The second occurs approximately MinTime later. The third occurs approximately MinTime after the second. The fourth occurs twice MinTime after the third. All subsequent transmissions occur at the MaxTime interval. For example, if MinTime is 4 ms and MaxTime is 100 ms, the intervals between transmissions will be 4 ms, 4 ms, 8 ms, and then 100 ms. If MaxTime is not greater than twice MinTime, the third and all subsequent transmissions will occur at the MaxTime interval. The MinTime and MaxTime intervals can be configured for each GOOSE transmit message by using Architect. The time-to-live reported in the first two messages is three times MinTime. The time-to-live in all subsequent messages is two times MaxTime.

The total number of message transmissions possible during each processing interval because of either state number changes or transmit interval timeout depends on the structure of the messages to be transmitted and whether synchrophasors are enabled. The relay assigns each message a point value at configuration time (when the relay receives and parses the CID file). At each processing interval, the relay processes and transmits messages totaling as many as 40 points if synchrophasors are not enabled (Global setting EPMU := N) or 20 points if synchrophasors are enabled (Global setting EPMU := Y). Some messages available for transmission because their transmit intervals have timed out or because their state numbers have incremented will be transmitted on subsequent processing intervals. These messages either total more than 40 points for disabled synchrophasors (Global setting EPMU := N) or 20 points if synchrophasors are enabled (Global setting EPMU := Y). *Table L.11* shows the point value for different parts of the GOOSE message.

Table L.11 Score For Data Types Contained in Published Messages

Data Type	Description	Point Value	Comments
	Message	8	Each message counts at least 8 points every time it is transmitted, regardless of the content of the message. A message that is not transmitted counts as zero points.
Quality Bit String	A quality field associated with a data item.	0	Transmit quality is always zero.
Boolean, Time, Bit Strings (Other than Quality), Integer (INT8), Floating Point, Enumerations		1	Each of these data types costs one point to process and transmit.
Other Types of Data	Types of data other than those mentioned above.		The relay will correctly process and transmit any valid GOOSE message. However, some data types are costly for the relay to process. Contact the SEL factory if you must configure the SEL-651R-2 to publish GOOSE messages with data types other than those listed above.

Message Point Value Calculation Example

Assume the relay publishes a message with 10 Boolean values. Each of the 10 Boolean values is accompanied by a quality indicator and a time stamp. The message also contains two single precision floating-point numbers with associated time stamps.

The dataset for such a message is shown in *Figure L.6*. Similar to the example GOOSE shown in *Figure L.3*, the GOOSE message shown in *Figure L.6* is poorly constructed and is shown only as an example of a GOOSE message containing several types of data.

Dataset	
Drag n drop or right-click on a data item to rearrange. Click column headers to sort.	
GOOSE Capacity	28%
Report Capacity	7%
Constraint	Item
ST	ANN.SVGGI05.Ind01.stVal
ST	ANN.SVGGI05.Ind01.q
ST	ANN.SVGGI05.Ind01.t
ST	ANN.SVGGI05.Ind02.stVal
ST	ANN.SVGGI05.Ind02.q
ST	ANN.SVGGI05.Ind02.t
ST	ANN.SVGGI05.Ind03.stVal
ST	ANN.SVGGI05.Ind03.q
ST	ANN.SVGGI05.Ind03.t
ST	ANN.SVGGI05.Ind04.stVal
ST	ANN.SVGGI05.Ind04.q
ST	ANN.SVGGI05.Ind04.t
ST	ANN.SVGGI05.Ind05.stVal
ST	ANN.SVGGI05.Ind05.q
ST	ANN.SVGGI05.Ind05.t
ST	ANN.SVGGI05.Ind06.stVal
ST	ANN.SVGGI05.Ind06.q
ST	ANN.SVGGI05.Ind06.t
ST	ANN.SVGGI05.Ind07.stVal
ST	ANN.SVGGI05.Ind07.q
ST	ANN.SVGGI05.Ind07.t
ST	ANN.SVGGI05.Ind08.stVal
ST	ANN.SVGGI05.Ind08.q
ST	ANN.SVGGI05.Ind08.t
ST	ANN.SVGGI05.Ind09.stVal
ST	ANN.SVGGI05.Ind09.q
ST	ANN.SVGGI05.Ind09.t
ST	ANN.SVGGI05.Ind10.stVal
ST	ANN.SVGGI05.Ind10.q
ST	ANN.SVGGI05.Ind10.t
MX	MET.METMMXU1.TotW.mag.f
MX	MET.METMMXU1.TotW.t
MX	MET.METMMXU1.TotVar.instMag.f
MX	MET.METMMXU1.TotVar.t

Figure L.6 Example Transmit GOOSE Dataset

The score for this message is as follows:

- 8 points for the message
- 10 points for 10 Boolean values
- 0 points for 10 quality bit strings associated with the Boolean values
- 10 points for 10 time stamps associated with the Boolean values
- 2 points for 2 single precision floating-point numbers
- 2 points for 2 time stamps associated with the single precision floating-point numbers

32 total points in this message

Message Transmission Example

Assume the relay publishes four GOOSE messages as shown in *Table L.12*.

Table L.12 Scores for Published Messages Used In Example

Publication Number	Message Score
1	10
2	11
3	9
4	10
Total	40

The total score for all publications in this example is 40 points. The relay can process and transmit all messages every processing interval if required, assuming that synchrophasors are not enabled in the device.

Next assume the relay publishes messages as shown in *Table L.13*.

Table L.13 Scores for Published Messages Used In Example

Publication Number	Message Score
1	32
2	40
3	20
4	32
5	32
6	20
7	14
8	10
Total	200

The total score for all publications in this example is 200 points. If messages totaling more than 40 points are due to be transmitted in any single processing interval, then the relay will transmit messages until the next message transmitted would cause the total score for that processing interval to exceed 40 points. The relay will then continue transmitting during the next quarter-cycle processing interval.

IEC 61850 Configuration

Settings

Table L.14 lists IEC 61850 settings. These settings are only available if your device includes the optional IEC 61850 protocol.

NOTE: Virtual bits retain state until overwritten or the device is restarted. When loading a new CID file, make sure to issue the **STA C** command or cycle power on the device to clear the virtual bits if the configuration has changed.

Table L.14 IEC 61850 Settings

Label	Description	Range	Default
E61850	IEC 61850 interface enable	Y, N	N
EGSE ^a	IEC 61850 GSE message enable	Y, N	N
EMMSFS ^a	Enable MMS File Services	Y, N	N

^a Settings EGSE and EMMSFS are hidden when E61850 is set to N.

Devices ordered with the optional IEC 61850 protocol are delivered with a default CID file loaded on the device. The file is named SET_61850.CID. To make the device communicate with other devices over IEC 61850, the device must be configured.

Configure all other IEC 61850 settings, including subscriptions to incoming GOOSE messages, with Architect.

NOTE: Firmware versions previous to R404 will display PARSE FAILURE in the iedName, type, and configVersion fields of the ID Command if the CID file is invalid. No GOOSE messages will be transmitted and MMS will be unavailable if PARSE FAILURE is displayed in these fields.

When IEC 61850 is enabled (E61850 = Y), the device parses the CID file to determine the device IEC 61850 configuration. When EGSE = Y, the device begins transmitting GOOSE messages and receiving GOOSE subscriptions configured in the CID file. Issuing the ASCII **GOO** command provides GOOSE status information. See *GOOSE Command on page 10.52* for a detailed description of the **GOO** Command.

If the device does not have a valid IEC 61850 configuration, it will not send or receive any IEC 61850 communications. Issuing the ASCII **ID** command provides information on the status of the CID file. If there is a problem with the CID file, the iedName, type, and configVersion fields of the **ID** command response will display “PARSE FAILURE” as shown below.

```
=>>ID <Enter>
"FID=SEL-651R-2-Rxxx-Vx-Zxxxxxx-Dxxxxxxxx", "0957"
"BFID=SLBT-3CF1-Rxxx-Vx-Zxxxxxx-Dxxxxxxxx", "097A"
"CID=B0FO", "0265"
"DEVID=STATION A", "049C"
"DEVCODE=56", "0312"
"PARTNO=0651R221XBAXAC2123B4XX", "07D9"
"SERIALNO=0000000000000000", "05DA"
"CONFIG=11242200", "03EF"
"SPECIAL=11000", "03AO"
"iedName=PARSE FAILURE", "0703"
"type=PARSE FAILURE", "0612"
"configVersion=PARSE FAILURE", "09AC"

=>>
```

NOTE: MMS File Services can be used to load a new CID file only if EMMSFS := Y and a valid CID file is currently loaded into the device. If no CID file is currently loaded, only FTP or Architect can load a valid CID file.

You will need to load a valid CID file into the device by using FTP, Architect, or MMS File Services. When loading a new CID file, Architect returns an error message if the file is not accepted. If using FTP or MMS File Services to load a new CID file, follow the write operation with a read of the ERR.TXT file from the device to verify successful transmission and configuration of the new CID file. If the file transfer fails or the device detects an invalid CID file, the ERR.TXT file will contain an error message. If the file is blank (length is zero), then the new CID file was accepted by the device. If a failure occurs, the CID file that you previously loaded in the device will be retained. The new CID file will replace the current CID file only if the transfer and configuration of the new CID file is successful.

NOTE: If MMS authentication is not enabled, an unauthenticated user can send a CID file to the device.

Once a valid CID file is loaded into the device, the ID command response should look like that shown below with the iedName, type, and configVersion fields revealing the proper configured information. The iedName displays the configured IED name which can be modified by using Architect. The type and configVersion fields cannot be modified and represent the relay type and the ICD file version used for the configured CID file.

```
=>>ID <Enter>
"FID=SEL-651R-2-Rxxx-Vx-Zxxxxxx-Dxxxxxxxxx", "0957"
"BFID=SLBT-3CF1-Rxxx-Vx-Zxxxxxx-Dxxxxxxxxx", "097A"
"CID=B0F0", "0265"
"DEVID=STATION A", "049C"
"DEVCODE=56", "0312"
"PARTNO=0651R221XBAXAC2123B4XX", "07D9"
"SERIALNO=0000000000000000", "05DA"
"CONFIG=11242200", "03EF"
"SPECIAL=01211", "03A3"
"iedName=SEL_651R_1", "0621"
"type=SEL_651R_2", "0531"
"configVersion=ICD-651R-Rxxx-Vx-Zxxxxxx-Dxxxxxxxxx", "0D78"

=>>
```

Architect

The Architect software enables protection and integration engineers to design and commission IEC 61850 substations containing SEL IEDs.

Engineers can use Architect to:

- Organize and configure all SEL IEDs in a substation project.
- Configure incoming and outgoing GOOSE messages.
- Edit and create GOOSE datasets.
- Read non-SEL IED Capability Description (ICD) and Configured IED Description (CID) files and determine the available IEC 61850 messaging options.
- Use or edit preconfigured datasets for reports.
- Enable/disable MMS authentication.
- Configure MMS inactivity timeout.
- Load IEC 61850 CID files into SEL IEDs.
- Generate ICD and CID files that will provide SEL IED descriptions to other manufacturers' tools so they can use SEL GOOSE messages and reporting features.

Architect provides a Graphical User Interface (GUI) for engineers to select, edit, and create IEC 61850 GOOSE messages important for substation protection, coordination, and control schemes. Typically, the user first places icons representing IEDs in a substation container, then edits the outgoing GOOSE messages or creates new ones for each IED. The user can also select incoming GOOSE messages for each IED to receive from any other IEDs in the domain.

Some measured values are reported to IEC 61850 only when the value changes beyond a defined dead-band value. Architect allows a dead band to be changed during the CID file configuration. Check and set the dead-band values for your particular application when configuring the CID file for a device.

Architect has the capability to read other manufacturers' ICD and CID files, enabling the user to map the data seamlessly into SEL IED logic. See the Architect online help for more information.

SEL ICD File Versions

Architect version R.1.1.69.0 and later supports multiple ICD file versions for each type of IED in a project. Because relays with different firmware versions may require different CID file versions, users can manage the CID files of all IEDs within a single project.

Please ensure that you work with the appropriate version of Architect relative to your current configuration, existing project files, and ultimate goals. If you want the best available IEC 61850 functionality for your SEL relay, obtain the latest version of Architect and select the appropriate ICD version(s) for your needs.

Architect generates CID files from ICD files so the ICD file version Architect uses also determines the CID file version generated. As of this writing, Architect comes with several versions of the SEL-651R-2 ICD file. Two versions are compatible with the SEL-651R-2 for use on new or existing projects. These versions are listed below.

SEL-651R2 File Version 005 (651R2 Firmware R404 or higher): File supports MMS Authentication, MMS file transfer, including COMTRADE events and CID files. It supports seven client connections.

SEL-651R2 File Version 004 (651R2 Firmware R400 or higher): This file supports six client connections and does not support MMS Authentication. Ensure that you use the appropriate version for your IEC 61850 project requirements.

Logical Node Extensions

The following Logical Nodes and Data Classes were created in this device as extensions to the IEC 61850 standard, in accordance with IEC 61850 guidelines.

Table L.15 New Logical Node Extension

Logical Node	IEC 61850	Description or Comments
Demand Metering Statistics	MDST	Demand and peak demand values for current and energy.

Table L.16 Demand Metering Logical Node Class Definitions (Sheet 1 of 2)

IEC 61850 Logical Node Class: MDST					
Attribute Name	Attribute Type	Data Source	Explanation	T ^a	M/O/C/E ^b
LNName			The name shall be composed of the class name, the LN-Prefix and LN-Instance-ID according to IEC 61850-7-2.		
Data					
Common Logical Node Information					
			LN shall inherit all mandatory data from common Logical Node Class		M
Measured Values					
DmdA.phsA	MV	IADEM	Demand, phase A current		O
DmdA.phsB	MV	IBDEM	Demand, phase B current		O
DmdA.phsC	MV	ICDEM	Demand, phase C current		O
DmdA.neut	MV	INDEM	Demand, neutral current		O
DmdA.res	MV	IGDEM	Demand, residual current		O
DmdA.nseq	MV	3I2DEM	Demand, negative-sequence current		O
PkDmdA.phsA	MV	IAPK	Peak demand, phase A current		O
PkDmdA.phsB	MV	IBPK	Peak demand, phase B current		O
PkDmdA.phsC	MV	ICPK	Peak demand, phase C current		O

Table L.16 Demand Metering Logical Node Class Definitions (Sheet 2 of 2)

IEC 61850 Logical Node Class: MDST					
Attribute Name	Attribute Type	Data Source	Explanation	T ^a	M/O/C/E ^b
PkDmdA.neut	MV	INPK	Peak demand, neutral current		O
PkDmdA.res	MV	IGPK	Peak demand, residual current		O
PkDmdA.nseq	MV	3I2PK	Peak demand, negative-sequence current		O
SupWh	MV	MWH3I	Energy, real (MWh), supply direction toward busbar		O
SupVArh	MV	MVRH3I	Energy, reactive (MVArh), supply direction toward busbar		O
DmdWh	MV	MWH3O	Energy, real (MWh), supply direction away from busbar		O
DmdVArh	MV	MVRH3O	Energy, reactive (MVArh), supply direction away from busbar		O

^a Transient data objects—the status of data objects with this designation is momentary and must be logged or reported to provide evidence of their momentary state.

^b M: Mandatory; O: Optional; C: Conditional; E: Extension.

Table L.17 Compatible Logical Node With Enhancements

Logical Node	IEC 61850	Description or Comments
Metering Statistics	MSTA	This LN is used for metering averages, minima and maxima.

Table L.18 Measurement Logical Node Class Definition

IEC 61850 Logical Node Class: MSTA					
Data Object Name	Common Data Class	Explanation	T ^a	M/O/C/E ^b	
LNName		The name shall be composed of the class name, the LN-Prefix and LN-Instance-ID according to IEC 61850-7-2.			
Data					
Common Logical Node Information		LN shall inherit all mandatory data from common Logical Node Class			
LNName					
Measured Values					
MaxA	WYE	Maximum current		E	
MinA	WYE	Minimum current		E	
MaxPhV1	WYE	Maximum phase-to-ground voltage		E	
MaxPhV2	WYE	Maximum phase-to-ground voltage		E	
MinPhV1	WYE	Minimum phase-to-ground voltage		E	
MinPhV2	WYE	Minimum phase-to-ground voltage		E	
MaxVa	MV	Maximum apparent power		O	
MinVa	MV	Minimum apparent power		O	
AvW	MV	Average real power		O	
AvPhW	WYE	Average phase real power		O	
MaxW	MV	Maximum real power		O	
MinW	MV	Minimum real power		O	
MaxVAr	MV	Maximum reactive power		O	
MinVAr	MV	Minimum reactive power		O	

^a Transient data objects—the status of data objects with this designation is momentary and must be logged or reported to provide evidence of their momentary state.

^b M: Mandatory; O: Optional; C: Conditional; E: Extension.

Logical Nodes

Table L.19–Table L.24 show the logical nodes (LNs) supported in the SEL-651R-2 and the Relay Word bits or Measured Values mapped to those LNs.

Table L.19 shows the LNs associated with protection elements, defined as Logical Device PRO. See *Appendix F: Relay Word Bits* and *Appendix G: Analog Quantities* for descriptions.

Table L.19 Logical Device: PRO (Protection) (Sheet 1 of 9)

Logical Node	Attribute	Data Source	Comment
Functional Constraint = CO			
BCACSWI2	Pos.ctlVal	CCA:OCA ^a	A-Phase circuit breaker close/open command (0 opens, 1 closes)
BCBCSWI3	Pos.ctlVal	CCB:OCB ^a	B-Phase circuit breaker close/open command (0 opens, 1 closes)
BCCCSWI4	Pos.ctlVal	CCC:OCC ^a	C-Phase circuit breaker close/open command (0 opens, 1 closes)
BCCSWI1	Pos.ctlVal	CC3:OC3 ^a	Three-phase circuit breaker close/open command (0 opens, 1 closes)
Functional Constraint = ST			
A51PTOC5	Op.general	51AT	A-phase time-overcurrent element timed out
A51PTOC5	Str.general	51A	A-phase time-overcurrent element picked up
APIOC25	Op.general	50A1	Level 1 A-phase instantaneous overcurrent element
APIOC28	Op.general	50A2	Level 2 A-phase instantaneous overcurrent element
APIOC31	Op.general	50A3	Level 3 A-phase instantaneous overcurrent element
APIOC34	Op.general	50A4	Level 4 A-phase instantaneous overcurrent element
APIOC37	Op.general	50A	A-phase instantaneous overcurrent element
AutoCSYN1	Cmd.stVal	25C	Generator synchronism-check element
AutoCSYN1	VInd1.stVal	VDIFA	A-phase voltage difference across recloser above threshold
AutoCSYN1	VInd2.stVal	VDIFB	B-phase voltage difference across recloser above threshold
AutoCSYN1	VInd3.stVal	VDIFC	C-phase voltage difference across recloser above threshold
AutoCSYN1	VInd4.stVal	VDIFP	VDIFA OR VDIFB OR VDIFC
AutoCSYN1	VInd5.stVal	GENVHI	Generator voltage higher than system voltage
AutoCSYN1	HzSynActv.stVal	FSYBCACT	Frequency synchronization active
AutoCSYN1	HzSynTms.stVal	FSYNCTO	Frequency synchronization timed out
AutoCSYN1	RHz.stVal	FRAISE	Frequency raise signal to governor
AutoCSYN1	LHz.stVal	FLOWER	Frequency lower signal to governor
AutoCSYN1	VSynActv.stVal	VSYNCACT	Voltage synchronization active
AutoCSYN1	VSynTms.stVal	VSYNCTO	Voltage synchronization timed out
AutoCSYN1	RV.stVal	VRAISE	Voltage raise signal to exciter
AutoCSYN1	LV.stVal	VLOWER	Voltage lower signal to exciter
AutoCSYN1	DifHzClc.instMag	SLIP	Slip Frequency = Freq V _P – Freq V _S
AutoCSYN1	DifVClc1.instMag	DIFVA	Difference Voltage = VAY – VAZ
AutoCSYN1	DifVClc2.instMag	DIFVB	Difference Voltage = VBY – VBZ
AutoCSYN1	DifVClc3.instMag	DIFVC	Difference Voltage = VCY – VCZ
B51PTOC6	Op.general	51BT	B-phase time-overcurrent element timed out
B51PTOC6	Str.general	51B	B-phase time-overcurrent element picked up
BCACSWI2	OpCls.general	CCA	Asserts for one processing interval for CLOSE command execution

Table L.19 Logical Device: PRO (Protection) (Sheet 2 of 9)

Logical Node	Attribute	Data Source	Comment
BCACSWI2	OpOpn.general	OCA	Asserts for one processing interval for OPEN command execution
BCACSWI2	Pos.stVal	SPOA??:1 ^b	Phase A single pole/phase open conditions
BCBCSWI3	OpCls.general	CCB	Asserts for one processing interval for CLOSE command execution
BCBCSWI3	OpOpn.general	OCB	Asserts for one processing interval for OPEN command execution
BCBCSWI3	Pos.stVal	SPOB??:1 ^b	Phase B single pole/phase open conditions
BCCCSWI4	OpCls.general	CCC	Asserts for one processing interval for CLOSE command execution
BCCCSWI4	OpOpn.general	OCC	Asserts for one processing interval for OPEN command execution
BCCCSWI4	Pos.stVal	SPOC??:1 ^b	Phase C single pole/phase open conditions
BCCSWI1	OpCls.general	CC3	Asserts for one processing interval for CLOSE command execution
BCCSWI1	OpOpn.general	OC3	Asserts for one processing interval for OPEN command execution
BCCSWI1	Pos.stVal	3PO??:1 ^b	Three pole open conditions
BPIOC26	Op.general	50B1	Level 1 B-phase instantaneous overcurrent element
BPIOC29	Op.general	50B2	Level 2 B-phase instantaneous overcurrent element
BPIOC32	Op.general	50B3	Level 3 B-phase instantaneous overcurrent element
BPIOC35	Op.general	50B4	Level 4 B-phase instantaneous overcurrent element
BPIOC38	Op.general	50B	B-phase instantaneous overcurrent element
BSASCBR1	AbrAlm.stVal	BCWA	A-Phase breaker wear has reached 100% wear level
BSASCBR1	AbrPrt.instMag.f	WEARA	A-Phase breaker wear percentage
BSASCBR1	ColOpn.stVal	OC3	Asserts for one processing interval for OPEN command execution
BSASCBR1	MaxAbrPrt.instMag.f	MAXWEAR	Greatest wear of WEARA, WEARB, or WEARC
BSBSCBR2	AbrAlm.stVal	BCWB	B-Phase breaker wear has reached 100% wear level
BSBSCBR2	AbrPrt.instMag.f	WEARB	B-Phase breaker wear percentage
BSBSCBR2	ColOpn.stVal	OC3	Asserts for one processing interval for OPEN command execution
BSBSCBR2	MaxAbrPrt.instMag.f	MAXWEAR	Greatest wear of WEARA, WEARB, or WEARV
BSCSCBR3	AbrAlm.stVal	BCWC	C-Phase breaker wear has reached 100% wear level
BSCSCBR3	AbrPrt.instMag.f	WEARC	C-Phase breaker wear percentage
BSCSCBR3	ColOpn.stVal	OC3	Asserts for one processing interval for OPEN command execution
BSCSCBR3	MaxAbrPrt.instMag.f	MAXWEAR	Greatest wear of WEARA, WEARB, or WEARC
BSAXCBR1	CBOpCap.stVal	None	Breaker physical operation capabilities not known to relay
BSAXCBR1	OpCnt.stVal	OPSCTRA	A-Phase operations counter
BSAXCBR1	Pos.stVal	52AA?1:2 ^b	A-Phase circuit breaker status
BSBXCBR2	CBOpCap.stVal	None	Breaker physical operation capabilities not known to relay
BSBXCBR2	OpCnt.stVal	OPSCTRIB	B-Phase operations Counter
BSBXCBR2	Pos.stVal	52AB?1:2 ^b	B-Phase circuit breaker status
BSCXCBR3	CBOpCap.stVal	None	Breaker physical operation capabilities not known to relay
BSCXCBR3	OpCnt.stVal	OPSCTRC	C-Phase operations Counter
BSCXCBR3	Pos.stVal	52AC?1:2 ^b	C-Phase circuit breaker status
BSXCBR4	CBOpCap.stVal	None	Breaker physical operation capabilities not known to relay
BSXCBR4	Pos.stVal	52A3P?1:2 ^b	Three-phase circuit breaker status
C51PTOC7	Op.general	51CT	C-phase time-overcurrent element timed out
C51PTOC7	Str.general	51C	C-phase time-overcurrent element picked up

Table L.19 Logical Device: PRO (Protection) (Sheet 3 of 9)

Logical Node	Attribute	Data Source	Comment
CPIOC27	Op.general	50C1	Level 1 C-phase instantaneous overcurrent element
CPIOC30	Op.general	50C2	Level 2 C-phase instantaneous overcurrent element
CPIOC33	Op.general	50C3	Level 3 C-phase instantaneous overcurrent element
CPIOC36	Op.general	50C4	Level 4 C-phase instantaneous overcurrent element
CPIOC39	Op.general	50C	C-phase instantaneous overcurrent element
DPTOF1	BlkV.stVal	27B81	Undervoltage element for frequency element blocking
DPTOF1	Op.general	81D1T	Level 1 definite-time frequency element
DPTOF1	Str.general	81D1	Level 1 instantaneous frequency element
DPTOF2	BlkV.stVal	27B81	Undervoltage element for frequency element blocking
DPTOF2	Op.general	81D2T	Level 2 definite-time frequency element
DPTOF2	Str.general	81D2	Level 2 instantaneous frequency element
DPTOF3	BlkV.stVal	27B81	Undervoltage element for frequency element blocking
DPTOF3	Op.general	81D3T	Level 3 definite-time frequency element
DPTOF3	Str.general	81D3	Level 3 instantaneous frequency element
DPTOF4	BlkV.stVal	27B81	Undervoltage element for frequency element blocking
DPTOF4	Op.general	81D4T	Level 4 definite-time frequency element
DPTOF4	Str.general	81D4	Level 4 instantaneous frequency element
DPTOF5	BlkV.stVal	27B81	Undervoltage element for frequency element blocking
DPTOF5	Op.general	81D5T	Level 5 definite-time frequency element
DPTOF5	Str.general	81D5	Level 5 instantaneous frequency element
DPTOF6	BlkV.stVal	27B81	Undervoltage element for frequency element blocking
DPTOF6	Op.general	81D6T	Level 6 definite-time frequency element
DPTOF6	Str.general	81D6	Level 6 instantaneous frequency element
DPTUF1	BlkV.stVal	27B81	Undervoltage element for frequency element blocking
DPTUF1	Op.general	81D1T	Level 1 definite-time frequency element
DPTUF1	Str.general	81D1	Level 1 instantaneous frequency element
DPTUF2	BlkV.stVal	27B81	Undervoltage element for frequency element blocking
DPTUF2	Op.general	81D2T	Level 2 definite-time frequency element
DPTUF2	Str.general	81D2	Level 2 instantaneous frequency element
DPTUF3	BlkV.stVal	27B81	Undervoltage element for frequency element blocking
DPTUF3	Op.general	81D3T	Level 3 definite-time frequency element
DPTUF3	Str.general	81D3	Level 3 instantaneous frequency element
DPTUF4	BlkV.stVal	27B81	Undervoltage element for frequency element blocking
DPTUF4	Op.general	81D4T	Level 4 definite-time frequency element
DPTUF4	Str.general	81D4	Level 4 instantaneous frequency element
DPTUF5	BlkV.stVal	27B81	Undervoltage element for frequency element blocking
DPTUF5	Op.general	81D5T	Level 5 definite-time frequency element
DPTUF5	Str.general	81D5	Level 5 instantaneous frequency element
DPTUF6	BlkV.stVal	27B81	Undervoltage element for frequency element blocking
DPTUF6	Op.general	81D6T	Level 6 definite-time frequency element
DPTUF6	Str.general	81D6	Level 6 instantaneous frequency element

Table L.19 Logical Device: PRO (Protection) (Sheet 4 of 9)

Logical Node	Attribute	Data Source	Comment
FHzPFRC1	Op.general	81RFT	Fast rate-of-change-of-frequency element trip
FHzPFRC1	Str.general	81RFP	Fast rate-of-change-of-frequency element picked up
FLTRDRE1	RcdMade.stVal	FLREP	Event report present
FLTRDRE1	FltNum.stVal	FLRNUM	Event numbers
G51PTOC2	Op.general	51G1T	#1 Ground time-overcurrent element timed out
G51PTOC2	Str.general	51G1	#1 Ground time-overcurrent element picked up
G51PTOC3	Op.general	51G2T	#2 Ground time-overcurrent element timed out
G51PTOC3	Str.general	51G2	#2 Ground time-overcurrent element picked up
GFIIOC46	Op.general	50GF	Forward direction ground overcurrent threshold exceeded
GFRDIR3	Dir.dirGeneral	32GF?0:1	If direction is forward, value is 1, otherwise 0
GFRDIR3	Dir.general	32GF	Forward directional control for ground overcurrent elements
GPIOC10	Op.general	50G3	Level 3 ground instantaneous overcurrent element
GPIOC14	Op.general	50G4	Level 4 ground instantaneous overcurrent element
GPIOC18	Op.general	50G5	Level 5 ground instantaneous overcurrent element
GPIOC2	Op.general	50G1	Level 1 ground instantaneous overcurrent element
GPIOC22	Op.general	50G6	Level 6 ground instantaneous overcurrent element
GPIOC6	Op.general	50G2	Level 2 ground instantaneous overcurrent element
GRPIOC47	Op.general	50GR	Reverse direction ground overcurrent threshold exceeded
GRRDIR4	Dir.dirGeneral	32GR?0:2	If direction is reverse, value is 2, otherwise 0
GRRDIR4	Dir.general	32GR	Reverse directional control for ground overcurrent elements
HIFRDRE2	RcdMade.stVal	HIFLREP	High-impedance event report present
HIFRDRE2	FltNum.stVal	HIFLRNUM	High-impedance event numbers
HIZPHIZ2	Op.general	OREDHIF2	HIF detection
HIZPHIZ2	Op.phsA	HIF2_A	A-phase HIF detection
HIZPHIZ2	Op.phsB	HIF2_B	B-phase HIF detection
HIZPHIZ2	Op.phsC	HIF2_C	C-phase HIF detection
HIZPHIZ2	Str.general	OREDHIF2	HIF detection
HIZPHIZ3	Op.general	50GHIZA	Ground instantaneous overcurrent
HIZPHIZ3	Str.general	50GHIZ	Ground instantaneous overcurrent
INTPTUV23	Op.general	INT3P	Three-phase voltage interruption element
INTPTUV23	Op.phsA	INTA	A-phase voltage interruption element
INTPTUV23	Op.phsB	INTB	B-phase voltage interruption element
INTPTUV23	Op.phsC	INTC	C-phase voltage interruption element
INTPTUV23	Str.general	INT3P	Three-phase voltage interruption element
IPTOV44	Op.general	59I1T	Level 1 inverse overvoltage element trip
IPTOV44	Str.general	59I1	Level 1 inverse overvoltage element pickup
IPTOV45	Op.general	59I2T	Level 2 inverse overvoltage element trip
IPTOV45	Str.general	59I2	Level 2 inverse overvoltage element pickup
IPTOV46	Op.general	59I3T	Level 3 inverse overvoltage element trip
IPTOV46	Str.general	59I3	Level 3 inverse overvoltage element pickup
IPTOV47	Op.general	59I4T	Level 4 inverse overvoltage element trip

Table L.19 Logical Device: PRO (Protection) (Sheet 5 of 9)

Logical Node	Attribute	Data Source	Comment
IPTOV47	Str.general	59I4	Level 4 inverse overvoltage element pickup
IPTUV36	Op.General	27I1T	Level 1 inverse undervoltage element trip
IPTUV36	Str.General	27I1	Level 1 inverse undervoltage element pickup
IPTUV37	Op.General	27I2T	Level 2 inverse undervoltage element trip
IPTUV37	Str.General	27I2	Level 2 inverse undervoltage element pickup
IPTUV38	Op.General	27I3T	Level 3 inverse undervoltage element trip
IPTUV38	Str.General	27I3	Level 3 inverse undervoltage element pickup
IPTUV39	Op.General	27I4T	Level 4 inverse undervoltage element trip
IPTUV39	Str.General	27I4	Level 4 inverse undervoltage element pickup
LAPIOC41	Op.general	50LA	A-phase instantaneous overcurrent element for load detection
LBPIOC42	Op.general	50LB	B-phase instantaneous overcurrent element for load detection
LCPIOC43	Op.general	50LC	C-phase instantaneous overcurrent element for load detection
LOPPTUV1	Op.general	LOP	Internal loss-of-potential element
LOPPTUV1	Str.general	LOP	Internal loss-of-potential element
LPIOC40	Op.general	50L	Phase instantaneous overcurrent element for load detection
N51PTOC8	Op.general	51N1T	#1 Neutral time-overcurrent element timed out
N51PTOC8	Str.general	51N1	#1 Neutral time-overcurrent element picked up
N51PTOC9	Op.general	51N2T	#2 Neutral time-overcurrent element timed out
N51PTOC9	Str.general	51N2	#2 Neutral time-overcurrent element picked up
NPIOC12	Op.general	50N3	Level 3 neutral instantaneous overcurrent element
NPIOC16	Op.general	50N4	Level 4 neutral instantaneous overcurrent element
NPIOC20	Op.general	50N5	Level 5 neutral instantaneous overcurrent element
NPIOC24	Op.general	50N6	Level 6 neutral instantaneous overcurrent element
NPIOC4	Op.general	50N1	Level 1 neutral instantaneous overcurrent element
NPIOC8	Op.general	50N2	Level 2 neutral instantaneous overcurrent element
P51PTOC1	Op.general	51PT	Maximum-phase time-overcurrent element timed out
P51PTOC1	Str.general	51P	Maximum-phase time-overcurrent element picked up
P51VCPVOC2	Op.general	51VCT	Voltage-controlled phase time-overcurrent element timed out
P51VCPVOC2	Str.general	51VC	Voltage-controlled phase time-overcurrent element pickup
P51VRPVOC1	Op.General	51VRT	Voltage-restrained phase time-overcurrent element timed out
P51VRPVOC1	Str.General	51VR	Voltage-restrained phase time-overcurrent element pickup
PFRDIR5	Dir.dirGeneral	32PF?0:1	If direction is forward, value is 1, otherwise 0
PFRDIR5	Dir.general	32PF	Forward directional control for phase overcurrent elements
PH3PTOV10	Str.general	3P59Y	Three-phase overvoltage element, Y-terminal
PH3PTOV24	Str.general	3P59Z	Three-phase overvoltage element, Z-terminal
PH3PTUV11	Op.general	3P27Y	Three-phase undervoltage element, Y-terminal
PH3PTUV11	Str.general	3P27Y	Three-phase undervoltage element, Y-terminal
PH3PTUV21	Op.general	3P27Z	Three-phase undervoltage element, Z-terminal
PH3PTUV21	Str.general	3P27Z	Three-phase undervoltage element, Z-terminal
PPIOC1	Op.general	50P1	Level 1 phase instantaneous overcurrent element
PPIOC13	Op.general	50P4	Level 4 phase instantaneous overcurrent element

Table L.19 Logical Device: PRO (Protection) (Sheet 6 of 9)

Logical Node	Attribute	Data Source	Comment
PPIOC17	Op.general	50P5	Level 5 phase instantaneous overcurrent element
PPIOC21	Op.general	50P6	Level 6 phase instantaneous overcurrent element
PPIOC5	Op.general	50P2	Level 2 phase instantaneous overcurrent element
PPIOC9	Op.general	50P3	Level 3 phase instantaneous overcurrent element
PRRDIR6	Dir.dirGeneral	32PR?0:2	If direction is reverse, value is 2, otherwise 0
PRRDIR6	Dir.general	32PR	Reverse directional control for phase overcurrent elements
Q51PTOC4	Op.general	51QT	Negative-sequence time-overcurrent element timed out
Q51PTOC4	Str.general	51Q	Negative-sequence time-overcurrent element picked up
QFPIOC44	Op.general	50QF	Forward direction negative-sequence overcurrent threshold exceeded
QFRDIR1	Dir.dirGeneral	32QF?0:1	If direction is forward, value is 1, otherwise 0
QFRDIR1	Dir.general	32QF	Forward directional control for negative-sequence overcurrent elements
QPIOC11	Op.general	50Q3	Level 3 negative-sequence instantaneous overcurrent element
QPIOC15	Op.general	50Q4	Level 4 negative-sequence instantaneous overcurrent element
QPIOC19	Op.general	50Q5	Level 5 negative-sequence instantaneous overcurrent element
QPIOC23	Op.general	50Q6	Level 6 negative-sequence instantaneous overcurrent element
QPIOC3	Op.general	50Q1	Level 1 negative-sequence instantaneous overcurrent element
QPIOC7	Op.general	50Q2	Level 2 negative-sequence instantaneous overcurrent element
QRPIOC45	Op.general	50QR	Reverse direction negative-sequence overcurrent threshold exceeded
QRRDIR2	Dir.dirGeneral	32QR?0:2	If direction is reverse, value is 2, otherwise 0
QRRDIR2	Dir.general	32QR	Reverse directional control for negative-sequence overcurrent elements
SAGPTUV22	Op.general	SAG3P	Three-phase voltage SAG element
SAGPTUV22	Op.phsA	SAGA	A-phase voltage SAG element
SAGPTUV22	Op.phsB	SAGB	B-phase voltage SAG element
SAGPTUV22	Op.phsC	SAGC	C-phase voltage SAG element
SAGPTUV22	Str.general	SAG3P	Three-phase voltage SAG element
SWLPTOV29	Op.general	SW3P	Three-phase voltage swell element
SWLPTOV29	Op.phsA	SWA	A-phase voltage swell element
SWLPTOV29	Op.phsB	SWB	B-phase voltage swell element
SWLPTOV29	Op.phsC	SWC	C-phase voltage swell element
SWLPTOV29	Str.general	SW3P	Three-phase voltage swell element
TRIPPTRC1	Tr.general	TRIP3P	Three-phase trip logic output asserted
TRIPPTRC1	Tr.phsA	TRIPA	A-Phase trip logic output asserted
TRIPPTRC1	Tr.phsB	TRIPB	B-Phase trip logic output asserted
TRIPPTRC1	Tr.phsC	TRIPC	C-Phase trip logic output asserted
VSPPAM1	Op.general	78VSO	Vector shift element output
YABPTOV7	Str.general	59YAB1	AB-phase-to-phase overvoltage element, Y-terminal
YABPTUV8	Op.general	27YAB1	AB-phase-to-phase undervoltage element, Y-terminal
YABPTUV8	Str.general	27YAB1	AB-phase-to-phase undervoltage element, Y-terminal
YAPTOV1	Str.general	59YA1	#1 A-phase overvoltage element, Y-terminal
YAPTOV4	Str.general	59YA2	#2 A-phase overvoltage element, Y-terminal
YAPTOV30	Str.general	59YA3	#3 A-phase overvoltage element, Y-terminal

Table L.19 Logical Device: PRO (Protection) (Sheet 7 of 9)

Logical Node	Attribute	Data Source	Comment
YAPTOV33	Str.general	59YA4	#4 A-phase overvoltage element, Y-terminal
YAPTV2	Op.general	27YA1	#1 A-phase undervoltage element, Y-terminal
YAPTV2	Str.general	27YA1	#1 A-phase undervoltage element, Y-terminal
YAPTV5	Op.general	27YA2	#2 A-phase undervoltage element, Y-terminal
YAPTV5	Str.general	27YA2	#2 A-phase undervoltage element, Y-terminal
YAPTV24	Op.general	27YA3	#3 A-phase undervoltage element, Y-terminal
YAPTV24	Str.general	27YA3	#3 A-phase undervoltage element, Y-terminal
YAPTV27	Op.general	27YA4	#4 A-phase undervoltage element, Y-terminal
YAPTV27	Str.general	27YA4	#4 A-phase undervoltage element, Y-terminal
YBCPTOV8	Str.general	59YBC1	BC-phase-to-phase overvoltage element, Y-terminal
YBCPTUV9	Op.general	27YBC1	BC-phase-to-phase undervoltage element, Y-terminal
YBCPTUV9	Str.general	27YBC1	BC-phase-to-phase undervoltage element, Y-terminal
YBPTOV2	Str.general	59YB1	#1 B-phase overvoltage element, Y-terminal
YBPTOV5	Str.general	59YB2	#2 B-phase overvoltage element, Y-terminal
YBPTOV31	Str.general	59YB3	#3 B-phase overvoltage element, Y-terminal
YBPTOV34	Str.general	59YB4	#4 B-phase overvoltage element, Y-terminal
YBPTUV3	Op.general	27YB1	#1 B-phase undervoltage element, Y-terminal
YBPTUV3	Str.general	27YB1	#1 B-phase undervoltage element, Y-terminal
YBPTUV6	Op.general	27YB2	#2 B-phase undervoltage element, Y-terminal
YBPTUV6	Str.general	27YB2	#2 B-phase undervoltage element, Y-terminal
YBPTUV25	Op.general	27YB3	#3 B-phase undervoltage element, Y-terminal
YBPTUV25	Str.general	27YB3	#3 B-phase undervoltage element, Y-terminal
YBPTUV28	Op.general	27YB4	#4 B-phase undervoltage element, Y-terminal
YBPTUV28	Str.general	27YB4	#4 B-phase undervoltage element, Y-terminal
YCPTOV9	Str.general	59YCA1	CA-phase-to-phase overvoltage element, Y-terminal
YCPTUV10	Op.general	27YCA1	CA-phase-to-phase undervoltage element, Y-terminal
YCPTUV10	Str.general	27YCA1	CA-phase-to-phase undervoltage element, Y-terminal
YCPTOV3	Str.general	59YC1	#1 C-phase overvoltage element, Y-terminal
YCPTOV6	Str.general	59YC2	#2 C-phase overvoltage element, Y-terminal
YCPTOV32	Str.general	59YC3	#3 C-phase overvoltage element, Y-terminal
YCPTOV35	Str.general	59YC4	#4 C-phase overvoltage element, Y-terminal
YCPTUV4	Op.general	27YC1	#1 C-phase undervoltage element, Y-terminal
YCPTUV4	Str.general	27YC1	#1 C-phase undervoltage element, Y-terminal
YCPTUV7	Op.general	27YC2	#2 C-phase undervoltage element, Y-terminal
YCPTUV7	Str.general	27YC2	#2 C-phase undervoltage element, Y-terminal
YCPTUV26	Op.general	27YC3	#3 C-phase undervoltage element, Y-terminal
YCPTUV26	Str.general	27YC3	#3 C-phase undervoltage element, Y-terminal
YCPTUV29	Op.general	27YC4	#4 C-phase undervoltage element, Y-terminal
YCPTUV29	Str.general	27YC4	#4 C-phase undervoltage element, Y-terminal
YL1PTOV36	Str.general	59YL1	V1 voltage input overvoltage element, Y-terminal
YNPTOV12	Str.general	59YN1	#1 Zero-sequence overvoltage element, Y-terminal

Table L.19 Logical Device: PRO (Protection) (Sheet 8 of 9)

Logical Node	Attribute	Data Source	Comment
YNPTOV13	Str.general	59YN2	#2 Zero-sequence overvoltage element, Y-terminal
YQPTOV11	Str.general	59YQ1	Negative-sequence overvoltage element, Y-terminal
YVPTOV14	Str.general	59YV1	Positive-sequence overvoltage element, Y-terminal
ZABPTOV21	Str.general	59ZAB1	AB-phase-to-phase overvoltage element, Z-terminal
ZABPTUV18	Op.general	27ZAB1	AB-phase-to-phase undervoltage element, Z-terminal
ZABPTUV18	Str.general	27ZAB1	AB-phase-to-phase undervoltage element, Z-terminal
ZAPTOV15	Str.general	59ZA1	#1 A-phase overvoltage element, Z-terminal
ZAPTOV18	Str.general	59ZA2	#2 A-phase overvoltage element, Z-terminal
ZAPTOV37	Str.general	59ZA3	#3 A-phase overvoltage element, Z-terminal
ZAPTOV40	Str.general	59ZA4	#4 A-phase overvoltage element, Z-terminal
ZAPTUV12	Op.general	27ZA1	#1 A-phase undervoltage element, Z-terminal
ZAPTUV12	Str.general	27ZA1	#1 A-phase undervoltage element, Z-terminal
ZAPTUV15	Op.general	27ZA2	#2 A-phase undervoltage element, Z-terminal
ZAPTUV15	Str.general	27ZA2	#2 A-phase undervoltage element, Z-terminal
ZAPTUV30	Op.general	27ZA3	#3 A-phase undervoltage element, Z-terminal
ZAPTUV30	Str.general	27ZA3	#3 A-phase undervoltage element, Z-terminal
ZAPTUV33	Op.general	27ZA4	#4 A-phase undervoltage element, Z-terminal
ZAPTUV33	Str.general	27ZA4	#4 A-phase undervoltage element, Z-terminal
ZBCPTOV22	Str.general	59ZBC1	BC-phase-to-phase overvoltage element, Z-terminal
ZBCPTUV19	Op.general	27ZBC1	BC-phase-to-phase undervoltage element, Z-terminal
ZBCPTUV19	Str.general	27ZBC1	BC-phase-to-phase undervoltage element, Z-terminal
ZBPTOV16	Str.general	59ZB1	#1 B-phase overvoltage element, Z-terminal
ZBPTOV19	Str.general	59ZB2	#2 B-phase overvoltage element, Z-terminal
ZBPTOV38	Str.general	59ZB3	#3 B-phase overvoltage element, Z-terminal
ZBPTOV41	Str.general	59ZB4	#4 B-phase overvoltage element, Z-terminal
ZBPTUV13	Op.general	27ZB1	#1 B-phase undervoltage element, Z-terminal
ZBPTUV13	Str.general	27ZB1	#1 B-phase undervoltage element, Z-terminal
ZBPTUV16	Op.general	27ZB2	#2 B-phase undervoltage element, Z-terminal
ZBPTUV16	Str.general	27ZB2	#2 B-phase undervoltage element, Z-terminal
ZBPTUV31	Op.general	27ZB3	#3 B-phase undervoltage element, Z-terminal
ZBPTUV31	Str.general	27ZB3	#3 B-phase undervoltage element, Z-terminal
ZBPTUV34	Op.general	27ZB4	#4 B-phase undervoltage element, Z-terminal
ZBPTUV34	Str.general	27ZB4	#4 B-phase undervoltage element, Z-terminal
ZCAPTOV23	Str.general	59ZCA1	CA-phase-to-phase overvoltage element, Z-terminal
ZCAPTUV20	Op.general	27ZCA1	CA-phase-to-phase undervoltage element, Z-terminal
ZCAPTUV20	Str.general	27ZCA1	CA-phase-to-phase undervoltage element, Z-terminal
ZCPTOV17	Str.general	59ZC1	#1 C-phase overvoltage element, Z-terminal
ZCPTOV20	Str.general	59ZC2	#2 C-phase overvoltage element, Z-terminal
ZCPTOV39	Str.general	59ZC3	#3 C-phase overvoltage element, Z-terminal
ZCPTOV42	Str.general	59ZC4	#4 C-phase overvoltage element, Z-terminal
ZCPTUV14	Op.general	27ZC1	#1 C-phase undervoltage element, Z-terminal

Table L.19 Logical Device: PRO (Protection) (Sheet 9 of 9)

Logical Node	Attribute	Data Source	Comment
ZCPTUV14	Str.general	27ZC1	#1 C-phase undervoltage element, Z-terminal
ZCPTUV17	Op.general	27ZC2	#2 C-phase undervoltage element, Z-terminal
ZCPTUV17	Str.general	27ZC2	#2 C-phase undervoltage element, Z-terminal
ZCPTUV32	Op.general	27ZC3	#3 C-phase undervoltage element, Z-terminal
ZCPTUV32	Str.general	27ZC3	#3 C-phase undervoltage element, Z-terminal
ZCPTUV35	Op.general	27ZC4	#4 C-phase undervoltage element, Z-terminal
ZCPTUV35	Str.general	27ZC4	#4 C-phase undervoltage element, Z-terminal
ZL1PTOV43	Str.general	59ZL1	V1 voltage input overvoltage element, Z-terminal
ZNPTOV26	Str.general	59ZN1	Zero-sequence overvoltage element, Z-terminal
ZNPTOV27	Str.general	59ZN2	Zero-sequence overvoltage element, Z-terminal
ZQPTOV25	Str.general	59ZQ1	Negative-sequence overvoltage element, Z-terminal
ZVPTOV28	Str.general	59ZV1	Positive-sequence overvoltage elements, Z-terminal
Functional Constraint = MX			
FLTRFLO1	FltZ.instCVal.mag.f	0	Fault impedance not supported. Always set to 0.
FLTRFLO1	FltZ.instCVal.ang.f	0	Fault impedance not supported. Always set to 0.
FLTRFLO1	FltDiskm.instMag.f	FLOC	Fault location
FLTRFLO1	FltA.phsA.instCVal.mag.f	FIA	Phase A fault current in primary amperes
FLTRFLO1	FltA.phsB.instCVal.mag.f	FIB	Phase B fault current in primary amperes
FLTRFLO1	FltA.phsC.instCVal.mag.f	FIC	Phase C fault current in primary amperes
FLTRFLO1	FltA.res.instCVal.mag.f	FIG	Ground fault current in primary amperes
FLTRFLO1	FltA.nseq.instCVal.mag.f	FIQ	Negative-sequence fault current in primary amperes

^a Writing a 0 to BCWSWI1\$CO\$Pos\$Oper\$ctlVal, BCACSWI2\$CO\$Pos\$Oper\$ctlVal, BCBCSWI3\$CO\$Pos\$Oper\$ctlVal, or BCACSWI4\$CO\$Pos\$Oper\$ctlVal will cause OCn to assert, and writing any other value will cause CCn to assert (where n = 3, A, B, or C, respectively).

^b If breaker is closed, value = 10 (2). If breaker is opened, value = 01 (1).

Table L.20 shows the LNs associated with measuring elements, defined as Logical Device MET. See Appendix F: Relay Word Bits and Appendix G: Analog Quantities for descriptions.

Table L.20 Logical Device: MET (Measurement) (Sheet 1 of 4)

Logical Node	Attribute	Data Source	Comment
Functional Constraint = MX^a			
DCZBAT1	Vol.instMag.f	VBAT	Battery voltage level
METMDST1	DmdA.neut.instMag.f	INDEM	Demand, neutral current
METMDST1	DmdA.nseq.instMag.f	3I2DEM	Demand, negative-sequence current
METMDST1	DmdA.phsA.instMag.f	IADEM	Demand, phase A current
METMDST1	DmdA.phsB.instMag.f	IBDEM	Demand, phase B current
METMDST1	DmdA.phsC.instMag.f	ICDEM	Demand, phase C current
METMDST1	DmdA.res.instMag.f	IGDEM	Demand, residual current
METMDST1	DmdVArh.instMag.f	MVRH3O	Energy, reactive (MVARh), supply direction away from
METMDST1	DmdWh.instMag.f	MWH3O	Energy, real (MWh), supply direction away from
METMDST1	PkDmdA.neut.instMag.f	INPK	Peak demand, neutral current
METMDST1	PkDmdA.nseq.instMag.f	3I2PK	Peak demand, negative-sequence current

Table L.20 Logical Device: MET (Measurement) (Sheet 2 of 4)

Logical Node	Attribute	Data Source	Comment
METMDST1	PkDmdA.phsA.instMag.f	IAPK	Peak demand, phase A current
METMDST1	PkDmdA.phsB.instMag.f	IBPK	Peak demand, phase B current
METMDST1	PkDmdA.phsC.instMag.f	ICPK	Peak demand, phase C current
METMDST1	PkDmdA.res.instMag.f	IGPK	Peak demand, residual current
METMDST1	SupVArh.instMag.f	MVRH3I	Energy, reactive (MVArh), supply direction toward busbar
METMDST1	SupWh.instMag.f	MWH3I	Energy, real (MWh), supply direction toward busbar
METMMXU1	TotW.instMag.f	KW3	Three-phase real power
METMMXU1	TotVar.instMag.f	KVAR3	Three-phase reactive power
METMMXU1	TotVA.instMag.f	KVA3	Three-phase apparent power
METMMXU1	TotPF.instMag.f	PF3	Three-phase power factor
METMMXU1	A.phsA.instCVal.mag.f	IA	A-phase current magnitude
METMMXU1	A.phsA.instCVal.ang.f	IAFA	A-phase current angle
METMMXU1	A.phsB.instCVal.mag.f	IB	B-phase current magnitude
METMMXU1	A.phsB.instCVal.ang.f	IBFA	B-phase current angle
METMMXU1	A.phsC.instCVal.mag.f	IC	C-phase current magnitude
METMMXU1	A.phsC.instCVal.ang.f	ICFA	C-phase current angle
METMMXU1	A.res.instCVal.mag.f	IG	Residual current magnitude
METMMXU1	A.res.instCVal.ang.f	IGFA	Residual current angle
METMMXU1	A.neut.instCVal.mag.f	IN	Neutral current magnitude
METMMXU1	A.neut.instCVal.ang.f	INFA	Neutral current angle
METMMXU1	Hz.instMag.f	FREQ	Measured frequency
METMMXU1	PF.phsA.instCVal.mag.f	PFA	A-phase power factor
METMMXU1	PF.phsB.instCVal.mag.f	PFB	B-phase power factor
METMMXU1	PF.phsC.instCVal.mag.f	PFC	C-phase power factor
METMMXU1	PhV1.phsA.instCVal.mag.f	VAY	A-phase voltage magnitude, Y-terminals
METMMXU1	PhV1.phsA.instCVal.ang.f	VAYFA	A-phase voltage angle, Y-terminals
METMMXU1	PhV1.phsB.instCVal.mag.f	VBY	B-phase voltage magnitude, Y-terminals
METMMXU1	PhV1.phsB.instCVal.ang.f	VBYFA	B-phase voltage angle, Y-terminals
METMMXU1	PhV1.phsC.instCVal.mag.f	VCY	C-phase voltage magnitude, Y-terminals
METMMXU1	PhV1.phsC.instCVal.ang.f	VCYFA	C-phase voltage angle, Y-terminals
METMMXU1	PhV2.phsA.instCVal.mag.f	VAZ	A-phase voltage magnitude, Z-terminals
METMMXU1	PhV2.phsA.instCVal.ang.f	VAZFA	A-phase voltage angle, Z-terminals
METMMXU1	PhV2.phsB.instCVal.mag.f	VBZ	B-phase voltage magnitude, Z-terminals
METMMXU1	PhV2.phsB.instCVal.ang.f	VBZFA	B-phase voltage angle, Z-terminals
METMMXU1	PhV2.phsC.instCVal.mag.f	VCZ	C-phase voltage magnitude, Z-terminals
METMMXU1	PhV2.phsC.instCVal.ang.f	VCZFA	C-phase voltage angle, Z-terminals
METMMXU1	PPV1.phsAB.instCVal.mag.f	VABY	AB phase-phase voltage magnitude, Y-terminals
METMMXU1	PPV1.phsAB.instCVal.ang.f	VABYFA	AB phase-phase voltage angle, Y-terminals
METMMXU1	PPV1.phsBC.instCVal.mag.f	VBCY	BC phase-phase voltage magnitude, Y-terminals
METMMXU1	PPV1.phsBC.instCVal.ang.f	VBCYFA	BC phase-phase voltage angle, Y-terminals
METMMXU1	PPV1.phsCA.instCVal.mag.f	VCAY	CA phase-phase voltage magnitude, Y-terminals

Table L.20 Logical Device: MET (Measurement) (Sheet 3 of 4)

Logical Node	Attribute	Data Source	Comment
METMMXU1	PPV1.phsCA.instCVal.ang.f	VCAYFA	CA phase-phase voltage angle, Y-terminals
METMMXU1	PPV2.phsAB.instCVal.mag.f	VABZ	AB phase-phase voltage magnitude, Z-terminals
METMMXU1	PPV2.phsAB.instCVal.ang.f	VABZFA	AB phase-phase voltage angle, Z-terminals
METMMXU1	PPV2.phsBC.instCVal.mag.f	VBCZ	BC phase-phase voltage magnitude, Z-terminals
METMMXU1	PPV2.phsBC.instCVal.ang.f	VBCZFA	BC phase-phase voltage angle, Z-terminals
METMMXU1	PPV2.phsCA.instCVal.mag.f	VCAZ	CA phase-phase voltage magnitude, Z-terminals
METMMXU1	PPV2.phsCA.instCVal.ang.f	VCAZFA	CA phase-phase voltage angle, Z-terminals
METMMXU1	W.phsA.instCVal.mag.f	KWA	A-phase real power
METMMXU1	W.phsB.instCVal.mag.f	KWB	B-phase real power
METMMXU1	W.phsC.instCVal.mag.f	KWC	C-phase real power
METMMXU1	VA.phsA.instCVal.mag.f	KVAA	A-phase apparent power
METMMXU1	VA.phsB.instCVal.mag.f	KVAB	B-phase apparent power
METMMXU1	VA.phsC.instCVal.mag.f	KVAC	C-phase apparent power
METMMXU1	VAr.phsA.instCVal.mag.f	KVARA	A-phase reactive power
METMMXU1	VAr.phsB.instCVal.mag.f	KVARB	B-phase reactive power
METMMXU1	VAr.phsC.instCVal.mag.f	KVARC	C-phase reactive power
METMSQI1	SeqA.c1.instCVal.mag.f	I1	Positive-sequence current magnitude
METMSQI1	SeqA.c1.instCVal.ang.f	I1FA	Positive-sequence current angle
METMSQI1	SeqA.c2.instCVal.mag.f	3I2	Negative-sequence current magnitude
METMSQI1	SeqA.c2.instCVal.ang.f	3I2FA	Negative-sequence current angle
METMSQI1	SeqA.c3.instCVal.mag.f	3I0	Zero-sequence current magnitude
METMSQI1	SeqA.c3.instCVal.ang.f	3I0FA	Zero-sequence current angle
METMSQI1	SeqV1.c1.instCVal.mag.f	V1Y	Positive-sequence voltage magnitude, Y-terminals
METMSQI1	SeqV1.c1.instCVal.ang.f	V1YFA	Positive-sequence voltage angle, Y-terminals
METMSQI1	SeqV1.c2.instCVal.mag.f	V2Y	Negative-sequence voltage magnitude, Y-terminals
METMSQI1	SeqV1.c2.instCVal.ang.f	V2YFA	Negative-sequence voltage angle, Y-terminals
METMSQI1	SeqV1.c3.instCVal.mag.f	3V0Y	Zero-sequence voltage magnitude, Y-terminals
METMSQI1	SeqV1.c3.instCVal.ang.f	3V0YFA	Zero-sequence voltage angle, Y-terminals
METMSQI1	SeqV2.c1.instCVal.mag.f	V1Z	Positive-sequence voltage magnitude, Z-terminals
METMSQI1	SeqV2.c1.instCVal.ang.f	V1ZFA	Positive-sequence voltage angle, Z-terminals
METMSQI1	SeqV2.c2.instCVal.mag.f	V2Z	Negative-sequence voltage magnitude, Z-terminals
METMSQI1	SeqV2.c2.instCVal.ang.f	V2ZFA	Negative-sequence voltage angle, Z-terminals
METMSQI1	SeqV2.c3.instCVal.mag.f	3V0Z	Zero-sequence voltage magnitude, Z-terminals
METMSQI1	SeqV2.c3.instCVal.ang.f	3V0ZFA	Zero-sequence voltage angle, Z-terminals
METMSTA1	MaxA.phsA.instMag.f	IAMAX ^b	A-phase current, maximum magnitude
METMSTA1	MaxA.phsB.instMag.f	IBMAX ^b	B-phase current, maximum magnitude
METMSTA1	MaxA.phsC.instMag.f	ICMAX ^b	C-phase current, maximum magnitude
METMSTA1	MaxA.neut.instMag.f	INMAX ^b	Neutral current, maximum magnitude
METMSTA1	MaxA.res.instMag.f	IGMAX ^b	Residual current, maximum magnitude
METMSTA1	MinA.phsA.instMag.f	IAMIN ^b	A-phase current, minimum magnitude
METMSTA1	MinA.phsB.instMag.f	IBMIN ^b	B-phase current, minimum magnitude

Table L.20 Logical Device: MET (Measurement) (Sheet 4 of 4)

Logical Node	Attribute	Data Source	Comment
METMSTA1	MinA.phsC.instMag.f	ICMIN ^b	C-phase current, minimum magnitude
METMSTA1	MinA.neut.instMag.f	INMIN ^b	Neutral current, minimum magnitude
METMSTA1	MinA.res.instMag.f	IGMIN ^b	Residual current, minimum magnitude
METMSTA1	MaxPhV1.phsA.instMag.f	VAYMAX ^b	A-phase-to-neutral, voltage, Y-terminals, maximum magnitude
METMSTA1	MaxPhV1.phsB.instMag.f	VBYMAX ^b	B-phase-to-neutral, voltage, Y-terminals, maximum magnitude
METMSTA1	MaxPhV1.phsC.instMag.f	VCYMAX ^b	C-phase-to-neutral, voltage, Y-terminals, maximum magnitude
METMSTA1	MaxPhV2.phsA.instMag.f	VAZMAX ^b	A-phase-to-neutral, voltage, Z-terminals, maximum magnitude
METMSTA1	MaxPhV2.phsB.instMag.f	VBZMAX ^b	B-phase-to-neutral, voltage, Z-terminals, maximum magnitude
METMSTA1	MaxPhV2.phsC.instMag.f	VCZMAX ^b	C-phase-to-neutral, voltage, Z-terminals, maximum magnitude
METMSTA1	MinPhV1.phsA.instMag.f	VAYMIN ^b	A-phase-to-neutral, voltage, Y-terminals, minimum magnitude
METMSTA1	MinPhV1.phsB.instMag.f	VBYMIN ^b	B-phase-to-neutral, voltage, Y-terminals, minimum magnitude
METMSTA1	MinPhV1.phsC.instMag.f	VCYMIN ^b	C-phase-to-neutral, voltage, Y-terminals, minimum magnitude
METMSTA1	MinPhV2.phsA.instMag.f	VAZMIN ^b	A-phase-to-neutral, voltage, Z-terminals, minimum magnitude
METMSTA1	MinPhV2.phsB.instMag.f	VBZMIN ^b	B-phase-to-neutral, voltage, Z-terminals, minimum magnitude
METMSTA1	MinPhV2.phsC.instMag.f	VCZMIN ^b	C-phase-to-neutral, voltage, Z-terminals, minimum magnitude
METMSTA1	MaxVA.instMag.f	MVA3MAX ^b	Three-phase apparent power, maximum magnitude
METMSTA1	MinVA.instMag.f	MVA3MIN ^b	Three-phase apparent power, minimum magnitude
METMSTA1	AvW.instMag.f	MW3R	Three-phase average real power magnitude
METMSTA1	AvPhW.phsA.instCVal.mag.f	MWAR	A-phase average real power magnitude
METMSTA1	AvPhW.phsB.instCVal.mag.f	MWBR	B-phase average real power magnitude
METMSTA1	AvPhW.phsC.instCVal.mag.f	MWCR	C-phase average real power magnitude
METMSTA1	MaxW.instMag.f	MW3MAX ^b	Three-phase real power, maximum magnitude
METMSTA1	MinW.instMag.f	MW3MIN ^b	Three-phase real power, minimum magnitude
METMSTA1	MaxVAr.instMag.f	MVR3MAX ^b	Three-phase reactive power, maximum magnitude
METMSTA1	MinVAr.instMag.f	MVR3MIN ^b	Three-phase reactive power, minimum magnitude

^a MX values contain instantaneous attributes (instMag and instCVal), which are updated whenever the source updates and other attributes that are only updated when the source goes outside the points dead band (mag and cVal). Only the instantaneous values are shown in the table.

^b Minimum values that have been reset report the largest positive value possible.
Maximum values that have been reset report the largest negative value possible.

Table L.21 shows the LNs associated with control elements, defined as Logical Device CON. See Appendix F: Relay Word Bits for descriptions.

Table L.21 Logical Device: CON (Remote Control)

Logical Node	Status	Control	Relay Word Bit	Comment
RBGGIO1	SPCSO01.stVal–SPC-SO08.stVal	SPCSO01.Oper.ctlVal–SPC-SO08.Oper.ctlVal	RB01–RB08	Remote Bits (RB01–RB08)
RBGGIO2	SPCSO09.stVal–SPC-SO16.stVal	SPCSO09.Oper.ctlVal–SPC-SO16.Oper.ctlVal	RB09–RB16	Remote Bits (RB09–RB16)
RBGGIO3	SPCSO17.stVal–SPC-SO24.stVal	SPCSO17.Oper.ctlVal–SPC-SO24.Oper.ctlVal	RB17–RB24	Remote Bits (RB17–RB24)
RBGGIO4	SPCSO25.stVal–SPC-SO32.stVal	SPCSO25.Oper.ctlVal–SPC-SO32.Oper.ctlVal	RB25–RB32	Remote Bits (RB25–RB32)

Table L.22 shows the LNs associated with the annunciation element, defined as Logical Device ANN. See Appendix F: Relay Word Bits and Appendix G: Analog Quantities for descriptions.

Table L.22 Logical Device: ANN (Annunciation) (Sheet 1 of 5)

Logical Node	Attribute	Data Source	Comment
Functional Constraint = ST			
ALMGGIO8	Ind01.stVal	HALARM	Indication of a diagnostic failure or warning that warrants an ALARM
ALMGGIO8	Ind02.stVal	HALARML	Latches in for relay diagnostic failures
ALMGGIO8	Ind03.stVal	HALARMP	Pulses for five seconds when a warning diagnostic condition occurs
ALMGGIO8	Ind04.stVal	HALARMA	Pulses for five seconds per minute until reset when a hardware diagnostic warning occurs
ALMGGIO8	Ind07.stVal	ACCESS	Asserted while any user is logged in at Access Level B or higher
ALMGGIO8	Ind08.stVal	SALARM	Indication of software or user activity that warrants an ALARM
ALMGGIO8	Ind09.stVal	BADPASS	Pulses for approximately one second whenever a user enters three successive bad passwords in an SEL ASCII terminal session or web session
ALMGGIO8	Ind10.stVal	CHGPASS	Pulses for approximately one second whenever a password changes
ALMGGIO8	Ind11.stVal	SETCHG	Pulses for approximately one second whenever settings are changed
ALMGGIO8	Ind13.stVal	ACCESSP	Pulses for approximately one second when any user increases their access level to B or higher
ALMGGIO8	Ind14.stVal	PASNVAL	Pulses for approximately one second when an incorrect password is entered when attempting to enter Access Level B or higher, or when changing passwords
BATGGIO24	Ind01.stVal	CHRGG	Battery is charging
BATGGIO24	Ind02.stVal	DISCHG	Battery is discharging
BATGGIO24	Ind03.stVal	DTFAIL	Battery failed discharge test
BATGGIO24	Ind04.stVal	BTFAIL	Battery failure
BATGGIO24	Ind05.stVal	TOSLP	To Sleep—asserts for last minute of control operation on battery power
BATGGIO24	Ind06.stVal	PWR_SRC1	Recloser control power supply is operating from external power source
BATGGIO24	Ind07.stVal	TCCAP	Recloser interface trip and close capacitor fully charged
BATGGIO24	Ind08.stVal	DISTST	Asserted when battery discharge test is in progress
BKGGIO26	Ind01.stVal	52AA	A-phase breaker status
BKGGIO26	Ind02.stVal	52AB	B-phase breaker status
BKGGIO26	Ind03.stVal	52AC	C-phase breaker status
BKGGIO26	Ind04.stVal	52A3P	Three-phase breaker status
BKGGIO26	Ind05.stVal	SPOA	A-phase single pole open
BKGGIO26	Ind06.stVal	SPOB	B-phase single pole open
BKGGIO26	Ind07.stVal	SPOC	C-phase single pole open
BKGGIO26	Ind08.stVal	SPO	Any phase single pole open
BKGGIO26	Ind09.stVal	3PO	Three-phase pole open
ETHGGIO23	Ind01.stVal	P5ASEL	Asserted when Port 5A is active
ETHGGIO23	Ind02.stVal	LINK5A	Asserted when a valid link is detected on Port 5A

Table L.22 Logical Device: ANN (Annunciation) (Sheet 2 of 5)

Logical Node	Attribute	Data Source	Comment
ETHGGIO23	Ind03.stVal	P5BSEL	Asserted when Port 5B is active
ETHGGIO23	Ind04.stVal	LINK5B	Asserted when a valid link is detected on Port 5B
ETHGGIO23	Ind05.stVal	LNKFAIL	Asserted when a valid link is not detected on the active port(s)
H2BLKGGO27	Ind03.stVal	HBL2AT	A-phase second-harmonic element timed out
H2BLKGGO27	Ind02.stVal	HBL2BT	B-phase second-harmonic element timed out
H2BLKGGO27	Ind01.stVal	HBL2CT	C-Phase second-harmonic element timed out
H2BLKGGO27	Ind04.stVal	HBL2T	One or more phase second-harmonic elements timed out
IN1GGIO1	Ind01.stVal	IN101	Optoisolated input IN101 asserted
IN1GGIO1	Ind02.stVal	IN102	Optoisolated input IN102 asserted
IN1GGIO1	Ind03.stVal	IN103	Optoisolated input IN103 asserted
IN1GGIO1	Ind04.stVal	IN104	Optoisolated input IN104 asserted
IN1GGIO1	Ind05.stVal	IN105	Optoisolated input IN105 asserted
IN1GGIO1	Ind06.stVal	IN106	Optoisolated input IN106 asserted
IN1GGIO1	Ind07.stVal	IN107	Optoisolated input IN107 asserted
IN2GGIO2	Ind01.stVal	IN201	Optoisolated input IN201 asserted
IN2GGIO2	Ind02.stVal	IN202	Optoisolated input IN202 asserted
IN2GGIO2	Ind03.stVal	IN203	Optoisolated input IN203 asserted
IN2GGIO2	Ind04.stVal	IN204	Optoisolated input IN204 asserted
IN2GGIO2	Ind05.stVal	IN205	Optoisolated input IN205 asserted
IN2GGIO2	Ind06.stVal	IN206	Optoisolated input IN206 asserted
LBGGIO17	Ind01.stVal	LB01	Local Bit 1 asserted
LBGGIO17	Ind02.stVal–Ind32.stVal	LB02–LB32	Local Bit 2–32 asserted
MBOKGGIO13	Ind01.stVal	ROKA	Received MIRRORED BITS data OK, Channel A
MBOKGGIO13	Ind02.stVal	RBADA	MIRRORED BITS channel A outage duration over threshold
MBOKGGIO13	Ind03.stVal	CBADA	MIRRORED BITS channel A unavailability over threshold
MBOKGGIO13	Ind04.stVal	LBOKA	Loop back MIRRORED BITS data OK, Channel A
MBOKGGIO13	Ind05.stVal	ROKB	Received MIRRORED BITS data OK, Channel B
MBOKGGIO13	Ind06.stVal	RBADB	MIRRORED BITS channel B outage duration over threshold
MBOKGGIO13	Ind07.stVal	CBADB	MIRRORED BITS channel B unavailability over threshold
MBOKGGIO13	Ind08.stVal	LBOKB	Loop back MIRRORED BITS data OK, Channel B
MVGGIO28	AnIn01.instMag.f	MV01	Math variable 1
MVGGIO28	AnIn02.instMag.f–AnIn64.instMag.f	MV02–MV64	Math variable 2–64
OUT1GGIO3	Ind01.stVal	OUT101	Output contact OUT101 asserted
OUT1GGIO3	Ind02.stVal	OUT102	Output contact OUT102 asserted
OUT1GGIO3	Ind03.stVal	OUT103	Output contact OUT103 asserted
OUT1GGIO3	Ind04.stVal	OUT104	Output contact OUT104 asserted
OUT1GGIO3	Ind05.stVal	OUT105	Output contact OUT105 asserted
OUT1GGIO3	Ind06.stVal	OUT106	Output contact OUT106 asserted
OUT1GGIO3	Ind07.stVal	OUT107	Output contact OUT107 asserted
OUT1GGIO3	Ind08.stVal	OUT108	Output contact OUT108 asserted

Table L.22 Logical Device: ANN (Annunciation) (Sheet 3 of 5)

Logical Node	Attribute	Data Source	Comment
OUT2GGIO4	Ind01.stVal	OUT201	Output contact OUT201 asserted
OUT2GGIO4	Ind02.stVal	OUT202	Output contact OUT202 asserted
PBGGIO22	Ind01.stVal	PB01_LED	Operator control pushbutton LED 1
PBGGIO22	Ind02.stVal	PB02_LED	Operator control pushbutton LED 2
PBGGIO22	Ind03.stVal	PB03_LED	Operator control pushbutton LED 3
PBGGIO22	Ind04.stVal	PB04_LED	Operator control pushbutton LED 4
PBGGIO22	Ind05.stVal	PB05_LED	Operator control pushbutton LED 5
PBGGIO22	Ind06.stVal	PB06_LED	Operator control pushbutton LED 6
PBGGIO22	Ind07.stVal	PB07_LED	Operator control pushbutton LED 7
PBGGIO22	Ind08.stVal	PB08_LED	Operator control pushbutton LED 8
PBGGIO22	Ind09.stVal	PB09_LED	Operator control pushbutton LED 9
PBGGIO22	Ind10.stVal	PB10_LED	Operator control pushbutton LED 10
PBGGIO22	Ind11.stVal	PB11_LED	Operator control pushbutton LED 11
PBGGIO22	Ind12.stVal	PB12_LED	Operator control pushbutton LED 12
RC3GGIO18	Ind01.stVal	79RS3P	Reclosing relay in the Reset State
RC3GGIO18	Ind02.stVal	79CY3P	Reclosing relay in the Reclose Cycle State
RC3GGIO18	Ind03.stVal	79LO3P	Reclosing relay in the Lockout State
RC3GGIO18	Ind04.stVal	SH03P	Reclosing relay shot counter = 0
RC3GGIO18	Ind05.stVal	SH13P	Reclosing relay shot counter = 1
RC3GGIO18	Ind06.stVal	SH23P	Reclosing relay shot counter = 2
RC3GGIO18	Ind07.stVal	SH33P	Reclosing relay shot counter = 3
RC3GGIO18	Ind08.stVal	SH43P	Reclosing relay shot counter = 4
RCAGGIO19	Ind01.stVal	79RSA	A-phase reclosing relay in the Reset State
RCAGGIO19	Ind02.stVal	79CYA	A-phase reclosing relay in the Reclose Cycle State
RCAGGIO19	Ind03.stVal	79LOA	A-phase reclosing relay in the Lockout State
RCAGGIO19	Ind04.stVal	SH0A	A-phase reclosing relay shot counter = 0
RCAGGIO19	Ind05.stVal	SH1A	A-phase reclosing relay shot counter = 1
RCAGGIO19	Ind06.stVal	SH2A	A-phase reclosing relay shot counter = 2
RCAGGIO19	Ind07.stVal	SH3A	A-phase reclosing relay shot counter = 3
RCAGGIO19	Ind08.stVal	SH4A	A-phase reclosing relay shot counter = 4
RCBGGIO20	Ind01.stVal	79RSB	B-phase reclosing relay in the Reset State
RCBGGIO20	Ind02.stVal	79CYB	B-phase reclosing relay in the Reclose Cycle State
RCBGGIO20	Ind03.stVal	79LOB	B-phase reclosing relay in the Lockout State
RCBGGIO20	Ind04.stVal	SH0B	B-phase reclosing relay shot counter = 0
RCBGGIO20	Ind05.stVal	SH1B	B-phase reclosing relay shot counter = 1
RCBGGIO20	Ind06.stVal	SH2B	B-phase reclosing relay shot counter = 2
RCBGGIO20	Ind07.stVal	SH3B	B-phase reclosing relay shot counter = 3
RCBGGIO20	Ind08.stVal	SH4B	B-phase reclosing relay shot counter = 4
RCCGGIO21	Ind01.stVal	79RSC	C-phase reclosing relay in the Reset State
RCCGGIO21	Ind02.stVal	79CYC	C-phase reclosing relay in the Reclose Cycle State
RCCGGIO21	Ind03.stVal	79LOC	C-phase reclosing relay in the Lockout State

Table L.22 Logical Device: ANN (Annunciation) (Sheet 4 of 5)

Logical Node	Attribute	Data Source	Comment
RCCGGIO21	Ind04.stVal	SH0C	C-phase reclosing relay shot counter = 0
RCCGGIO21	Ind05.stVal	SH1C	C-phase reclosing relay shot counter = 1
RCCGGIO21	Ind06.stVal	SH2C	C-phase reclosing relay shot counter = 2
RCCGGIO21	Ind07.stVal	SH3C	C-phase reclosing relay shot counter = 3
RCCGGIO21	Ind08.stVal	SH4C	C-phase reclosing relay shot counter = 4
RMBAGGIO9	Ind01.stVal	RMB1A	Channel A received MIRRORED BIT 1
RMBAGGIO9	Ind02.stVal	RMB2A	Channel A received MIRRORED BIT 2
RMBAGGIO9	Ind03.stVal	RMB3A	Channel A received MIRRORED BIT 3
RMBAGGIO9	Ind04.stVal	RMB4A	Channel A received MIRRORED BIT 4
RMBAGGIO9	Ind05.stVal	RMB5A	Channel A received MIRRORED BIT 5
RMBAGGIO9	Ind06.stVal	RMB6A	Channel A received MIRRORED BIT 6
RMBAGGIO9	Ind07.stVal	RMB7A	Channel A received MIRRORED BIT 7
RMBAGGIO9	Ind08.stVal	RMB8A	Channel A received MIRRORED BIT 8
RMBBGGIO11	Ind01.stVal	RMB1B	Channel B received MIRRORED BIT 1
RMBBGGIO11	Ind02.stVal	RMB2B	Channel B received MIRRORED BIT 2
RMBBGGIO11	Ind03.stVal	RMB3B	Channel B received MIRRORED BIT 3
RMBBGGIO11	Ind04.stVal	RMB4B	Channel B received MIRRORED BIT 4
RMBBGGIO11	Ind05.stVal	RMB5B	Channel B received MIRRORED BIT 5
RMBBGGIO11	Ind06.stVal	RMB6B	Channel B received MIRRORED BIT 6
RMBBGGIO11	Ind07.stVal	RMB7B	Channel B received MIRRORED BIT 7
RMBBGGIO11	Ind08.stVal	RMB8B	Channel B received MIRRORED BIT 8
SCGGIO25	IntIn01.stVal.instMag.f	SC01	SELOGIC counter 1
SCGGIO25	IntIn02.stVal.instMag.f	SC02	SELOGIC counter 2
SCGGIO25	IntIn03.stVal.instMag.f	SC03	SELOGIC counter 3
SCGGIO25	IntIn04.stVal.instMag.f	SC04	SELOGIC counter 4
SCGGIO25	IntIn05.stVal.instMag.f	SC05	SELOGIC counter 5
SCGGIO25	IntIn06.stVal.instMag.f	SC06	SELOGIC counter 6
SCGGIO25	IntIn07.stVal.instMag.f	SC07	SELOGIC counter 7
SCGGIO25	IntIn08.stVal.instMag.f	SC08	SELOGIC counter 8
SCGGIO25	IntIn09.stVal.instMag.f	SC09	SELOGIC counter 9
SCGGIO25	IntIn10.stVal.instMag.f	SC10	SELOGIC counter 10
SCGGIO25	IntIn11.stVal.instMag.f	SC11	SELOGIC counter 11
SCGGIO25	IntIn12.stVal.instMag.f	SC12	SELOGIC counter 12
SCGGIO25	IntIn13.stVal.instMag.f	SC13	SELOGIC counter 13
SCGGIO25	IntIn14.stVal.instMag.f	SC14	SELOGIC counter 14
SCGGIO25	IntIn15.stVal.instMag.f	SC15	SELOGIC counter 15
SCGGIO25	IntIn16.stVal.instMag.f	SC16	SELOGIC counter 16
SGGGIO16	Ind01.stVal	SG1	Setting group indication, group 1
SGGGIO16	Ind02.stVal	SG2	Setting group indication, group 2
SGGGIO16	Ind03.stVal	SG3	Setting group indication, group 3
SGGGIO16	Ind04.stVal	SG4	Setting group indication, group 4

Table L.22 Logical Device: ANN (Annunciation) (Sheet 5 of 5)

Logical Node	Attribute	Data Source	Comment
SGGGIO16	Ind05.stVal	SG5	Setting group indication, group 5
SGGGIO16	Ind06.stVal	SG6	Setting group indication, group 6
SGGGIO16	Ind07.stVal	SG7	Setting group indication, group 7
SGGGIO16	Ind08.stVal	SG8	Setting group indication, group 8
SGGGIO16	Ind09.stVal	GRPSW	Group switch indication
SVGGIO5	Ind01.stVal	SV01	SELOGIC Variable 1
SVGGIO5	Ind02.stVal–Ind64.stVal	SV02–SV64	SELOGIC Variable 2–64
SVTGGIO6	Ind01.stVal	SV01T	SELOGIC Variable SV01 timer output asserted
SVTGGIO6	Ind02.stVal–Ind64.stVal	SV02T–SV64T	SELOGIC Variable SV02–64 timer output asserted
TLEDGGIO14	Ind01.stVal	TLED_01	Target LEDs 01
TLEDGGIO14	Ind02.stVal–Ind24.stVal	TLED_02–TLED_24	Target LEDs 02–24
TLEDGGIO14	Ind25.stVal	TRIPLED	Trip target LED
TLEDGGIO14	Ind26.stVal	EN	Enabled LED
TMBAGGIO10	Ind01.stVal	TMB1A	Channel A transmitted MIRRORED BIT 1
TMBAGGIO10	Ind02.stVal	TMB2A	Channel A transmitted MIRRORED BIT 2
TMBAGGIO10	Ind03.stVal	TMB3A	Channel A transmitted MIRRORED BIT 3
TMBAGGIO10	Ind04.stVal	TMB4A	Channel A transmitted MIRRORED BIT 4
TMBAGGIO10	Ind05.stVal	TMB5A	Channel A transmitted MIRRORED BIT 5
TMBAGGIO10	Ind06.stVal	TMB6A	Channel A transmitted MIRRORED BIT 6
TMBAGGIO10	Ind07.stVal	TMB7A	Channel A transmitted MIRRORED BIT 7
TMBAGGIO10	Ind08.stVal	TMB8A	Channel A transmitted MIRRORED BIT 8
TMBBGGIO12	Ind01.stVal	TMB1B	Channel B transmitted MIRRORED BIT 1
TMBBGGIO12	Ind02.stVal	TMB2B	Channel B transmitted MIRRORED BIT 2
TMBBGGIO12	Ind03.stVal	TMB3B	Channel B transmitted MIRRORED BIT 3
TMBBGGIO12	Ind04.stVal	TMB4B	Channel B transmitted MIRRORED BIT 4
TMBBGGIO12	Ind05.stVal	TMB5B	Channel B transmitted MIRRORED BIT 5
TMBBGGIO12	Ind06.stVal	TMB6B	Channel B transmitted MIRRORED BIT 6
TMBBGGIO12	Ind07.stVal	TMB7B	Channel B transmitted MIRRORED BIT 7
TMBBGGIO12	Ind08.stVal	TMB8B	Channel B transmitted MIRRORED BIT 8
VBGGIO15	Ind001.stVal	VB001 ^a	Virtual Bit 001
VBGGIO15	Ind002.stVal–Ind128.stVal	VB002–VB128 ^a	Virtual Bit 002–128

^a Virtual bits retain state until overwritten or device is restarted.*Table L.23 shows the LNs associated with the configuration element, defined as Logical Device CFG.***Table L.23 Logical Device: CFG (Configuration)**

Logical Node	Attribute	Data Source	Comment
Functional Constraint = DC			
DevIDLPHD1	PhyNam.serNum	SERNUM	Relay serial number (string format)
LLN0	NamPlt.swRev	FID	Firmware revision

Table L.24 shows the LNs in alphabetical order of their corresponding Relay Word Bits to facilitate modification of the ICD file.

Table L.24 Logical Nodes by Data Source Names (Sheet 1 of 12)

Data Source	Logical Device	Logical Node	Attribute	Comment
27B81	PRO	DPTOF1	BlkV.stVal	Undervoltage element for frequency element blocking
27B81	PRO	DPTOF2	BlkV.stVal	Undervoltage element for frequency element blocking
27B81	PRO	DPTOF3	BlkV.stVal	Undervoltage element for frequency element blocking
27B81	PRO	DPTOF4	BlkV.stVal	Undervoltage element for frequency element blocking
27B81	PRO	DPTOF5	BlkV.stVal	Undervoltage element for frequency element blocking
27B81	PRO	DPTOF6	BlkV.stVal	Undervoltage element for frequency element blocking
27B81	PRO	DPTUF1	BlkV.stVal	Undervoltage element for frequency element blocking
27B81	PRO	DPTUF2	BlkV.stVal	Undervoltage element for frequency element blocking
27B81	PRO	DPTUF3	BlkV.stVal	Undervoltage element for frequency element blocking
27B81	PRO	DPTUF4	BlkV.stVal	Undervoltage element for frequency element blocking
27B81	PRO	DPTUF5	BlkV.stVal	Undervoltage element for frequency element blocking
27B81	PRO	DPTUF6	BlkV.stVal	Undervoltage element for frequency element blocking
27I1	PRO	IPTUV36	Str.General	Level 1 inverse undervoltage element pickup
27I1T	PRO	IPTUV36	Op.General	Level 1 inverse undervoltage element trip
27I2	PRO	IPTUV37	Str.General	Level 2 inverse undervoltage element pickup
27I2T	PRO	IPTUV37	Op.General	Level 2 inverse undervoltage element trip
27I3	PRO	IPTUV38	Str.General	Level 3 inverse undervoltage element pickup
27I3T	PRO	IPTUV38	Op.General	Level 3 inverse undervoltage element trip
27I4	PRO	IPTUV39	Str.General	Level 4 inverse undervoltage element pickup
27I4T	PRO	IPTUV39	Op.General	Level 4 inverse undervoltage element trip
27YA1	PRO	YAPTV2	Op.general	#1 A-phase undervoltage element, Y-terminal
27YA1	PRO	YAPTV2	Str.general	#1 A-phase undervoltage element, Y-terminal
27YA2	PRO	YAPTV5	Op.general	#2 A-phase undervoltage element, Y-terminal
27YA2	PRO	YAPTV5	Str.general	#2 A-phase undervoltage element, Y-terminal
27YAB1	PRO	YABPTUV8	Op.general	AB-phase-to-phase undervoltage element, Y-terminal
27YAB1	PRO	YABPTUV8	Str.general	AB-phase-to-phase undervoltage element, Y-terminal
27YB1	PRO	YBPTUV3	Op.general	#1 B-phase undervoltage element, Y-terminal
27YB1	PRO	YBPTUV3	Str.general	#1 B-phase undervoltage element, Y-terminal
27YB2	PRO	YBPTUV6	Op.general	#2 B-phase undervoltage element, Y-terminal
27YB2	PRO	YBPTUV6	Str.general	#2 B-phase undervoltage element, Y-terminal
27YBC1	PRO	YBCPTUV9	Op.general	BC-phase-to-phase undervoltage element, Y-terminal
27YBC1	PRO	YBCPTUV9	Str.general	BC-phase-to-phase undervoltage element, Y-terminal
27YC1	PRO	YCPPTUV4	Op.general	#1 C-phase undervoltage element, Y-terminal
27YC1	PRO	YCPPTUV4	Str.general	#1 C-phase undervoltage element, Y-terminal
27YC2	PRO	YCPPTUV7	Op.general	#2 C-phase undervoltage element, Y-terminal
27YC2	PRO	YCPPTUV7	Str.general	#2 C-phase undervoltage element, Y-terminal
27YCA1	PRO	YCAPTUV10	Op.general	CA-phase-to-phase undervoltage element, Y-terminal
27YCA1	PRO	YCAPTUV10	Str.general	CA-phase-to-phase undervoltage element, Y-terminal

Table L.24 Logical Nodes by Data Source Names (Sheet 2 of 12)

Data Source	Logical Device	Logical Node	Attribute	Comment
27ZA1	PRO	ZAPTVU12	Op.general	#1 A-phase undervoltage element, Z-terminal
27ZA1	PRO	ZAPTVU12	Str.general	#1 A-phase undervoltage element, Z-terminal
27ZA2	PRO	ZAPTVU15	Op.general	#2 A-phase undervoltage element, Z-terminal
27ZA2	PRO	ZAPTVU15	Str.general	#2 A-phase undervoltage element, Z-terminal
27ZAB1	PRO	ZABPTUV18	Op.general	AB-phase-to-phase undervoltage element, Z-terminal
27ZAB1	PRO	ZABPTUV18	Str.general	AB-phase-to-phase undervoltage element, Z-terminal
27ZB1	PRO	ZBPTUV13	Op.general	#1 B-phase undervoltage element, Z-terminal
27ZB1	PRO	ZBPTUV13	Str.general	#1 B-phase undervoltage element, Z-terminal
27ZB2	PRO	ZBPTUV16	Op.general	#2 B-phase undervoltage element, Z-terminal
27ZB2	PRO	ZBPTUV16	Str.general	#2 B-phase undervoltage element, Z-terminal
27ZBC1	PRO	ZBCPTUV19	Op.general	BC-phase-to-phase undervoltage element, Z-terminal
27ZBC1	PRO	ZBCPTUV19	Str.general	BC-phase-to-phase undervoltage element, Z-terminal
27ZC1	PRO	ZCPTUV14	Op.general	#1 C-phase undervoltage element, Z-terminal
27ZC1	PRO	ZCPTUV14	Str.general	#1 C-phase undervoltage element, Z-terminal
27ZC2	PRO	ZCPTUV17	Op.general	#2 C-phase undervoltage element, Z-terminal
27ZC2	PRO	ZCPTUV17	Str.general	#2 C-phase undervoltage element, Z-terminal
27ZCA1	PRO	ZCAPTUV20	Op.general	CA-phase-to-phase undervoltage element, Z-terminal
27ZCA1	PRO	ZCAPTUV20	Str.general	CA-phase-to-phase undervoltage element, Z-terminal
32GF	PRO	GFRDIR3	Dir.general	Forward directional control for ground overcurrent elements
32GF?0:1	PRO	GFRDIR3	Dir.dirGeneral	If Direction is Forward, value is 1, otherwise 0
32GR	PRO	GRRDIR4	Dir.general	Reverse directional control for ground overcurrent elements
32GR?0:2	PRO	GRRDIR4	Dir.dirGeneral	If direction is reverse, value is 2, otherwise 0
32PF	PRO	PFRDIR5	Dir.general	Forward directional control for phase overcurrent elements
32PF?0:1	PRO	PFRDIR5	Dir.dirGeneral	If direction is forward, value is 1, otherwise 0
32PR	PRO	PRRDIR6	Dir.general	Reverse directional control for phase overcurrent elements
32PR?0:2	PRO	PRRDIR6	Dir.dirGeneral	If direction is reverse, value is 2, otherwise 0
32QF	PRO	QFRDIR1	Dir.general	Forward directional control for negative-sequence overcurrent elements
32QF?0:1	PRO	QFRDIR1	Dir.dirGeneral	If direction is forward, value is 1, otherwise 0
32QR	PRO	QRRDIR2	Dir.general	Reverse directional control for negative-sequence overcurrent elements
32QR?0:2	PRO	QRRDIR2	Dir.dirGeneral	If direction is reverse, value is 2, otherwise 0
3P27Y	PRO	PH3PTUV11	Op.general	Three-phase undervoltage element, Y-terminal
3P27Y	PRO	PH3PTUV11	Str.general	Three-phase undervoltage element, Y-terminal
3P27Z	PRO	PH3PTUV21	Op.general	Three-phase undervoltage element, Z-terminal
3P27Z	PRO	PH3PTUV21	Str.general	Three-phase undervoltage element, Z-terminal
3P59Y	PRO	PH3PTOV10	Str.general	Three-phase overvoltage element, Y-terminal
3P59Z	PRO	PH3PTOV24	Str.general	Three-phase overvoltage element, Z-terminal
3PO	ANN	BKGIO26	Ind09.stVal	Three-phase pole open
3PO?2:1	PRO	BCCSWI1	Pos.stVal	Three pole open, value is 1 if open, 2 if closed
50A	PRO	APIOC37	Op.general	A-phase instantaneous overcurrent element

Table L.24 Logical Nodes by Data Source Names (Sheet 3 of 12)

Data Source	Logical Device	Logical Node	Attribute	Comment
50A1	PRO	APIOC25	Op.general	Level 1 A-phase instantaneous overcurrent element
50A2	PRO	APIOC28	Op.general	Level 2 A-phase instantaneous overcurrent element
50A3	PRO	APIOC31	Op.general	Level 3 A-phase instantaneous overcurrent element
50A4	PRO	APIOC34	Op.general	Level 4 A-phase instantaneous overcurrent element
50B	PRO	BPIOC38	Op.general	B-phase instantaneous overcurrent element
50B1	PRO	BPIOC26	Op.general	Level 1 B-phase instantaneous overcurrent element
50B2	PRO	BPIOC29	Op.general	Level 2 B-phase instantaneous overcurrent element
50B3	PRO	BPIOC32	Op.general	Level 3 B-phase instantaneous overcurrent element
50B4	PRO	BPIOC35	Op.general	Level 4 B-phase instantaneous overcurrent element
50C	PRO	CPIOC39	Op.general	C-phase instantaneous overcurrent element
50C1	PRO	CPIOC27	Op.general	Level 1 C-phase instantaneous overcurrent element
50C2	PRO	CPIOC30	Op.general	Level 2 C-phase instantaneous overcurrent element
50C3	PRO	CPIOC33	Op.general	Level 3 C-phase instantaneous overcurrent element
50C4	PRO	CPIOC36	Op.general	Level 4 C-phase instantaneous overcurrent element
50G1	PRO	GPIOC2	Op.general	Level 1 ground instantaneous overcurrent element
50G2	PRO	GPIOC6	Op.general	Level 2 ground instantaneous overcurrent element
50G3	PRO	GPIOC10	Op.general	Level 3 ground instantaneous overcurrent element
50G4	PRO	GPIOC14	Op.general	Level 4 ground instantaneous overcurrent element
50G5	PRO	GPIOC18	Op.general	Level 5 ground instantaneous overcurrent element
50G6	PRO	GPIOC22	Op.general	Level 6 ground instantaneous overcurrent element
50GF	PRO	GFPIOC46	Op.general	Forward direction ground overcurrent threshold exceeded
50GHIZ	PRO	HIZPHIZ3	Str.general	Ground instantaneous overcurrent
50GHIZA	PRO	HIZPHIZ3	Op.general	Ground instantaneous overcurrent
50GR	PRO	GRPIOC47	Op.general	Reverse direction ground overcurrent threshold exceeded
50L	PRO	LPIOC40	Op.general	Phase instantaneous overcurrent element for load detection
50LA	PRO	LAPIOC41	Op.general	A-phase instantaneous overcurrent element for load detection
50LB	PRO	LBPIOC42	Op.general	B-phase instantaneous overcurrent element for load detection
50LC	PRO	LCPIOC43	Op.general	C-phase instantaneous overcurrent element for load detection
50N1	PRO	NPIOC4	Op.general	Level 1 neutral instantaneous overcurrent element
50N2	PRO	NPIOC8	Op.general	Level 2 neutral instantaneous overcurrent element
50N3	PRO	NPIOC12	Op.general	Level 3 neutral instantaneous overcurrent element
50N4	PRO	NPIOC16	Op.general	Level 4 neutral instantaneous overcurrent element
50N5	PRO	NPIOC20	Op.general	Level 5 neutral instantaneous overcurrent element
50N6	PRO	NPIOC24	Op.general	Level 6 neutral instantaneous overcurrent element
50P1	PRO	PPIOC1	Op.general	Level 1 phase instantaneous overcurrent element
50P2	PRO	PPIOC5	Op.general	Level 2 phase instantaneous overcurrent element
50P3	PRO	PPIOC9	Op.general	Level 3 phase instantaneous overcurrent element
50P4	PRO	PPIOC13	Op.general	Level 4 phase instantaneous overcurrent element

Table L.24 Logical Nodes by Data Source Names (Sheet 4 of 12)

Data Source	Logical Device	Logical Node	Attribute	Comment
50P5	PRO	PPIOC17	Op.general	Level 5 phase instantaneous overcurrent element
50P6	PRO	PPIOC21	Op.general	Level 6 phase instantaneous overcurrent element
50Q1	PRO	QPIOC3	Op.general	Level 1 negative-sequence instantaneous overcurrent element
50Q2	PRO	QPIOC7	Op.general	Level 2 negative-sequence instantaneous overcurrent element
50Q3	PRO	QPIOC11	Op.general	Level 3 negative-sequence instantaneous overcurrent element
50Q4	PRO	QPIOC15	Op.general	Level 4 negative-sequence instantaneous overcurrent element
50Q5	PRO	QPIOC19	Op.general	Level 5 negative-sequence instantaneous overcurrent element
50Q6	PRO	QPIOC23	Op.general	Level 6 negative-sequence instantaneous overcurrent element
50QF	PRO	QFPIOC44	Op.general	Forward direction negative-sequence overcurrent threshold exceeded
50QR	PRO	QRPIOC45	Op.general	Reverse direction negative-sequence overcurrent threshold exceeded
51A	PRO	A51PTOC5	Str.general	A-phase time-overcurrent element picked up
51AT	PRO	A51PTOC5	Op.general	A-phase time-overcurrent element timed out
51B	PRO	B51PTOC6	Str.general	B-phase time-overcurrent element picked up
51BT	PRO	B51PTOC6	Op.general	B-phase time-overcurrent element timed out
51C	PRO	C51PTOC7	Str.general	C-phase time-overcurrent element picked up
51CT	PRO	C51PTOC7	Op.general	C-phase time-overcurrent element timed out
51G1	PRO	G51PTOC2	Str.general	#1 Ground time-overcurrent element picked up
51G1T	PRO	G51PTOC2	Op.general	#1 Ground time-overcurrent element timed out
51G2	PRO	G51PTOC3	Str.general	#2 Ground time-overcurrent element picked up
51G2T	PRO	G51PTOC3	Op.general	#2 Ground time-overcurrent element timed out
51N1	PRO	N51PTOC8	Str.general	#1 Neutral time-overcurrent element picked up
51N1T	PRO	N51PTOC8	Op.general	#1 Neutral time-overcurrent element timed out
51N2	PRO	N51PTOC9	Str.general	#2 Neutral time-overcurrent element picked up
51N2T	PRO	N51PTOC9	Op.general	#2 Neutral time-overcurrent element timed out
51P	PRO	P51PTOC1	Str.general	Maximum-phase time-overcurrent element picked up
51PT	PRO	P51PTOC1	Op.general	Maximum-phase time-overcurrent element timed out
51Q	PRO	Q51PTOC4	Str.general	Negative-sequence time-overcurrent element picked up
51QT	PRO	Q51PTOC4	Op.general	Negative-sequence time-overcurrent element timed out
51VC	PRO	P51VCPVOC2	Str.general	Voltage-controlled phase time-overcurrent element pickup
51VCT	PRO	P51VCPVOC2	Op.general	Voltage-controlled phase time-overcurrent element timed out
51VR	PRO	P51VRPVOC1	Str.general	Voltage-controlled phase time-overcurrent element pickup
51VRT	PRO	P51VRPVOC1	Op.general	Voltage-controlled phase time-overcurrent element timed out
52A3P	ANN	BKGIO26	Ind04.stVal	Three-phase breaker status
52A3P?1:2	PRO	BSXCBR4	Pos.stVal	Three-phase circuit breaker status, value 2 when closed, 1 when open

Table L.24 Logical Nodes by Data Source Names (Sheet 5 of 12)

Data Source	Logical Device	Logical Node	Attribute	Comment
52AA	ANN	BKGGIO26	Ind01.stVal	A-phase breaker status
52AA?1:2	PRO	BSAXCBR1	Pos.stVal	A-phase circuit breaker status, value 2 when closed, 1 when open
52AB	ANN	BKGGIO26	Ind02.stVal	B-phase breaker status
52AB?1:2	PRO	BSBXCBR2	Pos.stVal	B-phase circuit breaker status, value 2 when closed, 1 when open
52AC	ANN	BKGGIO26	Ind03.stVal	C-phase breaker status
52AC?1:2	PRO	BSCXCBR3	Pos.stVal	C-phase circuit breaker status, value 2 when closed, 1 when open
59I1	PRO	IPTOV44	Str.general	Level 1 inverse overvoltage element pickup
59I1T	PRO	IPTOV44	Op.general	Level 1 inverse overvoltage element trip
59I2	PRO	IPTOV45	Str.general	Level 2 inverse overvoltage element pickup
59I2T	PRO	IPTOV45	Op.general	Level 2 inverse overvoltage element trip
59I3	PRO	IPTOV46	Str.general	Level 3 inverse overvoltage element pickup
59I3T	PRO	IPTOV46	Op.general	Level 3 inverse overvoltage element trip
59I4	PRO	IPTOV47	Str.general	Level 4 inverse overvoltage element pickup
59I4T	PRO	IPTOV47	Op.general	Level 4 inverse overvoltage element trip
59YA1	PRO	YAPTOV1	Str.general	#1 A-phase overvoltage element, Y-terminal
59YA2	PRO	YAPTOV4	Str.general	#2 A-phase overvoltage element, Y-terminal
59YAB1	PRO	YABPTOV7	Str.general	AB-phase-to-phase overvoltage element, Y-terminal
59YB1	PRO	YBPTOV2	Str.general	#1 B-phase overvoltage element, Y-terminal
59YB2	PRO	YBPTOV5	Str.general	#2 B-phase overvoltage element, Y-terminal
59YBC1	PRO	YBCPTOV8	Str.general	BC-phase-to-phase overvoltage element, Y-terminal
59YC1	PRO	YCPTOV3	Str.general	#1 C-phase overvoltage element, Y-terminal
59YC2	PRO	YCPTOV6	Str.general	#2 C-phase overvoltage element, Y-terminal
59YCA1	PRO	YCAPTOV9	Str.general	CA-phase-to-phase overvoltage element, Y-terminal
59YN1	PRO	YNPTOV12	Str.general	#1 Zero-sequence overvoltage element, Y-terminal
59YN2	PRO	YNPTOV13	Str.general	#2 Zero-sequence overvoltage element, Y-terminal
59YQ1	PRO	YQPTOV11	Str.general	Negative-sequence overvoltage element, Y-terminal
59YV1	PRO	YVPTOV14	Str.general	Positive-sequence overvoltage element, Y-terminal
59ZA1	PRO	ZAPTOV15	Str.general	A-phase overvoltage element, Z-terminal
59ZA2	PRO	ZAPTOV18	Str.general	A-phase overvoltage element, Z-terminal
59ZAB1	PRO	ZABPTOV21	Str.general	AB-phase-to-phase overvoltage element, Z-terminal
59ZB1	PRO	ZBPTOV16	Str.general	B-phase overvoltage element, Z-terminal
59ZB2	PRO	ZBPTOV19	Str.general	B-phase overvoltage element, Z-terminal
59ZBC1	PRO	ZBCPTOV22	Str.general	BC-phase-to-phase overvoltage element, Z-terminal
59ZC1	PRO	ZCPTOV17	Str.general	C-phase overvoltage element, Z-terminal
59ZC2	PRO	ZCPTOV20	Str.general	C-phase overvoltage element, Z-terminal
59ZCA1	PRO	ZCAPTOV23	Str.general	CA-phase-to-phase overvoltage element, Z-terminal
59ZN1	PRO	ZNPTOV26	Str.general	Zero-sequence overvoltage element, Z-terminal
59ZN2	PRO	ZNPTOV27	Str.general	Zero-sequence overvoltage element, Z-terminal

Table L.24 Logical Nodes by Data Source Names (Sheet 6 of 12)

Data Source	Logical Device	Logical Node	Attribute	Comment
59ZQ1	PRO	ZQPTOV25	Str.general	Negative-sequence overvoltage element, Z-terminal
59ZV1	PRO	ZVPTOV28	Str.general	Positive-sequence overvoltage elements, Z-terminal
79CY3P	PRO	RC3GGIO18	Ind02.stVal	Reclosing relay in the reclose cycle state
79CYA	PRO	RCAGGIO19	Ind02.stVal	A-phase reclosing relay in the reclose cycle state
79CYB	PRO	RCBGGIO20	Ind02.stVal	B-phase reclosing relay in the reclose cycle state
79CYC	PRO	RCCGGIO21	Ind02.stVal	C-phase reclosing relay in the reclose cycle state
79LO3P	PRO	RC3GGIO18	Ind03.stVal	Reclosing relay in the lockout state
79LOA	PRO	RCAGGIO19	Ind03.stVal	A-phase reclosing relay in the lockout state
79LOB	PRO	RCBGGIO20	Ind03.stVal	B-phase reclosing relay in the lockout state
79LOC	PRO	RCCGGIO21	Ind03.stVal	C-phase reclosing relay in the lockout state
79RS3P	PRO	RC3GGIO18	Ind01.stVal	Reclosing relay in the reset state
79RSA	PRO	RCAGGIO19	Ind01.stVal	A-phase reclosing relay in the reset state
79RSB	PRO	RCBGGIO20	Ind01.stVal	B-phase reclosing relay in the reset state
79RSC	PRO	RCCGGIO21	Ind01.stVal	C-phase reclosing relay in the reset state
81D1	PRO	DPTOF1	Str.general	Level 1 instantaneous frequency element
81D1	PRO	DPTUF1	Str.general	Level 1 instantaneous frequency element
81D1T	PRO	DPTOF1	Op.general	Level 1 definite-time frequency element
81D1T	PRO	DPTUF1	Op.general	Level 1 definite-time frequency element
81D2	PRO	DPTOF2	Str.general	Level 2 instantaneous frequency element
81D2	PRO	DPTUF2	Str.general	Level 2 instantaneous frequency element
81D2T	PRO	DPTOF2	Op.general	Level 2 definite-time frequency element
81D2T	PRO	DPTUF2	Op.general	Level 2 definite-time frequency element
81D3	PRO	DPTOF3	Str.general	Level 3 instantaneous frequency element
81D3	PRO	DPTUF3	Str.general	Level 3 instantaneous frequency element
81D3T	PRO	DPTOF3	Op.general	Level 3 definite-time frequency element
81D3T	PRO	DPTUF3	Op.general	Level 3 definite-time frequency element
81D4	PRO	DPTOF4	Str.general	Level 4 instantaneous frequency element
81D4	PRO	DPTUF4	Str.general	Level 4 instantaneous frequency element
81D4T	PRO	DPTOF4	Op.general	Level 4 definite-time frequency element
81D4T	PRO	DPTUF4	Op.general	Level 4 definite-time frequency element
81D5	PRO	DPTOF5	Str.general	Level 5 instantaneous frequency element
81D5	PRO	DPTUF5	Str.general	Level 5 instantaneous frequency element
81D5T	PRO	DPTOF5	Op.general	Level 5 definite-time frequency element
81D5T	PRO	DPTUF5	Op.general	Level 5 definite-time frequency element
81D6	PRO	DPTOF6	Str.general	Level 6 instantaneous frequency element
81D6	PRO	DPTUF6	Str.general	Level 6 instantaneous frequency element
81D6T	PRO	DPTOF6	Op.general	Level 6 definite-time frequency element
81D6T	PRO	DPTUF6	Op.general	Level 6 definite-time frequency element
ACCESS	ANN	ALMGGIO8	Ind07.stVal	Asserted while any user is logged in at Access Level B or higher

Table L.24 Logical Nodes by Data Source Names (Sheet 7 of 12)

Data Source	Logical Device	Logical Node	Attribute	Comment
ACCESSP	ANN	ALMGGIO8	Ind13.stVal	Pulses for approximately one second when any user increases access level to B or higher
BADPASS	ANN	ALMGGIO8	Ind09.stVal	Pulses for approximately one second whenever a user enters three successive bad passwords in an SEL ASCII terminal session or web session
BCWA	PRO	BSASCBR1	AbrAlm.stVal	A-phase breaker contact wear has reached 100% wear level
BCWB	PRO	BSBSCBR2	AbrAlm.stVal	B-phase breaker contact wear has reached 100% wear level
BCWC	PRO	BSCSCBR3	AbrAlm.stVal	C-phase breaker contact wear has reached 100% wear level
BTFAIL	ANN	BATGGIO24	Ind04.stVal	Battery failure
CBADA	ANN	MBOKGGIO13	Ind03.stVal	MIRRORED BITS channel A unavailability over threshold
CBADB	ANN	MBOKGGIO13	Ind07.stVal	MIRRORED BITS channel B unavailability over threshold
CC3	PRO	BCCSWI1	OpCls.general	Asserts for one processing interval for CLOSE command execution
CC3:OC3	PRO	BCCSWI1	Pos.ctlVal	Circuit breaker close/open command (0 opens, 1 closes)
CCA	PRO	BCACSWI2	OpCls.general	Asserts for one processing interval for CLOSE command execution
CCA:OCA	PRO	BCACSWI2	Pos.ctlVal	Circuit breaker close/open command (0 opens, 1 closes)
CCB	PRO	BCBCSWI3	OpCls.general	Asserts for one processing interval for CLOSE command execution
CCB:OCB	PRO	BCBCSWI3	Pos.ctlVal	Circuit breaker close/open command
CCC	PRO	BCCCSWI4	OpCls.general	Asserts for one processing interval for CLOSE command execution
CCC:OCC	PRO	BCCCSWI4	Pos.ctlVal	C-Phase Circuit Breaker close/open command
CHGPASS	ANN	ALMGGIO8	Ind10.stVal	Pulses for approximately one second whenever a password changes
CHRGG	ANN	BATGGIO24	Ind01.stVal	Battery is charging
DISCHG	ANN	BATGGIO24	Ind02.stVal	Battery is discharging
DISTST	ANN	BATGGIO24	Ind08.stVal	Asserted when battery discharge test is in progress
DTFAIL	ANN	BATGGIO24	Ind03.stVal	Battery failed discharge test
EN	ANN	TLEDGGIO14	Ind26.stVal	Enabled LED
FIA	PRO	FLTRFLO1	FltA.phsA.instCVal.mag.f	Phase A fault current in primary amperes
FIB	PRO	FLTRFLO1	FltA.phsB.instCVal.mag.f	Phase B fault current in primary amperes
FIC	PRO	FLTRFLO1	FltA.phsC.instCVal.mag.f	Phase C fault current in primary amperes
FIG	PRO	FLTRFLO1	FltA.res.instCVal.mag.f	Ground fault current in primary amperes
FIQ	PRO	FLTRFLO1	FltA.nseq.instCVal.mag.f	Negative-sequence fault current in primary amperes
FLOC	PRO	FLTRFLO1	FltDiskm.instMag.f	Fault location
FLREP	PRO	FLTRDRE1	RcdMade.stVal	Event report present
FLRNUM	PRO	FLTRDRE1	FltNum.stVal	Unique event ID number
GRPSW	ANN	SGGGIO16	Ind09.stVal	Group switch indication
HALARM	ANN	ALMGGIO8	Ind01.stVal	Indication of a diagnostic failure or warning that warrants an ALARM
HALARMA	ANN	ALMGGIO8	Ind04.stVal	Pulses for five seconds per minute until reset when a hardware diagnostic warning occurs
HALARML	ANN	ALMGGIO8	Ind02.stVal	Latches in for relay diagnostic failures

Table L.24 Logical Nodes by Data Source Names (Sheet 8 of 12)

Data Source	Logical Device	Logical Node	Attribute	Comment
HALARMP	ANN	ALMGGIO8	Ind03.stVal	Pulses for five seconds when a warning diagnostic condition occurs
HBL2AT	ANN	H2BLKGGIO27	Ind03.stVal	A-phase second-harmonic element timed out
HBL2BT	ANN	H2BLKGGIO27	Ind02.stVal	B-phase second-harmonic element timed out
HBL2CT	ANN	H2BLKGGIO27	Ind01.stVal	C-phase second-harmonic element timed out
HBL2T	ANN	H2BLKGGIO27	Ind04.stVal	One or more phase second-harmonic elements timed out
HIF2_A	PRO	HIZPHIZ2	Op.phsA	A-phase HIF detection
HIF2_B	PRO	HIZPHIZ2	Op.phsB	B-phase HIF detection
HIF2_C	PRO	HIZPHIZ2	Op.phsC	C-phase HIF detection
HIFLREP	PRO	HIFRDRE2	RcdMade.stVal	High-impedance event report present
HIFLRNUM	PRO	HIFRDRE2	FltNum.stVal	High-impedance event number
IN101	ANN	IN1GGIO1	Ind01.stVal	Digital input IN101 asserted
IN102	ANN	IN1GGIO1	Ind02.stVal	Digital input IN102 asserted
IN103	ANN	IN1GGIO1	Ind03.stVal	Digital input IN103 asserted
IN104	ANN	IN1GGIO1	Ind04.stVal	Digital input IN104 asserted
IN105	ANN	IN1GGIO1	Ind05.stVal	Digital input IN105 asserted
IN106	ANN	IN1GGIO1	Ind06.stVal	Digital input IN106 asserted
IN107	ANN	IN1GGIO1	Ind07.stVal	Digital input IN107 asserted
IN201	ANN	IN2GGIO2	Ind01.stVal	Digital input IN201 asserted
IN202	ANN	IN2GGIO2	Ind02.stVal	Digital input IN202 asserted
IN203	ANN	IN2GGIO2	Ind03.stVal	Digital input IN203 asserted
IN204	ANN	IN2GGIO2	Ind04.stVal	Digital input IN204 asserted
IN205	ANN	IN2GGIO2	Ind05.stVal	Digital input IN205 asserted
IN206	ANN	IN2GGIO2	Ind06.stVal	Digital input IN206 asserted
INT3P	ANN	INTPTUV23	Op.general	Three-phase voltage interruption element
INT3P	ANN	INTPTUV23	Str.general	Three-phase voltage interruption element
INTA	ANN	INTPTUV23	Op.phsA	A-phase voltage interruption element
INTB	ANN	INTPTUV23	Op.phsB	B-phase voltage interruption element
INTC	ANN	INTPTUV23	Op.phsC	C-phase voltage interruption element
LB01	ANN	LBGGIO17	Ind01.stVal	Local Bit 1 asserted
LB02–LB16	ANN	LBGGIO17	Ind02.stVal–Ind16.stVal	Local Bit 2–16 asserted
LBOKA	ANN	MBOKGGIO13	Ind04.stVal	Loop back MIRRORED BITS data OK, Channel A
LBOKB	ANN	MBOKGGIO13	Ind08.stVal	Loop back MIRRORED BITS data OK, Channel B
LINK5A	ANN	ETHGGIO23	Ind02.stVal	Asserted when a valid link is detected on port 5A
LINK5B	ANN	ETHGGIO23	Ind04.stVal	Asserted when a valid link is detected on port 5B
LNKFAIL	ANN	ETHGGIO23	Ind05.stVal	Asserted when a valid link is not detected on the active port(s)
LOP	ANN	LOPPPTUV1	Op.general	Internal loss-of-potential element
LOP	ANN	LOPPPTUV1	Str.general	Internal loss-of-potential element
LT01	ANN	LTGGIO7	Ind01.stVal	Latch Bit 1 asserted
LT02–LT32	ANN	LTGGIO7	Ind02.stVal–Ind32.stVal	Latch Bit 2–32 asserted

Table L.24 Logical Nodes by Data Source Names (Sheet 9 of 12)

Data Source	Logical Device	Logical Node	Attribute	Comment
MAXWEAR	PRO	BSASCBR1	MaxAbrPrt.instMag.f	Greatest wear of WEARA, WEARB, or WEARC
MAXWEAR	PRO	BSBSCBR2	MaxAbrPrt.instMag.f	Greatest wear of WEARA, WEARB, or WEARC
MAXWEAR	PRO	BSCSCBR3	MaxAbrPrt.instMag.f	Greatest wear of WEARA, WEARB, or WEARC
MV01	ANN	MVGGLIO28	AnIn01.instMag.f	Math variable 1
MV02–MV64	ANN	MVGGLIO28	AnIn02.instMag.f–AnIn64.instMag.f	Math variable 2–64
OC3	PRO	BCCSWI1	OpOpn.general	Asserts for one processing interval for OPEN command execution
OC3	PRO	BSASCBR1	ColOpn.stVal	Asserts for one processing interval for OPEN command execution
OC3	PRO	BSBSCBR2	ColOpn.stVal	Asserts for one processing interval for OPEN command execution
OC3	PRO	BSCSCBR3	ColOpn.stVal	Asserts for one processing interval for OPEN command execution
OCA	PRO	BCACSWI2	OpOpn.general	Asserts for one processing interval for OPEN command execution on A-phase
OCA	PRO	BSASCBR1	ColOpn.stVal	Asserts for one processing interval for OPEN command execution on A-phase
OCB	PRO	BCBCSWI3	OpOpn.general	Asserts for one processing interval for OPEN command execution on B-phase
OCB	PRO	BSBSCBR2	ColOpn.stVal	Asserts for one processing interval for OPEN command execution on B-phase
OCC	PRO	BCCCSWI4	OpOpn.general	Asserts for one processing interval for OPEN command execution on C-phase
OCC	PRO	BSCSCBR3	ColOpn.stVal	Asserts for one processing interval for OPEN command execution on C-phase
OPSCTRA	PRO	BSASCBR1	OpCnt.stVal	A-phase operations counter
OPSCTRA	PRO	BSAXCBR1	OpCnt.stVal	A-phase operations counter
OPSCTRB	PRO	BSASCBR2	OpCnt.stVal	B-phase operations counter
OPSCTRB	PRO	BSAXCBR2	OpCnt.stVal	B-phase operations counter
OPSCTRC	PRO	BSASCBR3	OpCnt.stVal	C-phase operations counter
OPSCTRC	PRO	BSAXCBR3	OpCnt.stVal	C-phase operations counter
OREDHF2	PRO	HIZPHIZ2	Op.general	HIF detection
OREDHF2	PRO	HIZPHIZ2	Str.general	HIF detection
OUT101	ANN	OUT1GGIO3	Ind01.stVal	Output contact OUT101 asserted
OUT102	ANN	OUT1GGIO3	Ind02.stVal	Output contact OUT102 asserted
OUT103	ANN	OUT1GGIO3	Ind03.stVal	Output contact OUT103 asserted
OUT104	ANN	OUT1GGIO3	Ind04.stVal	Output contact OUT104 asserted
OUT105	ANN	OUT1GGIO3	Ind05.stVal	Output contact OUT105 asserted
OUT106	ANN	OUT1GGIO3	Ind06.stVal	Output contact OUT106 asserted
OUT107	ANN	OUT1GGIO3	Ind07.stVal	Output contact OUT107 asserted
OUT108	ANN	OUT1GGIO3	Ind08.stVal	Output contact OUT108 asserted
OUT201	ANN	OUT2GGIO4	Ind01.stVal	Output contact OUT201 asserted
OUT202	ANN	OUT2GGIO4	Ind02.stVal	Output contact OUT202 asserted

Table L.24 Logical Nodes by Data Source Names (Sheet 10 of 12)

Data Source	Logical Device	Logical Node	Attribute	Comment
P5ASEL	ANN	ETHGGIO23	Ind01.stVal	Asserted when port 5A is active
P5BSEL	ANN	ETHGGIO23	Ind03.stVal	Asserted when port 5B is active
PASNVAL	ANN	ALMGGIO8	Ind14.stVal	Pulses for approximately one second when an incorrect password is entered when attempting to enter Access Level B or higher, or when changing passwords
PB01_LED	ANN	PBGGIO22	Ind01.stVal	Operator control pushbutton LED 1
PB02_LED–PB12_LED	ANN	PBGGIO22	Ind02.stVal–Ind12.stVal	Operator control pushbutton LED 2–12
PWR_SRC1	ANN	BATGGIO24	Ind06.stVal	Recloser control power supply is operating from external power source
RB01	CON	RBGGIO1	SPCSO01ctlVal	Remote Bit 1
RB01	CON	RBGGIO1	SPCSO01.stVal	Remote Bit 1
RB02–RB32	CON	RBGGIO1	SPCSO02ctlVal–SPCSO32ctlVal	Remote Bit 2–32
RB02–RB32	CON	RBGGIO1	SPCSO02.stVal–SPCSO32.stVal	Remote Bit 2–32
RBADA	ANN	MBOKGGIO13	Ind02.stVal	MIRRORED BITS channel A outage duration over threshold
RBADB	ANN	MBOKGGIO13	Ind06.stVal	MIRRORED BITS channel B outage duration over threshold
RMB1A	ANN	RMBAGGIO9	Ind01.stVal	Channel A received MIRRORED BIT 1
RMB1B	ANN	RMBBGGIO11	Ind01.stVal	Channel B received MIRRORED BIT 1
RMB2A–RMB8A	ANN	RMBAGGIO9	Ind02.stVal–Ind08.stVal	Channel A received MIRRORED BIT 2–8
RMB2B–RMB8B	ANN	RMBBGGIO11	Ind02.stVal–Ind08.stVal	Channel B received MIRRORED BIT 2–8
ROKA	ANN	MBOKGGIO13	Ind01.stVal	Received MIRRORED BITS data OK, Channel A
ROKB	ANN	MBOKGGIO13	Ind05.stVal	Received MIRRORED BITS data OK, Channel B
SAG3P	PRO	SAGPTUV22	Op.general	Three-phase voltage SAG element
SAG3P	PRO	SAGPTUV22	Str.general	Three-phase voltage SAG element
SAGA	PRO	SAGPTUV22	Op.phsA	A-phase voltage SAG element
SAGB	PRO	SAGPTUV22	Op.phsB	B-phase voltage SAG element
SAGC	PRO	SAGPTUV22	Op.phsC	C-phase voltage SAG element
SALARM	ANN	ALMGGIO8	Ind08.stVal	Indication of software or user activity that warrants an ALARM
SETCHG	ANN	ALMGGIO8	Ind11.stVal	Pulses for approximately one second whenever settings are changed
SG1	ANN	SGGGIO16	Ind01.stVal	Setting group indication, group 1
SG2	ANN	SGGGIO16	Ind02.stVal	Setting group indication, group 2
SG3	ANN	SGGGIO16	Ind03.stVal	Setting group indication, group 3
SG4	ANN	SGGGIO16	Ind04.stVal	Setting group indication, group 4
SG5	ANN	SGGGIO16	Ind05.stVal	Setting group indication, group 5
SG6	ANN	SGGGIO16	Ind06.stVal	Setting group indication, group 6
SG7	ANN	SGGGIO16	Ind07.stVal	Setting group indication, group 7
SG8	ANN	SGGGIO16	Ind08.stVal	Setting group indication, group 8
SH03P	ANN	RC3GGIO18	Ind04.stVal	Reclosing relay shot counter = 0

Table L.24 Logical Nodes by Data Source Names (Sheet 11 of 12)

Data Source	Logical Device	Logical Node	Attribute	Comment
SH0A	ANN	RCAGGIO19	Ind04.stVal	A-phase reclosing relay shot counter = 0
SH0B	ANN	RCBGGIO20	Ind04.stVal	B-phase reclosing relay shot counter = 0
SH0C	ANN	RCCGGIO21	Ind04.stVal	C-phase reclosing relay shot counter = 0
SH13P	ANN	RC3GGIO18	Ind05.stVal	Reclosing relay shot counter = 1
SH1A	ANN	RCAGGIO19	Ind05.stVal	A-phase reclosing relay shot counter = 1
SH1B	ANN	RCBGGIO20	Ind05.stVal	B-phase reclosing relay shot counter = 1
SH1C	ANN	RCCGGIO21	Ind05.stVal	C-phase reclosing relay shot counter = 1
SH23P	ANN	RC3GGIO18	Ind06.stVal	Reclosing relay shot counter = 2
SH2A	ANN	RCAGGIO19	Ind06.stVal	A-phase reclosing relay shot counter = 2
SH2B	ANN	RCBGGIO20	Ind06.stVal	B-phase reclosing relay shot counter = 2
SH2C	ANN	RCCGGIO21	Ind06.stVal	C-phase reclosing relay shot counter = 2
SH33P	ANN	RC3GGIO18	Ind07.stVal	Reclosing relay shot counter = 3
SH3A	ANN	RCAGGIO19	Ind07.stVal	A-phase reclosing relay shot counter = 3
SH3B	ANN	RCBGGIO20	Ind07.stVal	B-phase reclosing relay shot counter = 3
SH3C	ANN	RCCGGIO21	Ind07.stVal	C-phase reclosing relay shot counter = 3
SH43P	ANN	RC3GGIO18	Ind08.stVal	Reclosing relay shot counter = 4
SH4A	ANN	RCAGGIO19	Ind08.stVal	A-phase reclosing relay shot counter = 4
SH4B	ANN	RCBGGIO20	Ind08.stVal	B-phase reclosing relay shot counter = 4
SH4C	ANN	RCCGGIO21	Ind08.stVal	C-phase reclosing relay shot counter = 4
SPO	ANN	BKGGIO26	Ind08.stVal	Any phase single pole open
SPOA	ANN	BKGGIO26	Ind05.stVal	A-phase single pole open
SPOA?2:1	PRO	BCACSWI2	Pos.stVal	Phase A single pole/phase open conditions, Open = 1, Closed = 2.
SPOB	ANN	BKGGIO26	Ind06.stVal	B-phase single pole open
SPOB?2:1	PRO	BCBCSWI3	Pos.stVal	Phase B single pole/phase open conditions, Open = 1, Closed = 2.
SPOC	ANN	BKGGIO26	Ind07.stVal	C-phase single pole open
SPOC?2:1	PRO	BCCCSWI4	Pos.stVal	Phase C single pole/phase open conditions, Open = 1, Closed = 2.
SV01	ANN	SVGGIO5	Ind01.stVal	SELOGIC Variable 1
SV01T	ANN	SVTGGIO6	Ind01.stVal	SELOGIC Variable SV01 timer output asserted
SV02-SV64	ANN	SVGGIO5	Ind02.stVal-Ind64.stVal	SELOGIC Variable 2–64
SV02T-SV64T	ANN	SVTGGIO6	Ind02.stVal-Ind64.stVal	SELOGIC Variable SV02–64 timer output asserted
SW3P	PRO	SWLPTOV29	Op.general	Three-phase voltage swell element
SW3P	PRO	SWLPTOV29	Str.general	Three-phase voltage swell element
SWA	PRO	SWLPTOV29	Op.phsA	A-phase voltage swell element
SWB	PRO	SWLPTOV29	Op.phsB	B-phase voltage swell element
SWC	PRO	SWLPTOV29	Op.phsC	C-phase voltage swell element
TCCAP	ANN	BATGGIO24	Ind07.stVal	Recloser interface trip and close capacitor fully charged
TLED_01	ANN	TLEDGGIO14	Ind01.stVal	Target LEDs 01
TLED_02–TLED_24	ANN	TLEDGGIO14	Ind02.stVal-Ind24.stVal	Target LEDs 02–24

Table L.24 Logical Nodes by Data Source Names (Sheet 12 of 12)

Data Source	Logical Device	Logical Node	Attribute	Comment
TMB1A	ANN	TMBAGGIO10	Ind01.stVal	Channel A transmitted MIRRORED BIT 1
TMB1B	ANN	TMBBGGIO12	Ind01.stVal	Channel B transmitted MIRRORED BIT 1
TMB2A	ANN	TMBAGGIO10	Ind02.stVal	Channel A transmitted MIRRORED BIT 2
TMB2B	ANN	TMBBGGIO12	Ind02.stVal	Channel B transmitted MIRRORED BIT 2
TMB3A	ANN	TMBAGGIO10	Ind03.stVal	Channel A transmitted MIRRORED BIT 3
TMB3B	ANN	TMBBGGIO12	Ind03.stVal	Channel B transmitted MIRRORED BIT 3
TMB4A	ANN	TMBAGGIO10	Ind04.stVal	Channel A transmitted MIRRORED BIT 4
TMB4B	ANN	TMBBGGIO12	Ind04.stVal	Channel B transmitted MIRRORED BIT 4
TMB5A	ANN	TMBAGGIO10	Ind05.stVal	Channel A transmitted MIRRORED BIT 5
TMB5B	ANN	TMBBGGIO12	Ind05.stVal	Channel B transmitted MIRRORED BIT 5
TMB6A	ANN	TMBAGGIO10	Ind06.stVal	Channel A transmitted MIRRORED BIT 6
TMB6B	ANN	TMBBGGIO12	Ind06.stVal	Channel B transmitted MIRRORED BIT 6
TMB7A	ANN	TMBAGGIO10	Ind07.stVal	Channel A transmitted MIRRORED BIT 7
TMB7B	ANN	TMBBGGIO12	Ind07.stVal	Channel B transmitted MIRRORED BIT 7
TMB8A	ANN	TMBAGGIO10	Ind08.stVal	Channel A transmitted MIRRORED BIT 8
TMB8B	ANN	TMBBGGIO12	Ind08.stVal	Channel B transmitted MIRRORED BIT 8
TOSLP	ANN	BATGGIO24	Ind05.stVal	To Sleep. Asserts for last minute of control operation on battery power.
TRIP3P	PRO	TRIPPTRC1	Tr.general	Three-phase Trip logic output asserted
TRIPA	PRO	TRIPPTRC1	Tr.phsA	A-Phase Trip logic output asserted
TRIPB	PRO	TRIPPTRC1	Tr.phsB	B-Phase Trip logic output asserted
TRIPC	PRO	TRIPPTRC1	Tr.phsC	C-Phase Trip logic output asserted
TRIPLED	ANN	TLEDGGIO14	Ind25.stVal	Trip target LED
VB001 ^a	ANN	VBGGIO15	Ind001.stVal	Virtual Bit 001
VB002–VB128 ^a	ANN	VBGGIO15	Ind002.stVal–Ind128.stVal	Virtual Bit 002–128
WEARA	PRO	BSASCBR1	AbrPrt.instMag.f	A-phase breaker wear percentage
WEARB	PRO	BSBSCBR2	AbrPrt.instMag.f	B-phase breaker wear percentage
WEARC	PRO	BSCSCBR3	AbrPrt.instMag.f	C-phase breaker wear percentage

^a Virtual bits retain state until overwritten or device is restarted.

Protocol Implementation Conformance Statement: SEL-651R-2

Table L.25 and *Table L.26* are as shown in the IEC 61850 standard, Part 8-1, Section 24. Note that because the standard explicitly dictates which services and functions must be implemented to achieve conformance, only the optional services and functions are listed.

Table L.25 PICS for A-Profile Support

Profile		Client	Server	Value/Comment
A1	Client/Server	N	Y	
A2	GOOSE/GSE management	Y	Y	Only GOOSE, not GSSE
A3	GSSE	N	N	
A4	Time Sync	N	Y	

Table L.26 PICS for T-Profile Support

Profile		Client	Server	Value/Comment
T1	TCP/IP	N	Y	
T2	OSI	N	N	
T3	GOOSE/GSE	Y	Y	Only GOOSE, not GSSE
T4	GSSE	N	N	
T5	Time Sync	N	Y	

Refer to the *ACSI Conformance Statements on page L.59* for information on the supported services.

MMS Conformance

The Manufacturing Message Specification (MMS) stack provides the basis for many IEC 61850 protocol services. *Table L.27* defines the service support requirement and restrictions of the MMS services in SEL-651R-2 devices. Generally, only those services whose implementation is not mandatory are shown. Refer to the IEC 61850 standard Part 8-1 for more information.

Table L.27 MMS Service Supported Conformance (Sheet 1 of 3)

MMS Service Supported CBB	Client-CR Supported	Server-CR Supported
status		Y
getNameList		Y
identify		Y
rename		
read		Y
write		Y
getVariableAccessAttributes		Y
defineNamedVariable		
defineScatteredAccess		
getScatteredAccessAttributes		
deleteVariableAccess		
defineNamedVariableList		
getNamedVariableListAttributes		Y
deleteNamedVariableList		
defineNamedType		
getNamedTypeAttributes		
deleteNamedType		
input		
output		

Table L.27 MMS Service Supported Conformance (Sheet 2 of 3)

MMS Service Supported CBB	Client-CR Supported	Server-CR Supported
takeControl relinquishControl defineSemaphore deleteSemaphore reportPoolSemaphoreStatus reportSemaphoreStatus initiateDownloadSequence downloadSegment terminateDownloadSequence initiateUploadSequence uploadSegment terminateUploadSequence requestDomainDownload requestDomainUpload loadDomainContent storeDomainContent deleteDomain getDomainAttributes createProgramInvocation deleteProgramInvocation start stop resume reset kill getProgramInvocationAttributes obtainFile defineEventCondition deleteEventCondition getEventConditionAttributes reportEventConditionStatus alterEventConditionMonitoring triggerEvent defineEventAction deleteEventAction alterEventEnrollment reportEventEnrollmentStatus getEventEnrollmentAttributes acknowledgeEventNotification getAlarmSummary		Y

Table L.27 MMS Service Supported Conformance (Sheet 3 of 3)

MMS Service Supported CBB	Client-CR Supported	Server-CR Supported
getAlarmEnrollmentSummary		
readJournal		
writeJournal		
initializeJournal		
reportJournalStatus		
createJournal		
deleteJournal		
fileOpen		Y
fileRead		Y
fileClose		Y
fileRename		
fileDelete		Y
fileDirectory		Y
unsolicitedStatus		
informationReport		Y
eventNotification		
attachToEventCondition		
attachToSemaphore		
conclude		Y
cancel		Y
getDataExchangeAttributes		
exchangeData		
defineAccessControlList		
getAccessControlListAttributes		
reportAccessControlledObjects		
deleteAccessControlList		
alterAccessControl		
reconfigureProgramInvocation		

Table L.28 lists specific settings for the MMS parameter Conformance Building Block (CBB).

Table L.28 MMS Parameter CBB (Sheet 1 of 2)

MMS Parameter CBB	Client-CR Supported	Server-CR Supported
STR1		Y
STR2		Y
VNAM		Y
VADR		Y
VALT		Y
TPY		Y

Table L.28 MMS Parameter CBB (Sheet 2 of 2)

MMS Parameter CBB	Client-CR Supported	Server-CR Supported
VLIS		Y
CEI		

The following variable access conformance statements are listed in the order specified in the IEC 61850 standard, Part 8-1. Generally, only those services whose implementation is not mandatory are shown. Refer to the IEC 61850 standard Part 8-1 for more information.

Table L.29 AlternateAccessSelection Conformance Statement

AlternateAccessSelection	Client-CR Supported	Server-CR Supported
accessSelection		Y
component		Y
index		
indexRange		
allElements		
alternateAccess		Y
selectAccess		Y
component		Y
index		
indexRange		
allElements		

Table L.30 VariableAccessSpecification Conformance Statement

VariableAccessSpecification	Client-CR Supported	Server-CR Supported
listOfVariable		Y
variableSpecification		Y
alternateAccess		Y
variableListName		Y

Table L.31 VariableSpecification Conformance Statement

VariableSpecification	Client-CR Supported	Server-CR Supported
name		Y
address		
variableDescription		
scatteredAccessDescription		
invalidated		

Table L.32 Read Conformance Statement

Read	Client-CR Supported	Server-CR Supported
Request		
specificationWithResult		
variableAccessSpecification		
Response		
variableAccessSpecification		Y
listOfAccessResult		Y

Table L.33 GetVariableAccessAttributes Conformance Statement

GetVariableAccessAttributes	Client-CR Supported	Server-CR Supported
Request		
name		
address		
Response		
mmsDeletable		
address		
typeSpecification		

Table L.34 DefineNamedVariableList Conformance Statement

DefineVariableAccessAttributes	Client-CR Supported	Server-CR Supported
Request		
variableListName		
listOfVariable		
variableSpecification		
alternateAccess		
Response		

Table L.35 GetNamedVariableListAttributes Conformance Statement

GetNamedVariableListAttributes	Client-CR Supported	Server-CR Supported
Request		
ObjectName		
Response		
mmsDeletable		Y
listOfVariable		Y
variableSpecification		Y
alternateAccess		Y

Table L.36 DeleteNamedVariableList Conformance Statement

DeleteNamedVariableList	Client-CR Supported	Server-CR Supported
Request		
Scope		
listOfVariableListName		
domainName		
Response		
numberMatched		
numberDeleted		
DeleteNamedVariableList-Error		

GOOSE Services Conformance Statement

Table L.37 GOOSE Conformance

	Subscriber	Publisher	Value/Comment
GOOSE Services	Y	Y	
SendGOOSEMessage		Y	
GetGoReference			
GetGOOSEElementNumber			
GetGoCBValues		Y	
SetGoCBValues			
GSENotSupported			
GOOSE Control Block (GoCB)		Y	

ACSI Conformance Statements

Table L.38 ACSI Basic Conformance Statement (Sheet 1 of 2)

Services		Client/Subscriber	Server/Publisher	SEL-651R-2 Support
Client-Server Roles				
B11	Server side (of Two-Party Application-Association)	–	c1 ^a	YES
B12	Client side (of Two-Party Application-Association)	c1 ^a	–	
SCSM Supported				
B21	SCSM: IEC 61850-8-1 used			YES
B22	SCSM: IEC 61850-9-1 used			
B23	SCSM: IEC 61850-9-2 used			
B24	SCSM: other			
Generic Substation Event Model (GSE)				
B31	Publisher side	–	O ^b	YES
B32	Subscriber side	O ^b	–	YES

Table L.38 ACSI Basic Conformance Statement (Sheet 2 of 2)

Services		Client/Subscriber	Server/Publisher	SEL-651R-2 Support
Transmission of Sampled Value Model (SVC)				
B41	Publisher side	–	O ^b	
B42	Subscriber side	O ^b	–	

^a c1 shall be mandatory if support for LOGICAL-DEVICE model has been declared.^b O = optional.**Table L.39 ACSI Models Conformance Statement (Sheet 1 of 2)**

Models		Client/Subscriber	Server/Publisher	SEL-651R-2 Support
If Server Side (B11) Supported				
M1	Logical device	c2 ^a	c2 ^a	YES
M2	Logical node	c3 ^b	c3 ^b	YES
M3	Data	c4 ^c	c4 ^c	YES
M4	Dataset	c5 ^d	c5 ^d	YES
M5	Substitution	O ^e	O ^e	
M6	Setting group control	O ^e	O ^e	
Reporting				
M7	Buffered report control	O ^e	O ^e	YES
M7-1	sequence-number			YES
M7-2	report-time-stamp			YES
M7-3	reason-for-inclusion			YES
M7-4	data-set-name			YES
M7-5	data-reference			YES
M7-6	buffer-overflow			YES
M7-7	entryID			YES
M7-8	BufTm			YES
M7-9	IntgPd			YES
M7-10	GI			YES
M8	Unbuffered report control	O ^e	O ^e	YES
M8-1	sequence-number			YES
M8-2	report-time-stamp			YES
M8-3	reason-for-inclusion			YES
M8-4	data-set-name			YES
M8-5	data-reference			YES
M8-6	BufTm			YES
M8-7	IntgPd			YES
M8-8	GI			YES
	Logging	O ^e	O ^e	
M9	Log control	O ^e	O ^e	
M9-1	IntgPd			
M10	Log	O ^e	O ^e	
M11	Control	M ^f	M ^f	YES

Table L.39 ACSI Models Conformance Statement (Sheet 2 of 2)

Models		Client/Subscriber	Server/Publisher	SEL-651R-2 Support
If GSE (B31/32) Is Supported				
M12	GOOSE	O ^e	O ^e	YES
M12-1	entryID			YES
M12-2	DataRefInc			YES
M13	GSSE	O ^e	O ^e	
If GSE (B41/42) Is Supported				
M14	Multicast SVC	O ^e	O ^e	
M15	Unicast SVC	O ^e	O ^e	
M16	Time	M ^f	M ^f	YES
M17	File Transfer	O ^e	O ^e	YES

^a c2 shall be "M" if support for LOGICAL-NODE model has been declared.^b c3 shall be "M" if support for DATA model has been declared.^c c4 shall be "M" if support for DATA-SET, Substitution, Report, Log Control, or Time model has been declared.^d c5 shall be "M" if support for Report, GSE, or SV models has been declared.^e O = optional.^f M = mandatory.**Table L.40 ACSI Services Conformance Statement (Sheet 1 of 3)**

Services		AA: TP/MC	Client/ Subscriber	Server/Publisher	SEL-651R-2 Support
Server (Clause 6)					
S1	ServerDirectory	TP		M ^a	YES
Application Association (Clause 7)					
S2	Associate		M ^a	M ^a	YES
S3	Abort		M ^a	M ^a	YES
S4	Release		M ^a	M ^a	YES
Logical Device (Clause 8)					
S5	LogicalDeviceDirectory	TP	M ^a	M ^a	YES
Logical Node (Clause 9)					
S6	LogicalNodeDirectory	TP	M ^a	M ^a	YES
S7	GetAllDataValues	TP	O ^b	M ^a	YES
Data (Clause 10)					
S8	GetDataValues	TP	M ^a	M ^a	YES
S9	SetDataValues	TP	O ^b	O ^b	
S10	GetDataDirectory	TP	O ^b	M ^a	YES
S11	GetDataDefinition	TP	O ^b	M ^a	YES
Dataset (Clause 11)					
S12	GetDataSetValues	TP	O ^b	M ^a	YES
S13	SetDataSetValues	TP	O ^b	O ^b	
S14	CreateDataSet	TP	O ^b	O ^b	
S15	DeleteDataSet	TP	O ^b	O ^b	
S16	GetDataSetDirectory	TP	O ^b	O ^b	YES
Substitution (Clause 12)					
S17	SetDataValues	TP	M ^a	M ^a	

Table L.40 ACSI Services Conformance Statement (Sheet 2 of 3)

Services		AA: TP/MC	Client/ Subscriber	Server/Publisher	SEL-651R-2 Support
Settings Group Control (Clause 13)					
S18	SelectActiveSG	TP	O ^b	O ^b	
S19	SelectEditSG	TP	O ^b	O ^b	
S20	SetSGvalues	TP	O ^b	O ^b	
S21	ConfirmEditSGVal	TP	O ^b	O ^b	
S22	GetSGValues	TP	O ^b	O ^b	
S23	GetSGCBValues	TP	O ^b	O ^b	
Reporting (Clause 14)					
Buffered Report Control Block (BRCB)					
S24	Report	TP	c6 ^c	c6 ^c	YES
S24-1	data-change (dchg)				YES
S24-2	qchg-change (qchg)				YES
S24-3	data-update (dupd)				
S25	GetBRCBValues	TP	c6 ^c	c6 ^c	YES
S26	SetBRCBValues	TP	c6 ^c	c6 ^c	YES
Unbuffered Report Control Block (URCB)					
S27	Report	TP	c6 ^c	c6 ^c	YES
S27-1	data-change (dchg)				YES
S27-2	qchg-change (qchg)				YES
S27-3	data-update (dupd)				
S28	GetURCBValues	TP	c6 ^c	c6 ^c	YES
S29	SetURCBValues	TP	c6 ^c	c6 ^c	YES
Logging (Clause 14)					
Log Control Block					
S30	GetLCBValues	TP	M ^a	M ^a	
S31	SetLCBValues	TP	O ^b	M ^a	
LOG	QueryLogByTime	TP	c7 ^d	M ^a	
	QueryLogByEntry	TP	c7 ^d	M ^a	
	GetLogStatusValues	TP	M ^a	M ^a	
Generic Substation Event Model (GSE) (Clause 14.3.5.3.4.)					
GOOSE-Control-Block					
S35	SendGOOSEMessage	MC	c8 ^e	c8 ^e	YES
S36	GetReference	TP	O ^b	c9 ^f	
S37	GetGOOSEElementNumber	TP	O ^b	c9 ^f	
S38	GetGoCBValues	TP	O ^b	O ^b	YES
S39	SetGoCBValues	TP	O ^b	O ^b	
GSSE-Control-Block					
S40	SendGSSEMessage	MC	c8 ^e	c8 ^e	
S41	GetReference	TP	O ^b	c9 ^f	
S42	GetGSSElementNumber	TP	O ^b	c9 ^f	

Table L.40 ACSI Services Conformance Statement (Sheet 3 of 3)

Services		AA: TP/MC	Client/ Subscriber	Server/Publisher	SEL-651R-2 Support
S43	GetGsCBValues	TP	O ^b	O ^b	
S44	SetGsCBValues	TP	O ^b	O ^b	
Transmission of Sample Value Model (SVC) (Clause 16)					
Multicast SVC					
S45	SendMSVMessage	MC	c10g	c10g	
S46	GetMSVCBValues	TP	O ^b	O ^b	
S47	SetMSVCBValues	TP	O ^b	O ^b	
Unicast SVC					
S48	SendUSVMessage	MC	c10g	c10g	
S49	GetUSVCBValues	TP	O ^b	O ^b	
S50	SetUSVCBValues	TP	O ^b	O ^b	
Control (Clause 16.4.8)					
S51	Select		M ^a	O ^b	
S52	SelectWithValue	TP	M ^a	O ^b	YES
S53	Cancel	TP	O ^b	M ^a	YES
S54	Operate	TP	M ^a	M ^a	YES
S55	Command-Termination	TP	M ^a	M ^a	YES
S56	TimeActivated-Operate	TP	O ^b	O ^b	
File Transfer (Clause 20)					
S57	GetFile	TP	O ^b	M ^a	YES
S58	SetFile	TP	O ^b	O ^b	
S59	DeleteFile	TP	O ^b	O ^b	
S60	GetFileAttributeValue	TP	O ^b	M ^a	YES
Time (Clause 5.5)					
T1	Time resolution of internal clock (nearest negative power of 2 in seconds)			2–10 (1 ms)	T1
T2	Time accuracy of internal clock				10/9
	T1				YES
	T2				YES
	T3				YES
	T4				YES
	T5				YES
T3	Supported TimeStamp resolution (nearest negative power of 2 in seconds)			2–10 (1 ms)	10

^a M = mandatory.^b O = optional.^c c6 shall declare support for at least one (BRCB or URCB).^d c7 shall declare support for at least one (QueryLogByTime or QueryLogAfter).^e c8 shall declare support for at least one (SendGOOSEMessage or SendGSSEMessage).^f c9 shall declare support if TP association is available.^g c10 shall declare support for at least one (SendMSVMessage or SendUSVMessage).

This page intentionally left blank

Appendix M

Cybersecurity Features

The SEL-651R-2 provides a number of features to help meet cybersecurity design requirements.

Access Control

The SEL-651R-2 has a number of mechanisms for managing electronic access. These include ways to limit access, provide user authentication, and monitor electronic and physical access.

Physical Port Controls

Each physical serial port and the Ethernet port can be individually disabled by using the EPORT setting. By default, all of the ports are enabled. It is good security practice to disable unused ports.

IP Ports

When using Ethernet, there are a number of IP ports available within the SEL-651R-2. Many of these IP port numbers are configurable. All IP ports can be disabled and are disabled by default. *Table M.1* describes each of these.

Table M.1 IP Port Numbers

IP Port Default	Port Selection Setting	Network Protocol	Default Port State	Port Enable Setting	Purpose
21	—	TCP	Disabled	EFTPSERV	FTP protocol access for file transfer of settings and reports
23	TPORT	TCP	Disabled	ETELNET	Telnet access for general engineering terminal access
80	HTTPPORT	TCP	Disabled	EHTTP	Web server access to read various relay information
102	—	TCP	Disabled	E61850	IEC 61850 MMS for SCADA functionality
123	SNTPPORT	UDP	Disabled	ESNTP	SNTP time synchronization
4712/ 4713	PMOTCP1/ PMOUDP1	TCP/UDP	Disabled	PMOTS1	Synchrophasor data output, session 1
4722/ 4713	PMOTCP2/ PMOUDP2	TCP/UDP	Disabled	PMOTS2	Synchrophasor data output, session 2
20000	DNPNUM	TCP/UDP	Disabled	EDNP	DNP for SCADA functionality
502	—	TCP	Disabled	EMODBUS	Modbus for SCADA functionality

See *Port 5 Settings* on page SET.78 for more information on these settings.

Authentication and Authorization

The SEL-651R-2 supports four levels of access, as described in *Port Access Levels* on page 10.22. Refer to this section to learn how each level is accessed and how to change passwords. It is good security practice to change the default passwords of each access level and to use a unique password for each level.

The MAXACC setting limits the level of access for each port. This permits you to operate under the principle of “least privilege”, restricting ports to the levels necessary for the functions performed on those ports.

The SEL-651R-2 supports strong passwords with as many as 12 characters, using any printable character, allowing users to select complex passwords if they so choose. SEL recommends that passwords have a minimum of eight characters and include at least one of each of the following: lowercase letter, uppercase letter, number, and special character.

Monitoring and Logging

NOTE: In cases where the relay is initialized after a loss of power, the previous state of Relay Word bits are not retained in memory.

The SEL-651R-2 provides Relay Word bits that are useful for monitoring relay access:

- BADPASS—Pulses for approximately one second if a user enters three successive incorrect passwords in an SEL ASCII terminal session or web session.
- ACCESS—Asserted while any user is logged in to Access Level B or higher.
- ACCESSP—Pulses for approximately one second whenever a user gains access to Access Level B or higher.
- PASNVAL—Pulses for approximately one second when an incorrect password is entered when attempting to enter Access Level B or higher, or when an incorrect password is entered when attempting to change passwords.
- PASSDIS—Asserted while the access (password disabled) jumper is installed.
- LINK5, LINK5A, LINK5B—Asserted while the link is active on the Ethernet port(s). Loss of link can be an indication that an Ethernet cable has been disconnected.
- LNKFAIL—Asserted if link is lost on the active IP port (Ports 5, 5A, or 5B).

These bits can be mapped for SCADA monitoring via DNP3, IEC 61850, Modbus, or SEL Fast Message. They also may be added to the SER for later analysis or assigned to output contacts for alarm purposes.

The SEL-651R-2 SER is a useful tool for capturing a variety of relay events. In addition to capturing state changes of user-selected Relay Word bits, it captures all startups, settings changes, and group switches. See *Sequential Events Recorder (SER) Report* on page 12.39 for more information about SER.

Physical Access Security

Physical security of cybersecurity assets is a common concern. SEL-651R-2 recloser controls can be installed within a control house that provides physical security. Other times, relays are installed in enclosures placed outside the control house, either within the switchyard or on a distribution feeder line.

You can monitor physical ingress by wiring a door sensor to one of the SEL-651R-2 contact inputs. This input can then be mapped for SCADA monitoring or added to the SER log so that you can monitor when physical access to the relay occurs.

It is also possible to wire an electronic latch to an SEL-651R-2 contact output. You could then map this output for SCADA control.

Configuration Management

Many users are concerned about managing the configuration of their relays. The SEL-651R-2 provides mechanisms to help users manage relay configuration.

All settings changes are logged to the SER log. Analysis of this log indicates if any unauthorized settings changes occurred.

The following Relay Word bits also indicate changes in relay configuration:

- SETCHG—Pulses for approximately one second when settings are changed or saved
- CHGPASS—Pulses for approximately one second when a password changes
- GRPSW—Pulses for approximately one second when the relay switches settings groups

The SEL-651R-2 also stores a hash code for each settings class in the CFG.TXT file. After configuring the device, read the CFG.TXT file and store it for future reference. Periodically read this file from the relay and compare it to the stored reference. If any of the hash codes have changed, then that settings class has been modified.

Firmware Hash Verification

This device supports digitally signed firmware upgrades. SEL uses the SHA-1 (firmware files R400–R407) and SHA-2 (R408 and higher) secure hash algorithms to compress and digitally sign firmware upgrade files. The signature ensures that the file has been provided by SEL and that its contents have not been altered. When the file is uploaded to the relay, the signature is verified using a public key stored on the relay. If the relay cannot verify the signature, it rejects the file. See *Appendix B: Firmware Upgrade Instructions* for more information on firmware upgrades.

Malware Protection

The SEL-651R-2 has inherent and continuous monitoring for malware. For a full description of this, see selinc.com/mitigating_malware/.

Security Vulnerabilities

If SEL finds a security vulnerability with the SEL-651R-2, it will be disclosed using our standard security notification process. For a full description of this process, see selinc.com/support/security-notifications/.

Settings Erasure

It is often desirable to erase the settings from the relay when it is removed from service. You can completely erase all the configuration settings from the SEL-651R-2 by using this procedure:

- Step 1. Go to Access Level C (see *ACC, BAC, 2AC, and CAL Commands (Go to Access Level 1, B, 2, or C) on page 10.39*).
- Step 2. Execute the **R_S** command.
- Step 3. Allow the relay to restart.

NOTE: Do not erase settings when sending the relay for service at the factory. SEL needs to be able to see how the relay was configured to properly diagnose any problems.

Once this procedure is complete, all internal instances of user settings and passwords will be erased. Do not do this when sending in the relay for service at the factory. SEL needs to see how the relay was configured to properly diagnose many problems.

Media Access Control Security (MACsec)

The SEL-651R-2 provides security for Ethernet frames starting at the data-link layer (OSI Layer 2). This section covers:

- *Introduction to MACsec on page M.4*
- *MACsec in the SEL-651R-2 on page M.11*

Introduction to MACsec

MACsec is made up of two distinct components:

- *IEEE 802.1AE MACsec Protocol on page M.5*
- *IEEE 802.1X-2010 Clause 9: MKA Protocol on page M.7*

MACsec Abbreviations and Definitions

aCAK: automatic Connectivity Association Key.

AES: Advanced Encryption Standard.

AN: Association Number.

CA: Connectivity Association.

CAK: Connectivity Association Key.

CKN: Connectivity Association Key Name.

CO: Confidentiality Offset.

EAPoL-MKA: Extensible Authentication Protocol over LAN as defined by IEEE 802.1X, that incorporates MACsec Key Agreement.

EC: Embedded Client.

GCM: Galois Counter Mode.

ICV: Integrity Check Value.

IED: intelligent electronic device.

IPSec: IP Security (not supported in the SEL-651R-2).

IV: Initialization Vector.

KDF: Key Derivation Function.

KS: Key Server.**LAN:** Local Area Network.**LPN:** the Lowest-acceptable Packet Number.**MACsec:** Media Access Control Security.**MKA:** MACsec Key Agreement.**MSDU:** MACsec Service Data Unit.**NAC:** Network Access Control.**OSI Model:** The Open Systems Interconnection model has seven layers to identify how and when certain communications functions should be performed.**pCAK:** pre-shared Connectivity Association Key.**PN:** Packet Number associated with each MACsec Packet.**RNG:** Random Number Generator.**SA:** Secure Association.**SAK:** Secure Association Key.**SCI:** Secure Channel Identifier.**SecTag:** Security Tag.**TLS:** Transport Layer Security.

IEEE 802.1AE MACsec Protocol

Introduction

MACsec is a nonroutable “hop-by-hop” cryptographic protocol that protects Ethernet frames starting at the data-link layer (OSI Layer 2). When MACsec is enabled, a bi-directional secure link is established after an exchange and verification of security keys between the two connected devices. MACsec protocol provides the following security attributes:

- **Confidentiality:** Optional obfuscation of the Ethernet frame’s data payload through encryption.
- **Integrity:** Prevention of manipulation of any section of the Ethernet frame by using an ICV.
- **Authenticity:** Providing proof of the identity of the hosts on the LAN and proof of the identity of the hosts within the CA with symmetrical encryption keys.
- **Replay Prevention:** Mitigation of replay attacks by using consecutive PNs.

MACsec works by taking the original Ethernet frame and adding two components to it: a SecTag and an ICV. *Figure M.1* shows an example of a normal Ethernet II frame, where the original EtherType and payload (data + padding) comprise the MSDU of the original frame.




Figure M.1 Ethernet II Frame

In MACsec protection, an additional header and the SecTag are inserted in the frame after the MAC addresses and before the original EtherType. The ICV is inserted after the MSDU and before the Frame Check Sequence (FCS).

SecTag and ICV allow the receiver of the frame to verify the authenticity and integrity of the frame and prevent replay attacks. *Figure M.2* shows the normal Ethernet II frame with the addition of MACsec.




Figure M.2 MACsec-Enabled Ethernet II Frame

By default, MACsec uses Galois Counter Mode Advanced Encryption Standard with a 128-bit key (GCM-AES-128). GCM-AES is an Authenticated Encryption with Additional Data (AEAD) cipher that performs both encryption and authentication of the original data by using a single key.

AEAD ciphers are useful for the SEL MACsec solution because they enable the device to secure all parts of an Ethernet frame. Unlike TLS or IPsec, this means that MACsec can *optionally* encrypt the data payload and still provide *integrity and replay protection* for the entire Ethernet frame, including the original source and destination MAC addresses (which are never encrypted). GCM-AES-128 has its own NIST standard, SP 800-38D.

Cryptographic Keys

When hosts on a LAN want to securely communicate with each other by using MACsec, they use a 32- or 64-byte symmetric SAK to secure the connection. To prevent packet loss when transitioning to a new SAK, each device must be able to support two SAKs simultaneously, each distinguished by an AN ranging from 0–3. Depending on the devices in the CA, all frames between the two devices can then be secured with MACsec, with the assumption that no attacker is able to communicate successfully on the network with other hosts without knowing the correct SAK.

MACsec on Point-to-Point ICS LAN



Figure M.3 MACsec on Point-to-Point ICS LAN

NOTE: MACsec parameters for the SEL-651R-2 use the Cryptographic Cipher of GCM-AES-128, a CO of 0, and a replay-window size of 0.

For two MACsec-supporting devices to communicate, they must be configured with the following settings:

- One or more keys (passwords), called SAKs, along with the respective AN used to distinguish individual keys
- A Cryptographic Cipher, which for IEEE 802.1AE is GCM-AES-128
- A CO, which indicates how much of the Ethernet payload is to be encrypted

In this scenario, hosts using MACsec communicate directly with each other or through traditional unmanaged Ethernet switches or Ethernet radios.

Scalability, Maintainability, and Ease-of-Use

For point-to-point scenarios, MACsec configuration is simpler than either TLS or IPsec. Generally, the user must program two SAKs with their respective ANs and include a CO (if desired).

However, there are some maintainability and ease-of-use concerns with this configuration method:

- **SAK Rotation:** SAKs need to be retired after 2^{32} packets due to the use of the PN as an IV (repeated IVs due to PN rollover after 2^{32} frames break GCM-AES).
- **Commissioning:** A point-to-point configuration is simpler than TLS or IPsec (using SAKs, ANs, and COs).

IEEE 802.1X-2010 Clause 9: MKA Protocol Introduction

The MKA protocol facilitates and automates the commissioning, management, and scalability of MACsec on a LAN. MKA provides the following ease-of-use attributes:

- **Network Discovery:** Hosts can discover other MKA-supporting devices attached to the same LAN.
- **Mutual Authentication:** Hosts can confirm mutual possession of a CAK and prove a past mutual authentication.
- **Key Management:** MKA automatically manages the generation of new SAKs for all authorized MACsec hosts joining a LAN and rotates SAKs when they near expiration. MKA can also distribute new CAKs to ensure that CAKs are refreshed on a regular basis.
- **MACsec Parameter Management:** MKA enables the automatic creation of SCIs and facilitates the synchronization of the cipher suites and COs used by all authorized MACsec hosts.

MKA automates most of the commissioning and management overhead of MACsec protocol for all authorized hosts on a LAN. Devices implementing MKA will either act as a KS (devices that distribute keys and set the cipher suite to be used by the EC) or as an EC (devices that receive keys and follow the direction of the KS).

The MKA protocol is an extension to the IEEE 802.1X Port-Based NAC standard and is specific to MACsec implementations. Two or more MACsec-authorized hosts use MKA to advertise and synchronize with each other on a LAN through an 802.1X-specific multicast MAC address. During synchronization, the hosts exchange details and negotiate which device becomes the MACsec KS on the LAN. When the negotiation is complete, the MACsec KS is responsible for automating SAK distribution to authorized members, synchronizing MACsec cipher suite details, and rotating SAKs when their expiration nears.

Cryptographic Keys

NOTE: The SEL-651R-2 supports the AES-CMAC-128 algorithm for MKA control packets.

All hosts wanting to use MKA with each other require a CAK with an associated CKN. When you use the CAK with the GCM-AES cipher, MKA protocol authenticates hosts on the LAN and securely distributes encrypted SAKs to MACsec-authorized devices. Once all necessary SAKs are distributed, hosts can securely communicate with each other by using MACsec.




Figure M.4 Secure Communication Using MACsec

MKA on ICS LANs

NOTE: Communicating through managed switches is not currently supported by MKA protocol. IEEE 802.1Q requires blocking the forwarding of received group bridge frames.

For two or more MACsec and MKA-supporting devices to communicate, they must be configured with a CAK with an associated CKN. Hosts integrating MACsec and MKA can communicate directly with each other or through existing unmanaged switching infrastructure.

MACsec Architecture

Definitions

- **Connectivity Association (CA):** A set of MACsec attributes used to create secure channels for inbound and outbound traffic between devices.
- **Embedded Client (EC):** A device that will never act as a KS (e.g., the SEL-651R-2 Advanced Recloser Control).
- **Key Server (KS):** A device that can generate and distributing keys (SAKs and CAKs) used in the MACsec system (e.g., an SEL-3622 Security Gateway).

Point-to-Point Architecture



Figure M.5 Point-to-Point Architecture

A point-to-point architecture is the simplest MACsec implementation. Users can easily implement this architecture between a KS and EC. In this implementation, only the EC and the KS communicate with each other, and they form a single MACsec CA. The cryptographic relationship between the KS and EC are not shared with any other device.

SEL MACsec Implementation Device Verification

SEL's implementation of MACsec uses a unique process of MKA verification to maximize the simplicity of commissioning scenarios. MKA verification removes the need for a user to initially input a CAK/CKN pair to complete the host adoption process.

Figure M.6 shows how MKA verification works in SEL devices.




Figure M.6 MKA Verification

1. The SEL devices discover each other by using an initial verification CA that is advertised by the KS and distinguished through the use of a unique, SEL specific, CKN.
2. The SEL devices verify each other differently depending on which commissioning mode is selected.
 - a. The auto-commissioning mode involves using a CAK (dCAK) derived on both devices from the same input by the same derivation function as the manual commissioning method.

- b. The manual commissioning mode involves using a pre-shared CAK (pCAK) that the KS generates and displays to the user. The user then manually inputs the CAK into the EC.

After verification is complete, the KS randomly generates and distributes a unique CAK (aCAK) and CKN pair to the EC.

The client and KS bring up the new secure CA and confirm each other on the new CAK/CKN live members list. At this point, the KS distributes an SAK on the new CA.

The KS and EC delete each other from the live members list on the verification CA. The EC ceases advertising on the verification CA. Members begin secure MACsec-protected communications on the new CA.

Automatic CAK Rotation

Once a CAK is configured for MKA, there is no standards-based method to automatically rotate that key beyond CAK caching. However, IEEE 802.1X-2010 subclause 9.12 specifies a method for using an MKA KS to distribute a subsequent group CAK/CKN pair for use with a different CA. Automatic MKA CAK rotation operates similarly to SEL's MKA verification implementation, as shown in *Figure M.7*.




Figure M.7 Automatic MKA CAK Rotation

1. During an active CA, an end user desires to change the CAK. This can be triggered in three ways:
 - a. The end user has configured the KS to automatically rotate the CAK on a schedule, and that scheduled change now takes place.
 - b. An end user manually initiates a CAK change.
 - c. In some instances, once a KS has been rebooted, a new CAK can be distributed to the EC.
2. The KS generates and distributes the new CAK/CKN to the client.
3. The client and KS bring up the new CA and confirm each other on the new CAK/CKN live members list. At this point, the KS distributes an SAK on the new CA, allowing members to begin secure MACsec-protected communications.
4. The KS and client delete each other from the live members list on the old CA. Both client and KS cease advertising on the old CA.

Cryptographic Considerations

- **Key Generation:** IEDs without secure key generation capabilities should use an MKA protocol priority of 255, indicating that they should never become a KS.
- **SAK Exhaustion:** SAKs would need to be considered expired when 64 GB of data have been encrypted with the key, and when the PN value of 0xC000 0000 (decimal 3,221,225,472) has been reached (per the MKA protocol). MKA automatically rotates SAKs based on PN. Note that the maximum SAK lifetime may occur prior to SAK exhaustion by configuring the SAK Lifetime setting KS, where available.
- **Relay Entropy:** Relays do not need RNGs with good entropy sources to securely communicate by using MACsec, so long as relays (ECs) never act as KSs, which are responsible for generating and distributing keys.

MACsec in the SEL-651R-2

NOTE: No factory-default keys, salts, or passwords are used for MACsec communication after commissioning.

The SEL-651R-2 is the EC in a MACsec Connection.

Latency testing was completed with an SEL-651R-2 with a communications interface of 10/100BASE-T to an SEL-3622 with a communications interface of 10/100BASE-T. Both devices used default settings with varying packet sizes (64 bytes and 1440 bytes) with comparisons between MACsec disabled and MACsec enabled for Integrity Only, and MACsec enabled for Integrity and Encryption.

Table M.2 Latency Testing

MACsec Configuration	Latency of 64-Byte Packet Size (ms) ^a	Latency of 1440-Byte Packet Size (ms) ^a
Integrity Only	8	36
Integrity and Encryption	9	45

^a Results are dependent upon the communication medium used and on the settings configurations for the SEL-3622 and the SEL-651R-2.

SEL Application Guide “Securing Ethernet Communications Between the SEL-3622 and SEL-651R by Using MACsec” (AG2022-20) provides an example of how to configure a MACsec connection between the SEL-651R-2 and an SEL-3622.

MACsec Settings

Table M.3 shows the MACsec commissioning configuration settings available on the SEL-651R-2. You can enable MACsec only on Ethernet Port 5.

Table M.3 SEL-651R-2 Port 5 Settings

Setting	Description	Range	Default Value
EPORTSEC	Enables Port Security	Y, N	N
MSECCKEY	MACsec Commissioning Key Method (A = Automatic; M = Manual; S = Static)	A, M, S	A

MACsec Commissioning

The SEL-651R-2 supports three different commissioning modes used to establish a MACsec connection: Automatic (MSECCKEY = A), Manual (MSECCKEY = M), and Static (MSECCKEY = S). Before commissioning a MACsec connection, ensure that there are no other devices between the SEL-651R-2 and the KS. This ensures that no “bad actors” are on the Ethernet cable. Failure to follow this practice could result in compromised security.

Automatic Commissioning Mode

The automatic commissioning mode uses a pre-shared key known to both the KS and the relay. The automatic commissioning mode only works with an SEL KS device, such as the SEL-3622. During automatic commissioning, the KS distributes a new CAK/CKN pair to the relay followed by an SAK. This ensures that a commissioned MACsec-secured system is not using factory-default keys. The MACsec commissioning process fails when a KS is not found, the CAK/CKN pair is not received, or the SAK is not received.

Open an automatic commissioning window by doing one of the following:

- Change the Port 5 Security Setting EPORTSEC = N to EPORTSEC = Y and MSECCKEY = A (both must occur)
- Use the front panel to secure Port 5 in the `MACsec` submenu on the front-panel menu (see *Figure 11.5* for more information on the SEL-651R-2 front-panel hierarchy)
- Issue the **MCS A** command from the terminal (see *MCS A Command on page 10.58* for more information on command syntax)

Opening a commissioning window by changing the Port 5 Security Settings from EPORTSEC = N to EPORTSEC = Y and MSECCKEY = A takes precedence over other methods. Either the front-panel 1 minute time-out must elapse or a user must press the **ESC** button on the front panel to terminate the commissioning process to use the **MCS A** command and the front panel for commissioning.

Manual Commissioning Mode

The manual commissioning mode uses a known initial CKN and a manually entered CAK. The manual commissioning mode only works with an SEL KS device, such as the SEL-3622. The use of the manual commissioning mode is recommended when the integrity of the Ethernet cable between the relay and the KS cannot be verified or if the use of pre-shared default keys for commissioning is prohibited.

When the integrity of the Ethernet cable between the relay and the KS cannot be verified, or if the use of pre-shared default keys is prohibited, using the manual commissioning mode through an out-of-band port and not Port 5 ensures the CAK/CKN pair is sent securely to the relay.

During the manual commissioning mode, the KS distributes a new CAK/CKN pair to the relay followed by an SAK. This ensures that, in a commissioned MACsec-secured system, there are no factory-default keys. The MACsec commissioning process fails when a KS is not found, the CAK/CKN pair is not received, or the SAK is not received.

The only way to open the manual commissioning window is with the **MCS M** command. The **MCS M** command is only available when the Port 5 Security Setting EPORTSEC = Y and MSECCKEY = M (see *MCS M Command on page 10.59* for more information on command syntax).

Static Commissioning Mode

The static commissioning mode uses a manually entered CAK and CKN in both the KS and the relay. The static commissioning mode only works with non-SEL KS devices. Use the static commissioning mode to pair an SEL-651R-2 with third-party KSs.

When the integrity of the Ethernet cable between the relay and the KS cannot be verified, or if the use of pre-shared default keys is prohibited, using the static commissioning mode through an out-of-band port and not Port 5 ensures the CAK/CKN pair is sent securely to the relay.

During the static commissioning mode, the KS distributes an SAK to the relay. The MACsec commissioning process fails when a KS is not found, the CAK/CKN pair is not received, or the SAK is not received.

Some third-party KSs use persistent CAKs and CKNs entered during the commissioning process and do not rotate the CAK and CKN. Manual or automatic rotation of the CAK and CKN is not required but is still permitted.

The only way to open the static commissioning window is with the **MCS S** command. The **MCS S** command is only available when the Port 5 Security Setting EPORTSEC = Y and MSECCKEY = S (see *MCS S Command on page 10.60* for more information on syntax).

Clearing MACsec Connections (Decommissioning)

There are several ways to clear a MACsec connection on the SEL-651R-2:

- Change the Port 5 Security Setting from EPORT = Y to EPORT = N
- Change the Port 5 Security Setting from EPORTSEC = Y to EPORTSEC = N
- Clear the connection in the MACsec submenu on the front-panel menu (see *Figure 11.5* for more information on the SEL-651R-2 front-panel hierarchy)
- By using the **MCS C** or **MCS R** commands (see *MCS C and MCS R Commands on page 10.59* for more information on command syntax)

Clearing the MACsec connection will clear any existing MACsec CA and all associated keys.

Monitoring and Logging

Table M.4 shows the SEL-651R-2 Relay Word bits that are useful for monitoring the MACsec connection. These Relay Word bits are displayed by using the **ETH** command of the SEL-651R-2 when the Port 5 Security Setting EPORTSEC = Y. These Relay Word bits are also viewable on the front panel of the SEL-651R-2 in the MACsec Status submenu (see *Figure 11.5* for SEL-651R-2 front-panel hierarchy).

Table M.4 SEL-651R-2 MACsec Relay Word Bits

Relay Word Bit	Description
MSEN	Asserted when Port 5 Setting EPORTSEC is enabled.
MSOK	Asserted when MACsec is operational; a secure association has been established.
MSINTG	Asserted when MACsec frames are sent without encryption (as defined by the KS).
MS_EANDI	Asserted when MACsec frames are sent with encryption (as defined by the KS).
MSCSDP	Asserted when the MACsec Cryptographic Self-Test has passed on SEL-651R-2 startup.
MSBAD	Asserted if logging cannot occur for the MACsec connection, if there is an issue with access with stored CA, or the PN has been exhausted on the active Secure Association (SA).
RSTMSCNT	Asserted when Global Setting under Data Control RSTMSCNT is asserted.

Map these bits for SCADA monitoring via DNP3, Modbus, or SEL Fast Message. You can also add these bits to the SER for later analysis or assign them to output contacts for alarm purposes. See *Sequential Events Recorder (SER) Report* on page 12.39 for more information about SER.

The SEL-651R-2 provides analog quantities that are useful for monitoring the MACsec connection on the relay (see *Table M.5*). These quantities are only displayed on the ETH Command of the SEL-651R-2 when Port 5 Security Setting EPORTSEC is set to Y. A few select analog quantities are available for display on the front panel of the SEL-651R-2 in the MACsec Status submenu (see *Figure 11.5* for SEL-651R-2 front-panel hierarchy).

Table M.5 SEL-651R-2 MACsec Analog Quantities (Sheet 1 of 2)

Analog Quantity	Description	Units	Front Panel Display Name^a
SECYSCI	Secure Channel Identifier	SCI	N/A
KSMADDR	MKA Key Server MAC Address ^b	MAC Address	KS MAC Address
VERUNTG	Counter that increments for each Ethernet frame without the MACsec header when the MACsec connection of the relay is not in STRICT mode	Counter	In Pkts Untagged
VERNOTG	Counter that increments for each Ethernet frame without the MACsec header when the MACsec connection of the relay is in STRICT mode	Counter	In Pkts No Tag
VERBDTG	Counter that increments when the MACsec Ethernet frame cannot be properly handled.	Counter	In Pkts Bad Tag
VERNOSA	Counter that increments for Ethernet frames with a different SA than the active SA on the relay when the MACsec connection of the relay is not in STRICT mode	Counter	In Pkts No SA
VERNOSE	Counter that increments for Ethernet frames with a different SA than the active SA on the relay when the MACsec connection of the relay is in STRICT mode	Counter	In Pkts No SA Error
VEROCVA	Counter that increments for each MACsec frame validated ^c	Counter	N/A
VEROCDA	Counter that increments for each MACsec frame decrypted ^d	Counter	N/A
TXRXPN	Largest packet number from the active transmit or receive SA	Counter	N/A
TRNSACT	Date and time when the last SA was received by the relay	Date/Time	Time Received SA
TRNSAST	Date and time when the current SA became active	Date/Time	Time TX/RX SA

Table M.5 SEL-651R-2 MACsec Analog Quantities (Sheet 2 of 2)

Analog Quantity	Description	Units	Front Panel Display Name ^a
CAKLFTM	Time shown in hours, minutes, and seconds that has elapsed since CAK installation on the relay	Time	Current CAK Lifetime
RSTCNTM	Date and time of last MACsec Counter reset	Date/Time	Last Time MACsec Counters Reset

^a Available on the front panel in MACsec Status submenu.

^b According to the MKA Key Server Election process, analog quantity KSMADDR may lead to seemingly erratic values while the network works to reconfigure while determining the elected KS in the CA. If no KS is present on the relay's live-peer-list, KSMADDR will be blank.

^c Only increments when the MACsec connection is integrity only.

^d Only increments when the MACsec connection has both integrity and encryption enabled.

Reset the counters shown in *Table M.5* by using any of the following:

- SELOGIC setting RSTMSCNT
- DNP3 (DRSTMSCT)
- Command line using the **ETH C** command
- A MACsec connection has been cleared

Security Logs Report (SLR)

The Security Logs Report archives specific events pertaining to the MACsec connection, including the creation, deletion, or rotation of keys. *Table M.6* shows the full list of events captured in the SLR. Each entry in the SLR includes a date and time stamp.

Table M.6 SLR Event Triggers (Sheet 1 of 2)

Event	SLR Message Entry	Tag Number	Severity Number	Facility Number
The PN has reached exhaustion on the current active SAK	PN Exhausted on current SAK	0	1	4
Change in an active MACsec connection from integrity and encryption to integrity only	MS_EANDI=0, encryption disabled	0	2	4
Change in an active MACsec connection from integrity only to encryption and integrity	MS_EANDI=1, encryption enabled	0	2	4
MACsec commissioning process is in progress	Commissioning in Progress	1	2	4
MACsec commissioning has succeeded	Commissioning Successful	1	2	4
MACsec commissioning has failed	Commissioning Failure	1	2	4
The CAK received from KS ^a	Rx CAK from XX:XX:XX:XX:XX:XX	3	5	4
The CAK has rotated	CAK Installation Successful	4	6	4
The SAK received from KS ^a	Rx SAK from XX:XX:XX:XX:XX:XX	3	5	4
The SAK has rotated	SAK Installation Successful	3	6	4
MACsec connection has been removed	MSOK=0, non-secured comms	1	2	4

Table M.6 SLR Event Triggers (Sheet 2 of 2)

Event	SLR Message Entry	Tag Number	Severity Number	Facility Number
MACsec connection has been established	MSOK=1,block non-secure comms	1	2	4
SLR report has been cleared	SLR archive cleared	1	2	4
Front-panel verification required to finish commissioning	FP Verification required	2	1	4
Start-up cryptographic self-test has failed.	Cryptographic self-test failed	3	1	4

^a XX:XX:XX:XX:XX:XX is a placeholder for the MAC address of the KS that has distributed the keys.

The SEL-651R-2 triggers a new entry in the SLR report for any event shown in *Table M.6*. Nonvolatile memory is used to store the latest 3000 rows of the SLR report so they can be retained during power loss. When the buffer fills up, newer records overwrite older records. The nonvolatile memory is rated for a finite number of write cycles. Exceeding the limit can result in a flash self-test failure. An average of one state change every 3 minutes can be made for a 25-year recloser control service life.

See *SLR Command* on page 10.73 for details on the **SLR** command.

Tag, Severity, and Facility

The **SLR** command provides information in a similar fashion as a system log. See *Table M.7* through *Table M.9* for a breakdown of the numerical code for the Tag, Severity, or Facility name.

Table M.7 SLR Message Tag Number

Numerical Code	Tag Name
0	MACsec
1	MACsecManagement
2	MACsecCommissioning
3	MACsecKeyManagement
4	MACsecKeyAgreement

Table M.8 SLR Message Severity Number

Numerical Code	Severity Name
0	Emergency
1	Alert
2	Critical
3	Error
4	Warning
5	Notice
6	Informational
7	Debug

Table M.9 SLR Message Facilities Number

Numerical Code	Facility Name
0	Kernel
1	User-Level
2	Mail System
3	System Daemons
4	Security/Authorization

Clearing SLR Report

Clear the SLR report from nonvolatile memory with the **SLR C** or **SLR R** command as follows:

```
=>>SLR C <Enter>
Clear the SLR
Are you sure (Y/N) ? Y <Enter>
Clearing
Clearing Complete
```

NOTE: If any events occur during the clearing process, the SLR entries for these events may be reported with time stamps that are prior to the SLR archive.

To indicate when the SLR memory was cleared, an entry is added to the SLR as shown in *Table M.6*.

The SLR nonvolatile memory is updated soon after new SLR events are generated. During some conditions, such as during event report capture, the update of an SLR event is momentarily interrupted and then SLR updating resumes.

Example SLR Report

The example SLR report in *Figure M.8* corresponds to a successful MACsec commissioned system with the rotation of a few keys.

SLR Report						
Date	Time	Tag	Severity	Facility	Message	Notes
03/26/2022	20:24:25.087	3	6	4	SAK Installation Successful	MACsec communications using the new SAK.
03/26/2022	20:24:25.087	3	5	4	Rx SAK from 00:30:A7:2A:F0:02	A new SAK has been successfully received on the relay.
03/26/2022	20:24:19.876	4	6	4	CAK Installation Successful	MACsec communications is using the new CAK.
03/26/2022	20:24:19.876	3	5	4	Rx CAK from 00:30:A7:2A:F0:02	A new CAK has been successfully received and saved on the relay.
03/26/2022	19:24:33.609	3	6	4	SAK Installation Successful	MACsec communications is using the new SAK.
03/26/2022	19:24:33.609	3	5	4	Rx SAK from 00:30:A7:2A:F0:02	A new SAK has been successfully received on the relay.

03/26/2022	18:54:33.201	3	6	4	SAK Installation Successful	MACsec communications is using the new SAK.
03/26/2022	18:54:33.201	3	5	4	Rx SAK from 00:30:A7:2A:F0:02	A new SAK has been successfully received on the relay.
03/26/2022	18:24:20.947	3	6	4	SAK Installation Successful	MACsec communications is using the new SAK.
03/26/2022	18:24:20.947	3	5	4	Rx SAK from 00:30:A7:2A:F0:02	A new SAK has been successfully received on the relay.
03/26/2022	18:24:20.947	1	2	4	MSOK=1,block non-secure comms	The MACsec connection is up and operational.
03/26/2022	18:24:20.945	0	2	4	MS_EANDI=1,encryption enabled	All MACsec frames will be encrypted and provide authentication and integrity.
03/26/2022	18:24:20.415	1	2	4	Commissioning Successful	The MACsec verification process has succeeded for a MACsec connection.
03/26/2022	18:24:17.844	4	6	4	CAK Installation Successful	MACsec communications is using the new CAK.
03/26/2022	18:24:17.844	3	5	4	Rx CAK from 00:30:A7:2A:F0:02	A new CAK has been successfully received and saved on the relay.
03/26/2022	18:24:10.462	1	2	4	Commissioning in Progress	The MACsec verification process has been triggered to commission a MACsec connection.
03/26/2022	18:24:04.328	1	2	4	SLR archive cleared	SLR report has been cleared.

Figure M.8 Example SLR Report

Glossary

aCAK	Abbreviation for automatic Connectivity Association Key.																										
AC Ripple	The peak-to-peak ac component of a signal or waveform. In the station dc battery system, monitoring ac ripple provides an indication of whether the substation battery charger has failed.																										
ACSELERATOR QuickSet SEL-5030 Software	A Windows-based program that simplifies settings and provides analysis support.																										
ACSELERATOR Architect SEL-5032 Software	Architect is an add-on to the QuickSet suite that uses the IEC 61850 Substation Configuration Language to configure SEL IEDs.																										
ACSI	Abstract communications service interface for the IEC 61850 protocol. Defines a set of objects, a set of services to manipulate and access those objects, and a base set of data types describing objects.																										
Active Settings Group	The settings group that the SEL-651R-2 is presently using from among eight settings groups available in the relay.																										
AES	Abbreviation for Advanced Encryption Standard.																										
AN	Abbreviation for Association Number.																										
Analog Quantities	Variables represented by such fluctuating measurable quantities as temperature, frequency, current, and voltage.																										
AND Operator	Logical AND. An operator in Boolean SELOGIC control equations that requires fulfillment of conditions on both sides of the operator before the equation is true.																										
ANSI Standard Device Numbers	A list of standard numbers used to represent electrical protection and control relays. The standard device numbers used in this instruction manual include the following: <table><tr><td>25</td><td>Synchronism-Check Element</td></tr><tr><td>27</td><td>Undervoltage Element</td></tr><tr><td>50</td><td>Overcurrent Element</td></tr><tr><td>51</td><td>Inverse-Time Overcurrent Element</td></tr><tr><td>52</td><td>AC Circuit Breaker</td></tr><tr><td>59</td><td>Overshoot Element</td></tr><tr><td>69</td><td>Permissive Control Device (e.g., permit/block circuit breaker closing)</td></tr><tr><td>78VS</td><td>Vector Shift Element</td></tr><tr><td>79</td><td>Reclosing Relay</td></tr><tr><td>81</td><td>Frequency Element</td></tr><tr><td>81R</td><td>Rate-of-Change-of-Frequency Element</td></tr><tr><td>81RF</td><td>Fast Rate-of-Change-of-Frequency Element</td></tr><tr><td>81W</td><td>Frequency Window Element</td></tr></table>	25	Synchronism-Check Element	27	Undervoltage Element	50	Overcurrent Element	51	Inverse-Time Overcurrent Element	52	AC Circuit Breaker	59	Overshoot Element	69	Permissive Control Device (e.g., permit/block circuit breaker closing)	78VS	Vector Shift Element	79	Reclosing Relay	81	Frequency Element	81R	Rate-of-Change-of-Frequency Element	81RF	Fast Rate-of-Change-of-Frequency Element	81W	Frequency Window Element
25	Synchronism-Check Element																										
27	Undervoltage Element																										
50	Overcurrent Element																										
51	Inverse-Time Overcurrent Element																										
52	AC Circuit Breaker																										
59	Overshoot Element																										
69	Permissive Control Device (e.g., permit/block circuit breaker closing)																										
78VS	Vector Shift Element																										
79	Reclosing Relay																										
81	Frequency Element																										
81R	Rate-of-Change-of-Frequency Element																										
81RF	Fast Rate-of-Change-of-Frequency Element																										
81W	Frequency Window Element																										

These numbers are frequently used within a suffix letter to further designate their application. The suffix letters used in this instruction manual include the following:

- P Phase Element
- G Ground Element
- N Neutral Element
- Q Negative-Sequence (3I2) Element

Apparent Power, S

Complex power expressed in units of volt-amps (VA), kilovolt-amperes (kVA), or megavolt-amperes (MVA). Accounts for both real (P) and reactive (Q) power dissipated in a circuit: $S = P + jQ$. This is power at the fundamental frequency only; no harmonics are included in this quantity.

ASCII

Abbreviation for American Standard Code for Information Interchange. Defines a standard set of text characters. The SEL-651R-2 uses ASCII text characters to communicate, by using front- and rear-panel EIA-232 serial ports on the relay and through virtual serial ports.

ASCII Terminal

A terminal without built-in logic or local processing capability that can only send and receive information.

Assert

To activate. To fulfill the logic or electrical requirements needed to operate a device. To set a logic condition to the true state (logical 1) of that condition. To apply a closed contact to an SEL-651R-2 input. To close a normally open output contact. To open a normally closed output contact.

AT Modem Command Set

Dialing String Standard

The command language standard that Hayes Microcomputer Products, Inc. developed to control auto-dial modems from an ASCII terminal (usually EIA-232 connected) or a PC (personal computer) containing software allowing emulation of such a terminal.

Autoconfiguration

The ability to determine relay type, model number, metering capability, port ID, data rate, passwords, relay elements, and other information that an IED (e.g., SEL-2020/2030/2032 Communications Processor) needs to automatically communicate with relays.

Automatic Messages

Messages including status failure and status warning messages that the relay generates at the serial ports and displays automatically on the front-panel LCD.

Automatic Reclose

Automatic closing of a circuit breaker after a breaker trip by a protective relay.

Boolean Logic Statements

Statements consisting of variables that behave according to Boolean logic operators, such as AND, NOT, and OR.

Breaker Auxiliary Contact

An electrical contact associated with a circuit breaker that opens or closes to indicate the breaker position. A Form A breaker auxiliary contact (ANSI Standard Device Number 52A) closes when the breaker is closed and opens when the breaker is open. A Form B breaker auxiliary contact (ANSI Standard Device Number 52B) opens when the breaker is closed and closes when the breaker is open.

Buffered Report

IEC 61850 IEDs can issue buffered reports of internal events (caused by trigger options data-change, quality-change, and data-update). These event reports can be sent immediately or buffered (to some practical limit) for transmission, such that values of data are not lost because of transport flow control constraints or loss of connection. Buffered reporting provides sequence-of-events (SOE) functionality.

C37.118	IEEE C37.118, Standard for Synchrophasors for Power Systems.
CA	Abbreviation for Connectivity Association.
CAK	Abbreviation for Connectivity Association Key.
CID File	IEC 61850 Configured IED Description file. XML file that contains the configuration for a specific IED.
CKN	Abbreviation for Connectivity Association Key Name.
Common Data Class	IEC 61850 grouping of data objects that model substation functions. Common data classes include status information, controllable status, controllable analog, status settings, analog settings, and description information.
CO	Abbreviation for Confidentiality Offset.
Contact Input	See Control Input.
Contact Output	See Control Output.
Control Input	Relay input for monitoring the state of external circuits. Connects auxiliary relay and circuit breaker contacts to the control inputs.
Control Output	Relay output that affects the state of other equipment. Connects control outputs to circuit breaker trip and close coils, breaker failure auxiliary relays, communications-assisted tripping circuits, and SCADA systems.
Coordination Timer	A timer that delays an overreaching element so that a downstream device has time to operate.
Counter	Variable or device such as a register or storage location that either records or represents the number of times an event occurs.
Data Class	In the IEC 61850 protocol, an aggregation of classes or data attributes.
Data Object	In the IEC 61850 protocol, part of a logical node representing specific information (status or measurement, for example). From an object-oriented point of view, a data object is an instance of a data class.
Dead Band	The range of variation an analog quantity can traverse before causing a response.
Deassert	To deactivate. To remove the logic or electrical requirements needed to operate a device. To clear a logic condition to its false state (logical 0). To open the circuit or open the contacts across an SEL-651R-2 input. To open a normally open output contact. To close a normally closed output contact.
Debounce Time	The time that masks the period when relay contacts continue to move after closing; debounce time covers this indeterminate state.
Default Data Map	The default map of objects and indices that the SEL-651R-2 uses in DNP protocol.
Demand Meter	A measuring function that calculates a rolling average or thermal average of instantaneous measurements over time.
DNP (Distributed Network Protocol)	Manufacturer-developed, hardware-independent communications protocol.

Dropout Time	The time measured from the removal of an input signal until the output signal deasserts. You can set the time, in the case of a logic variable timer, or the dropout time can be a result of the characteristics of an element algorithm, as in the case of an overcurrent element dropout time.
DTE Devices	Data terminal equipment (computers, terminals, printers, relays, etc.).
EAPol-MKA	Abbreviation for Extensible Authentication Protocol over LAN, as defined by IEEE 802.1X, that incorporates MACsec Key Agreement.
EC	Abbreviation for Embedded Client.
EIA-232	Electrical definition for point-to-point serial data communications interfaces, based on the standard EIA/TIA-232. Formerly known as RS-232.
ESD (Electrostatic Discharge)	The sudden transfer of charge between objects at different potentials caused by direct contact or induced by an electrostatic field.
Ethernet	A network physical and data link layer defined by IEE 802.2 and IEEE 802.3.
Event History	A quick look at recent relay activity that includes a standard report header; event number, date, time, and type; fault location; maximum fault phase current; active group at the trigger instant; and targets.
Event Report	A text-based collection of data stored by the relay in response to a triggering condition, such as a fault or ASCII TRI command. The data show relay measurements before and after the trigger, in addition to the states of protection elements, relay inputs, and relay outputs each processing interval. After an electrical system fault, use event reports to analyze relay and system performance.
Event Summary	A shortened version of stored event reports. An event summary includes items such as event date and time, event type, fault location, time source, recloser shot counter, currents, and sequence currents. The relay sends an event report summary (if auto messaging is enabled) to the relay serial port a few seconds after an event.
Fast Meter	SEL binary serial port command used to collect metering data with SEL relays.
Fast Operate	SEL binary serial port command used to perform control with SEL relays.
FET	Field Effect Transistor.
Firmware	The nonvolatile program stored in the relay that defines relay operation.
Flash Memory	A type of nonvolatile relay memory used for storing large blocks of nonvolatile data.
FTP	File Transfer Protocol.
Function Code	A code that defines how you manipulate an object in DNP3 protocol.
Fundamental Frequency	The component of the measured electrical signal with a frequency equal to the normal electrical system frequency, usually 50 Hz or 60 Hz. Generally used to differentiate between the normal system frequency and any harmonic frequencies present.
GCM	Abbreviation for Galois Counter Mode.

Global Settings	General settings including those for breaker type, date format, phase rotation, nominal system frequency, enables, control inputs, settings group selection, and current and voltage source selection.
GOOSE	IEC 61850 Generic Object Oriented Substation Event. GOOSE objects can quickly and conveniently transfer status, controls, and measured values among peers on an IEC 61850 network.
GPS	Global Positioning System. Source of position and high-accuracy time information.
GUI	Graphical user interface.
HMI	Human-machine interface.
ICD File	IEC 61850 IED Capability Description file. XML file that describes IED capabilities, including information on logical node and GOOSE support.
ICV	Abbreviation of Integrity Check Value.
IEC 61850	Internationally standard method of communications and integration conceived with the goal of supporting systems of multivendor IEDs networked together to perform protection, monitoring, automation, metering, and control.
IP Address	An identifier for a computer or a device on a TCP/IP network. Networks using the TCP/IP protocol route messages based on the IP address of the destination. The format of an IP address is a 32-bit numeric address written as four numbers separated by periods. For example, 1.160.10.240 could be an IP address.
IPsec	Abbreviation for IP Security (not supported in the SEL-651R-2).
IV	Abbreviation for Initialization Vector.
KDF	Abbreviation for Key Derivation Function.
KS	Abbreviation for Key Server.
Local Bits	The Relay Word bit outputs of local control switches that you access through the SEL-651R-2 front panel. Local control switches replace traditional panel mounted control switches.
Lockout Relay	An auxiliary relay that prevents operation of associated devices until it is reset either electrically or manually.
Logical 0	A false logic condition, dropped out element, or deasserted control input or control output.
Logical 1	A true logic condition, picked up element, or asserted control input or control output.
Logical Node	In IEC 61850, the smallest part of a function that exchanges data. A logical node (LN) is an object defined by its data and methods. Each logical node represents a group of data (controls, status, measurements, etc.) associated with a particular function.
LPN	Abbreviation for the Lowest-acceptable Packet Number.

MAC Address	The Media Access Control (hardware) address of a device connected to a shared network medium, most often used with Ethernet networks.
MACsec	Abbreviation for Media Access Control Security.
Maximum/Minimum Meter	Type of meter data presented by the SEL-651R-2 that includes a record of the maximum and minimum of each value, along with the date and time that each maximum and minimum occurred.
Mechanical Operating Time	Time between trip initiation or close initiation and the change in status of an associated circuit breaker auxiliary 52A normally open contacts.
MIRRORED BITS Communications	Patented relay-to-relay communications protocol that sends internal logic status, encoded in a digital message, from one relay to the other. Eliminates the need for some communications hardware.
MKA	Abbreviation for MACsec Key Agreement.
MMS	Manufacturing Messaging Specification, a data exchange protocol used by UCA.
MSDU	Abbreviation for MACsec Service Data Unit.
NAC	Abbreviation for Network Access Control.
Nonvolatile Memory	Relay memory that persists over time to maintain the contained data even when the relay is de-energized.
NOT Operator	A logical operator that produces the inverse value.
OR Operator	Logical OR. A Boolean SELOGIC control equation operator that compares two Boolean values and yields either a logical 1 if either compared Boolean value is logical 1 or a logical 0 if both compared Boolean values are logical 0.
OSI Model	The Open Systems Interconnection model has seven layers to identify how and when certain communications functions should be performed.
Parentheses Operator	Math operator. Use paired parentheses to control the execution of operations in a SELOGIC control equation.
PC	Personal computer.
pCAK	Abbreviation for pre-shared Connectivity Association Key.
Peak Demand Metering	Maximum demand and a time stamp for phase currents, negative-sequence and zero-sequence currents, and powers. The SEL-651R-2 stores peak demand values and the date and time these occurred to nonvolatile storage once per day, overwriting the previously stored value if the new value is larger. Should the relay lose control power, the relay restores the peak demand information saved at 23:50 hours on the previous day.
Phase Rotation	The sequence of voltage or current phasors in a multiphase electrical system. In an ABC phase rotation system, the B-phase voltage lags the A-phase voltage by 120°, and the C-phase voltage lags B-phase voltage by 120°. In an ACB phase rotation system, the C-phase voltage lags the A-phase voltage by 120°, and the B-phase voltage lags the C-phase voltage by 120°.
Phase Selection	Ability of the relay to determine the faulted phase or phases.

PN	Abbreviation for Packet Number associated with each MACsec Packet.
R_TRIG	Rising-edge trigger. Boolean SELOGIC control equation operator that triggers an operation upon logic detection of a rising edge.
Relay Word Bit	A single relay element or logic result. A Relay Word bit can equal either logical 1 or logical 0. Logical 1 represents a true logic condition, picked up element, or asserted control input or control output. Logical 0 represents a false logic condition, dropped out element, or deasserted control input or control output. Use Relay Word bits in SELOGIC control equations.
RNG	Abbreviation for Random Number Generator.
RTU	Remote Terminal Unit.
RXD	Received data.
SA	Abbreviation for Secure Association.
SAK	Abbreviation for Secure Association Key.
SCADA	Supervisory control and data acquisition.
SCD File	IEC 61850 Substation Configuration Description file. XML file that contains information on all IEDs within a substation, communications configuration data, and a substation description.
SCI	Abbreviation for Secure Channel Identifier.
SCL	IEC 61850 Substation Configuration Language. An XML-based configuration language that supports the exchange of database configuration data among different software tools that can be from different manufacturers. There are four types of SCL files used within IEC 61850: CID, ICD, SCD, and SSD.
SecTag	Abbreviation for Security Tag.
Self-Test	A function that verifies the correct operation of a critical device subsystem and indicates detection of an out-of-tolerance condition. The SEL-651R-2 has self-tests that validate the relay power supply, microprocessor, memory, and other critical systems.
SELOGIC Control Equation	A relay setting that allows you to control a relay function (such as a control output) using a logical combination of relay element outputs and fixed logic outputs.
SELOGIC Expression Builder	A rules-based editor within the QuickSet software for programming SELOGIC control equations.
Sequential Events Recorder (SER)	A relay function that stores a record of the date and time of each assertion and deassertion of every Relay Word bit in a list that you set in the relay. SER provides a useful way to determine the order and timing of events of a relay operation.
SER	The relay serial port command to request a report of the latest 1000 sequential events.
Shot Counter	A counter that records the number of times a reclosing relay (dev. 79) attempts to close a circuit breaker.

Single-Phase Trip	A circuit breaker trip operation that occurs when one pole of the three poles of a circuit breaker opens independently of the other poles.
SSD File	IEC 61850 System Specification Description file. XML file that describes the single-line diagram of the substation and the required logical nodes.
Status Failure	A severe out-of-tolerance internal operating condition. The relay issues a status failure message and enters a protection-disabled state.
Status Warning	Out-of-tolerance internal operating conditions that do not compromise relay protection, yet are beyond expected limits. The relay issues a status warning message and continues to operate.
Subnet Mask	The subnet mask divides the local node IP address into two parts, a network number and a node address on that network. A subnet mask is four bytes of information and is expressed in the same format as an IP address.
Synchronized Phasor	A phasor calculated from data samples using an absolute time signal as the reference for the sampling process. The phasors from remote sites have a defined common phase relationship. Also known as synchrophasor.
Telnet	An Internet protocol for exchanging terminal data that connects a computer to a network server and allows control of that server and communication with other servers on the network.
Three-Phase Trip	A circuit breaker operation that occurs when the circuit breaker opens all three poles at the same time.
TLS	Abbreviation for Transport Layer Security.
Torque Control	A method of using one relay element to supervise the operation of another.
Total Clearing Time	The time interval from the beginning of a fault condition to final interruption of the circuit.
Unbuffered Report	IEC 61850 IEDs can issue immediate unbuffered reports of internal events (caused by trigger options data-change, quality-change, and data-update) on a “best effort” basis. If no association exists, or if the transport data flow is not fast enough to support it, events can be lost.
Vector Shift Element	The element is based on detecting phase shift (vector shift) in the three-phase voltages caused by islanding of a generator and a subsequent sudden increase of load on the generator.

Index

Page numbers appearing in bold mark the location of the topic's primary discussion.

Symbols

- *₁, largest current
 - See Event Report
- >, trigger row
 - See Event Report

Numerics

- 12 Vdc Auxiliary Power Supply
 - See Auxiliary Power Supply
- 120 Vac Outlet
 - See Convenience Outlet
- 19" Accessory Shelf
 - See Accessories
- 2ACCESS Command
 - See Commands
- 52A Status
 - See Reclosers
- 61850
 - See Communications, protocols,
IEC 61850
- 78VS Shift Element
 - See Vector Shift Element

A

- ABB Gridshield
 - See Reclosers
- ABB OVR-3/VR-3S
 - See Reclosers
- AC Transfer Switch
 - See Connections, power, AC,
120 Vac
- Access
 - jumper
 - See Jumpers
- ACCESS Command
 - See Commands
- Access Levels
 - communications ports **10.22**
 - front panel 11.2
- Accessories 1.4
 - 14-pin control cable (C510) 2.34
 - 32-pin control cable 2.34
 - general
 - 19" accessory shelf 2.19
 - 2-pin low-voltage close cable
(C511) 2.45
 - 2-pin low-voltage close
receptacle

See Connections, power, AC,
120 Vac

8-pin voltage receptacle

- See Connections, Voltage,
Secondary

AC transfer switch

See Connections, power, AC,
120 Vac

universal fuseblock

See Connections, power, AC
vandal sleeve 1.4

voltage input fuseblock

See Connections, voltage,
secondary

Accuracy

See Specifications

ACCELERATOR QuickSet SEL-5030

Software **3.1–3.23**

applications 3.1

design template 3.9

event analysis **3.18**, 12.1

help 3.23

meter and control HMI 3.6

settings 3.8

database management 3.21

drivers **3.5**, 3.10

editor 3.13–3.16

entering 3.14

expression builder 3.14

menu 3.9

sending 3.16

setup 3.3

terminal 3.5

Alarm

See Outputs

Analog Quantities **G.1**

for display points **G.1**

See also Front Panel, rotating
display

for DNP3 **G.1**

for IEC 61850 **G.1**

See also IEC 61850

for load profile recorder **G.1**

See also Load Profile Recorder

for Modbus **G.1**

See also Modbus

for SEL Fast Meter protocol **G.1**

See also SEL Protocols

in SELOGIC control equations **7.2**,
7.6

See also Settings, SELOGIC
control equations, operands

Angle Compensation **4.62**

Applications 1.6

Arc Sense Technology (AST)

HIF events

CEV HIF command 12.52

summary 12.48

ASCII Commands **10.32–10.86**,

C.1–C.10

See also Commands

ASCII Protocol

See Communications, protocols,
SEL

Automatic Messages

front panel **11.2**, 13.11

serial port and Telnet session 10.21

Auto-Reclose

See Reclosing Relay

Autosynchronization **4.71**

Autosynchronizing

See Autosynchronization

Auxiliary Power Supply (12 Vdc) **2.55**

fuse 2.61

rating

See Specifications

B

BACCESS Command

See Commands

Battery, Clock 2.57

Battery, Control 2.5, 2.10

charger

modes 8.42

status 8.46

diagnostics and status **8.44–8.47**,
11.21

fuse 2.61

installation and connection 2.30

monitor 8.42

settings, power-off delay 8.42

temperature 2.5, 2.10

replacement 2.60

See also Specifications

testing 8.45

See also Commands, BTT

troubleshooting 13.14

wake-up 2.31, **8.43**, 11.22

- weight 2.60
- BNAMES Command**
 - See Commands
- Breaker**
 - See Reclosers
- BREAKER Command**
 - See Commands
- Breaker/Recloser Contact Wear Monitor**
 - 8.23
 - See also Commands, BRE
- BTT Command**
 - See Commands
- C**
 - C37.118
 - See Communications, protocols, synchrophasors; High-Accuracy Timekeeping
 - Cabinet
 - See Enclosure
 - Cables
 - recloser 2.34
 - serial port
 - See Serial Ports, cable
 - Capacitor, Trip/Close 2.3–2.5, 2.7–2.9
 - in factory-default settings 6.7, 6.14, 8.47
 - precautions 2.57
 - CASCII Command**
 - See Commands
 - CEVENT Command**
 - See Commands
 - CHISTORY Command**
 - See Commands
 - Circuit Breaker**
 - See Reclosers
 - Close**
 - logic 6.1, **6.5**
 - unlatch 6.6
 - manual (factory-default settings) 6.7, 11.23
 - See also Commands, CLOSE
 - mapping
 - See Settings, connection-related, close mapping (RCCL1, RCCL2, RCCL3)
 - outputs
 - See Reclosers, ABB
 - OVR-3/VR-3S, close circuit; Reclosers, ABB Gridshield, close circuit; Reclosers, Control-Powered Eaton NOVA/G&W Control Power Viper-S, close circuit; Reclosers, G&W Viper-ST, close circuit; Reclosers, ABB
 - Joslyn TriMod 600R, close circuit; Reclosers, Siemens SDR Three-Phase, close circuit; Reclosers, Siemens SDR Triple-Single, close circuit; Reclosers, Tavrida OSM, close circuit; Reclosers, traditional retrofit, close circuit
 - Relay Word bits** 6.5
 - settings 6.2–6.10
 - factory-default 6.7
 - timer, close failure (CFD) 6.5–6.6
 - Commands**
 - ZACCESS** 10.24, **10.39**
 - ACCESS** **10.39**
 - ASCII 10.32–10.86
 - BACCESS** 10.23, **10.39**
 - BNAMES** **10.41**, I.16
 - BREAKER** 8.37, 10.41
 - BTT** 8.45, **10.42**
 - CASCII** **10.43**, C.1
 - CEVENT** 10.43, **12.31**, C.6
 - See also Commands, EVENT
 - CHISTORY** **10.44**, **12.31**, C.5
 - See also Commands, HISTORY
 - CLOSE** 6.7, **10.44**, 12.29
 - COMMUNICATIONS** **10.45**, D.4
 - CONTROL** 7.23, **10.46**
 - COPY** 9.4, **10.47**
 - COUNTER** 10.47
 - CSTATUS** **10.48**, C.5
 - See also Commands, STATUS
 - CSUMMARY** **10.48**, 12.31, C.9
 - DATE** 10.48
 - DNAMES** **10.49**, I.13
 - EVENT** **10.50**, 12.15
 - EXIT** 10.50
 - explanations 10.39–10.86
 - FILE** **10.50**
 - GOOSE** **10.52**
 - GROUP** 9.4, 10.22, **10.54**
 - HISTORY** **10.55**, 12.10
 - HIZ** 4.158
 - ID** 3.5, **10.56**, I.13
 - INI HIF** 4.154
 - L_D** **10.56**, B.11
 - LDP** 10.56
 - LOOPBACK** **10.57**, D.4
 - MAC** **10.58**
 - METER** 8.2, **10.60**
 - demand 8.2, 8.6, **10.62**
 - energy 8.2, 8.15, **10.63**
 - fundamental (instantaneous) 8.2, **10.61**
 - maximum/minimum 8.17, **10.64**
 - RMS 8.2, 8.22, **10.65**
 - synchrophasors **10.66**, J.17
 - THD and harmonics 8.2, 8.21, **10.64**
 - OPEN** 5.5, 6.26, **10.68**, 12.29
 - See also Jumpers, Breaker/Output Control
 - PASSWORD** **10.68**
 - PULSE** 7.36, **10.70**, 12.4
 - See also Jumpers, breaker/output control
 - QUIT** 10.71
 - R_S** 10.71
 - SER** **10.71**, 12.39
 - SET** 9.1, 9.3, **10.72**
 - TERSE parameter 9.3
 - SHOW** 9.1, 9.63–9.70, **10.72**
 - SNS** **10.73**, I.16
 - SSI** 4.103, 4.104, **10.73**, 12.42
 - STATUS** 7.1, **10.75**, 13.8
 - summary 10.32
 - TARGET** **10.78**, F.1
 - TEST DB** **10.81**, E.23
 - TIME** **10.83**
 - TRIGGER** **10.84**, 12.4
 - VECTOR** **10.85**
 - VERSION** **10.85**
 - Commissioning**
 - See Testing
 - Communications**
 - See also Serial Ports
 - access level
 - See Access Level
 - ASCII commands
 - See Commands
 - automatic messages 10.21
 - cable
 - See Serial Ports, cable
 - EIA-232
 - See Serial Ports, EIA-232
 - handshaking 10.10
 - protocols 10.14
 - DNP3 **E.1–E.43**
 - access method E.3
 - analog inputs E.22
 - binary controls E.8
 - binary inputs E.20
 - binary outputs E.20
 - device profile document E.23
 - event data E.3, E.39
 - objects E.2, E.25
 - polling
 - See DNP3, access method
 - session limits
 - See Communications, protocols, session limits
 - settings E.10
 - testing E.23

- See also Commands, TEST DB
- user's group E.1
- FTP 10.14, 10.18
 - session limits
 - See Communications, protocols, session limits
- IEC 61850 **L.1–L.63**
 - ACSI L.3
 - conformance statements L.59
 - data mapping L.4
 - GOOSE L.5
 - publication processing L.17–L.20
 - subscription processing L.13–L.17
 - logical node extensions L.23–L.24
 - logical nodes L.25–L.53
 - MMS L.4
 - object models **L.3**
 - protocol implementation
 - conformance statement L.53–L.59
 - SCL files L.6
 - session limits
 - See Communications, protocols, session limits
 - settings L.20
 - virtual bits 7.35, L.5
- Modbus K.1–K.40
 - default Modbus map K.39–K.40
 - exception responses K.3
 - function codes K.2–K.20
 - 01h K.3
 - 02h K.4–K.10
 - 03h K.10
 - 04h K.11
 - 05h K.11–K.18
 - 06h K.18
 - 08h K.18–K.19
 - 10h K.19–K.20
 - quantities K.21–K.39
 - RTU queries K.2
 - session limits
 - See Communications, protocols, session limits
 - settings K.20
 - TCP queries K.2
- SEL
 - ASCII 10.21
 - Compressed ASCII C.1–C.10
 - Fast Meter/Fast Operate I.1–I.16
 - Fast SER H.1–H.7
 - MIRRORED BITS D.1–D.6
- session limits 10.15
- SNTP 10.16
- synchrophasors J.1–J.25**
 - See also C37.118
 - communications bandwidth J.14–J.15
 - measurement J.2
 - meter
 - See Commands, METER, synchrophasors
 - Relay Word bits J.16
 - session limits
 - See Communications, protocols, session limits
 - settings J.4–J.10
 - example J.18–J.21
- Telnet 10.14
 - session limits
 - See Communications, protocols, session limits
- web server 10.19
 - session limits
 - See Communications, protocols, session limits
 - settings
 - See Settings, sheets, port
- COMMUNICATIONS Command**
 - See Commands
- Compatibility**
 - See Reclosers
- Compressed ASCII**
 - commands C.1
 - protocol
 - See Communications, protocols, SEL
- COMTRADE**
 - .CFG file 12.13–12.14
 - .DAT file 12.14
 - .HDR file 12.13
- Configuration**
 - factory wiring **2.30–2.55**, 2.62
 - factory-default settings
 - See Settings, factory-default models and options 1.4
- Connections**
 - AC transfer switch
 - See Connections, power, AC alarm
 - See Outputs, alarm, programmable
 - battery
 - See Battery, Control
 - See Battery, control
 - cables, recloser 2.34
 - close circuit
 - See Reclosers
- contact outputs
 - See Outputs, contact
- current, secondary
 - ABB Gridshield 2.66
 - ABB Joslyn TriMod 600R
 - reclosers 2.77
 - ABB OVR-3/VR-3S reclosers 2.69
 - Eaton NOVA-TS or NOVA-STS
 - Triple-Single reclosers 2.80
 - G&W Viper-ST reclosers 2.65
 - Siemens SDR Three-Phase
 - reclosers 2.91
 - Siemens SDR Triple-Single
 - reclosers 2.90
 - Tavrida OSM 2.85
 - traditional retrofit reclosers 2.62, 2.74
- ground
 - See Grounding
- inputs, optoisolated or status
 - See Inputs, optoisolated (extra); Inputs, status (standard)
- power, AC 2.31
 - 120 Vac
 - 2-pin low-voltage close receptacle (Traditional Retrofit recloser only) 2.45
 - 3-pin receptacle (G&W Viper-ST recloser only) 2.44
 - AC transfer switch 2.3, 2.7, **2.37**, 2.41
 - convenience outlet 2.31–2.39
 - universal fuseblock 2.43
 - 230 Vac 2.32
- power, DC 2.31
 - 125 Vdc 2.33
 - 48 Vdc 2.34
- screw terminal connectors 2.53
 - keying 2.53
- screw type and tightening torque
 - 12 Vdc auxiliary power supply 2.55
 - AC transfer switch 2.37
 - extra inputs/outputs 2.53
- power connections 2.31
 - standard outputs 2.54
 - universal fuseblock 2.43
 - voltage connections 2.46
- serial ports
 - See Serial Ports
- trip circuit
 - See Reclosers
- voltage, secondary 2.46
 - 8-pin receptacle 2.47
- fuseblock 2.43

- Low Energy Analog (LEA)
 - inputs 2.49
 - See also Settings, connection-related; Specifications
- phase designations 2.52
 - See also Settings, connection-related
- single-phase and phase-to-phase 2.53
 - See also Settings, connection-related
- Contact Inputs
 - See Inputs
- Contact Outputs
 - See Outputs, contact
- Control Cable
 - See Reclosers
- CONTROL Command
 - See Commands
- Control Inputs
 - See Inputs
- Control Outputs
 - See Outputs, contact
- Convenience Outlet
 - connections
 - See Connections, power, AC, 120 Vac
 - fusing 2.61
- COPY Command
 - See Commands
- COUNTER Command
 - See Commands
- Counters
 - See Settings, SELOGIC control equations, functions, counters
- CSTATUS Command
 - See Commands
- CSUMMARY Command
 - See Commands
- Current Inputs
 - connections
 - See Connections, current, secondary, ABB OVR-3/VR-3S reclosers; Connections, current, secondary, ABB Gridshield; Connections, current, secondary, G&W Viper-ST reclosers; Connections, current, secondary, ABB Joslyn TriMod 600R reclosers; Connections, current, secondary, Siemens SDR Three-Phase reclosers; Connections, current, secondary, Siemens SDR Triple-Single reclosers; Connections, current, secondary, Tavrida OSM reclosers; Connections, current, secondary, traditional retrofit reclosers
- SDR Three-Phase reclosers; Connections, current, secondary, Siemens SDR Triple-Single reclosers; Connections, current, secondary, Tavrida OSM reclosers; Connections, current, secondary, traditional retrofit reclosers
 - ratings
 - See Specifications
- Current Transformer (CT)
 - connections
 - See Connections, current, secondary, ABB OVR-3/VR-3S reclosers; Connections, current, secondary, ABB Gridshield reclosers; Connections, current, secondary, G&W Viper-ST, trip circuit-ST reclosers; Connections, current, secondary, ABB Joslyn TriMod 600R reclosers; Connections, current, secondary, Eaton NOVA-TS or NOVA-STS Triple-Single reclosers; Connections, current, secondary, Siemens SDR Three-Phase reclosers; Connections, current, secondary, Siemens SDR Triple-Single reclosers; Connections, current, secondary, Tavrida OSM reclosers; Connections, current, secondary, traditional retrofit reclosers
- selecting (sizing) 9.42
- Curves
 - See Overcurrent Elements, inverse-time (time-overcurrent)
- Cyber Security M.1
- D**
- DATE Command
 - See Commands
- Daylight-Saving Time 9.39
- DD
 - See Disturbance Detector
- Default Settings
 - See Settings, factory-default
- Definite-Time Overcurrent Elements
 - See Overcurrent Elements
- Demand Metering
 - command
 - See Commands, METER
 - See Meter
- Design Template
 - See ACSELERATOR QuickSet SEL-5030 Software
- Diagnostics
 - See Self-Tests
- Digitally-Signed Files B.2
- Dimensions
 - See Enclosure
- Directional Control
 - Best Choice Ground Directional Logic 4.121, 4.123, 4.131
 - enables 4.122, 4.123
 - for ground overcurrent elements 4.120
 - for negative-sequence overcurrent elements 4.126
 - for phase overcurrent elements 4.126
 - impedance settings (Z2F, Z2R, Z0F, Z0R) conversions 9.52
 - impedance settings (Z2F, Z2R, Z0F, Z0R) derivations 4.137
 - negative-sequence voltage-polarized 4.128
 - negative-sequence voltage-polarized (for ground) 4.124
 - positive-sequence voltage-polarized 4.129
 - routing 4.125, 4.130
 - settings 4.130
 - automatic 4.130
 - torque control 4.144
 - zero-sequence voltage-polarized 4.125
- Display
 - See Front Panel, rotating display
- Display Points
 - See Front Panel, rotating display
- Disturbance Detector 5.6
- DNAMES Command
 - See Commands
- DNP3
 - See Communications, protocols, DNP3
- DST
 - See Daylight-Saving Time
- E**
- Earthing
 - See Grounding
- Eaton NOVA
 - See Reclosers
- Eaton NOVA-TS or NOVA-STS
 - Triple-Single
 - See Reclosers

- EIA-232
 Ports
 See Serial Ports
 protocols
 See Communications
- Enclosure 2.2, 2.6
 accessories
 See Accessories
 dimensions 2.10, 2.20
 locking 2.2, 2.6
 mounting 2.10, 2.20
 painted cold rolled steel 2.2, 2.6
 stainless steel 2.2, 2.6
 ventilation 2.2, 2.6
 weight 2.11, 2.20
- Energy Metering
 command
 See Commands, METER
 See Meter
- EPORT Setting 9.62
- Ethernet
 port
 communications 10.7
 cables 10.12
 protocols 10.14
 status Relay Word bits 10.9
- EVENT Command
 See Commands, CEVENT;
 Commands, EVENT
- Event Report
 *, largest current 12.32
 >, trigger row 12.32
 analysis/oscillography
 See also PC Software,
 SEL-5030; PC Software,
 SEL-5601
 phasor calculation 12.36–12.38
 column definitions 12.16
 fault location
 See Fault Locator
 filtered 12.2
 history 12.10
 See also Commands, HISTORY;
 Commands, CHISTORY
 length 12.4
 phase rolling 12.3
 prefault 12.4
 settings
 SELOGIC Control Equation ER
 12.5
 storage 12.4
 summary 12.7
 See also Commands,
 CSUMMARY
 synchrophasor-level accuracy 12.31
 trigger 12.4
- See also Commands, TRIGGER;
 Commands, PULSE
 unfiltered (raw) 12.2
 variable scaling for analog values
 12.17
- Excess Trip/Close Logic 7.35
- EXIT Command
 See Commands
- Extra Input/Outputs
 See Inputs; Outputs
- F**
- Factory-Default Settings
 See Settings, factory-default
- Failure
 See Status
- Fast Meter
 See Communications, protocols,
 SEL
- Fast Rate-of-Change-of-Frequency
 (81RF) Element **4.95–4.97**
- Fast SER
 See Communications, protocols,
 SEL
- Fault Locator 12.8
 impedance settings (Z1MAG,
 Z0MAG) conversions 9.52
 voltage source (VSELECT) 9.33
- FAULT SELOGIC Setting 5.18
- FILE Command
 See Commands
- Firmware
 hash verification M.3
 upgrades B.1
 versions A.1
- Frequency Elements 4.82
 fast rate-of-change (81RF) 4.95
 Low-Energy Analog (LEA) inputs
 setting adjustments (27B81P) 9.50
 undervoltage block (voltage control)
 4.88
 voltage source (FSELECT) **4.82**,
 9.33
 window (81W) 4.89
- Front Panel 11.1
 access levels (security) 11.2
 See also Access Levels
 Human-Machine Interface (HMI)
 11.2
 contrast 11.2
 menus and screens 11.4
 labels 11.26
 lamp test 11.22
 layout 11.1
 LCD contrast adjustment 11.2
- operator control pushbuttons/LEDs
 11.22
- rotating display 11.13
 display points 11.14
 See also Analog Quantities
- settings
 See Settings, sheets
- target reset 5.15, 11.21
- targets/LEDs 5.13, **11.20**
- time-out 11.4
- tricolor LEDs
 operator controls 11.22
 targets/LEDs **5.13**, 11.20
- wake up
 See Battery, Control
- FTP
 See Communications, protocols,
 FTP
- Fundamental Metering
 See Meter
- Fuseblock
 See Connections, power, AC
- Fuses 2.60
- G**
- G&W Viper-ST
 See Reclosers
- Generator
 autosynchronization **4.71**
 synchronization check **4.69**
 voltage high **4.58**
 voltage selection **4.52**
- GFCI (Ground Fault Circuit Interrupter)
 See Connections, power, AC,
 120 Vac, convenience outlet
- GOOSE L.1, **L.5**
 See also Communications,
 protocols, IEC 61850
 command
 See Commands
- Ground Switch Logic
 metering functions
 See Meter
 protection functions 4.117
- Grounding 2.29
- GROUP Command
 See Commands
- Groups, Multiple Setting
 See Settings
- H**
- HALARM 13.7
 See also Outputs, alarm,
 programmable

- Harmonics Metering
 - See Meter
- High-Accuracy Timekeeping J.21
- High-Impedance Fault
 - event oscillography **12.52–12.55**
- High-Impedance Faults **4.152–4.162**
 - example **4.155–4.157**
- HISTORY Command
 - See Commands; Event Report, history
- HTTP
 - See Communications, protocols, web server
- Human-Machine Interface (HMI)
 - See Front Panel
- I**
- I/O
 - See Inputs; Outputs
- ID Command
 - See Commands
- IEC 61850
 - reports **L.7**
 - See Communications, protocols, IEC 61850
- IEEE C37.118
 - See Communications, protocols, synchrophasors; High-Accuracy Timekeeping
- Inputs **7.22**
 - optoisolated (extra) 7.22
 - settings
 - See Settings, connection-related, input debounce (EICIS)
 - timers, debounce 7.22
 - status (standard) 7.21
 - applications
 - 14-pin (Eaton/Viper-S) 6.4
 - 14-pin (Viper-S only) 2.65
 - ABB Gridshield 2.65
 - ABB Joslyn TriMod 600R **2.77**
 - ABB OVR-3/VR-3S **2.69**
 - Eaton NOVA-TS or NOVA-STS Triple-Single **2.80**
 - G&W Viper-ST **2.65**, 6.5
 - Siemens SDR Three-Phase **2.89**
 - Siemens SDR Triple-Single **2.89**
 - Tavrida OSM **2.84**
 - traditional retrofit **2.62, 2.74**
 - settings
- J
- Jumpers
 - access 2.55
 - breaker/output control 2.55
 - serial port 2.56
- L**
- L_D Command
 - See Commands
- Latch Bits (Latches)
 - See Settings, SELOGIC control equations, functions
- LCD
 - See Front Panel
- LDP Command
 - See Commands
- LEA (Low-Energy Analog)
 - See Connections, voltage, secondary; Settings, connection-related
- LEDs
 - front panel 5.13, 11.20
- Load Profile Recorder (LDP) 8.47
 - See also Analog Quantities
- Load-Encroachment Logic 4.111
 - directional control (ZLOAD) **4.127, 4.129**
 - impedance settings (ZLF, ZLR)
 - conversions 9.52
 - voltage source (VSELECT) 9.33
- Local Bits 11.8
 - nonvolatile 11.10
 - OFF/MOMENTARY switch 11.9
 - ON/OFF switch 11.9
 - ON/OFF/MOMENTARY switch 11.10
- Local Control
 - See Front Panel, operator control pushbuttons/LEDs; Local Bits
- Lock
 - See Enclosure
- Lockout
 - See Reclosing Relay
- Logic
 - close
 - See Close
 - ground switch
 - See Ground Switch Logic
 - pole open
 - See Pole Open Logic
 - reclose supervision
 - See Reclose Supervision
 - reclosing relay
 - See Reclosing Relay
 - SELOGIC
 - See Settings, SELOGIC control equations
 - switch-onto-fault
 - See Trip, logic
 - target 5.13, **11.20**
 - trip
 - See Trip, logic
- LOOPBACK Command
 - See Commands
- LOP (Loss-of-Potential) Logic 4.118
 - directional control 4.122, 4.127
- Low-Energy Analog (LEA)
 - See Connections, voltage, secondary; Settings, connection-related
- Low-Voltage Close Power 2.45
- M**
- MAC Command
 - See Commands
- Maintenance Testing
 - See Testing
- Manual Lockout Handle
 - See Reclosers, G&W Viper-ST, yellow operating handle; Reclosers, traditional retrofit, yellow operating handle
- Math Variables
 - See Settings, SELOGIC control equations, operands, analog quantities
- MAXACC Setting 9.62
- Maximum/Minimum Metering
 - See Meter
- Menus
 - See Front Panel, Human-Machine Interface (HMI)
- Meter
 - accuracy

- See Specifications
 - command**
 - See Commands, METER
 - demand 8.6
 - thermal and rolling characteristics 8.7
 - energy 8.15
 - frequency source (FSELECT) 8.6
 - front panel
 - See Front Panel, Human-Machine Interface (HMI), menus and screens
 - fundamental (instantaneous) 8.2
 - ground switch 8.3
 - harmonics 8.21
 - maximum/minimum 8.17
 - phantom voltage 8.4
 - phase rolling 8.1
 - RMS 8.21
 - small signal cutoff 8.19
 - view
 - See Front Panel, Human-Machine Interface (HMI), menus and screens
 - voltage source (VSELECT) 9.33
 - METER Command**
 - See Commands
 - MIRRORED BITS**
 - See Communications, protocols, SEL, MIRRORED BITS
 - Modbus**
 - See Communications, protocols, Modbus
 - Models**
 - recloser control
 - See Reclosers
 - reclosers
 - See Reclosers
 - Monitor**
 - battery
 - See Battery, Control
 - breaker/recloser contact wear
 - See Breaker/Recloser Contact Wear Monitor
 - Mounting**
 - See Enclosure
 - N**
 - Negative-Sequence Overcurrent Element
 - See Overcurrent Elements, negative-sequence application guidelines
 - O**
 - OPEN Command
 - See Commands
 - Open Intervals**
 - See Reclosing Relay, timing
 - Operator Control Pushbuttons**
 - See Front Panel, operator control pushbuttons/LEDs
 - Operators**
 - AND 7.3
 - F_TRIG 7.5
 - NOT 7.3
 - OR 7.3
 - parentheses 7.3
 - precedence 7.2
 - R_TRIG 7.4
 - SELOGIC Control Equation 7.2–7.8
 - Options**
 - See Accessories; Configuration, models and options
 - Optoisolated Inputs**
 - See Inputs
 - Oscillography**
 - See ACCELERATOR QuickSet SEL-5030 Software; PC Software, SEL-5601
 - Outputs**
 - alarm, programmable 7.36
 - close
 - See Reclosers, ABB OVR-3/VR-3S, close circuit; Reclosers, ABB Gridshield, close circuit; Reclosers, Control-Powered Eaton NOVA/G&W Control Power Viper-S, close circuit; Reclosers, G&W Viper-ST, close circuit; Reclosers, ABB Joslyn TriMod 600R, close circuit; Reclosers, Siemens SDR Three-Phase, close circuit; Reclosers, Siemens SDR Triple-Single, close circuit; Reclosers, Tavrida OSM, close circuit; Reclosers, traditional retrofit, close circuit
 - contact
 - extra 7.36
 - standard 7.36
 - trip (example) 7.39
 - See also Recloser, trip circuit
 - Overcurrent Elements**
 - instantaneous/definite-time 4.1
 - directional control 4.144
 - ground 4.9
 - See also Ground Switch Logic
 - maximum-phase 4.1
 - negative-sequence 4.12
 - neutral 4.7
 - single-phase 4.1
 - torque control 4.5, 4.144
 - inverse-time (time-overcurrent) 4.13
 - curves 9.4
 - recloser 9.16
 - standard 9.4
 - directional control 4.144
 - dual characteristic 4.13
 - ground 4.23
 - See also Ground Switch Logic
 - logic outputs (example) 4.16
 - maximum-phase 4.15
 - negative-sequence 4.26
 - neutral 4.21
 - See also Neutral Switch Logic
 - reset timing details (example) 4.18
 - single-phase 4.18
 - torque control 4.15, 4.16, 4.144
 - negative-sequence application guidelines 4.146
 - Overfrequency**
 - See Frequency Elements
 - Overvoltage**
 - See Voltage Elements
- P**
 - password
 - See also Access Level
 - defaults 10.68
 - front-panel (security) 11.2
 - jumper
 - See Jumpers
 - PASSWORD Command
 - See Commands
 - PC Software
 - SEL-5030 3.1–3.23, 9.1, 12.1, B.4
 - SEL-5032 3.1
 - SEL-5045 3.1
 - SEL-5601 3.1, 3.19, 12.1
 - SEL-5801 3.1
 - Phantom Voltage
 - See Meter; Settings, connection-related
 - Phase Rolling
 - See Settings, connection-related
 - Phasors
 - See Event Report, analysis/oscillography, phasor calculation

- Physical Access Security M.2
- Polarization Voltage (VPOLV) 4.127
- Pole Open Logic 5.9
- Power Elements 4.105
- Low-Energy Analog (LEA) inputs
 - setting adjustments 9.50
 - voltage source (VSELECT) 9.33
- Power Module 2.3, 2.7
- 12 Vdc auxiliary power supply
 - See Auxiliary Power Supply (12 Vdc)
 - connections
 - See Connections, power, AC
 - convenience outlet 2.3, 2.7
 - fuses
 - See Fuses
 - voltage ranges (120/230 Vac) 2.3, 2.7
 - See also Connections, power, AC
- Processing Interval (Processing Specifications) 1.11
- Protection Functions
- See Frequency Elements; Ground Switch Logic;
 - Load-Encroachment Logic;
 - Overcurrent Elements, instantaneous/definite-time;
 - Overcurrent Elements, inverse-time (time-overcurrent);
 - Power Elements; Synchronization Check; Voltage Elements; Voltage Sag/Swell/Interruption Elements
- Protocols
- See Communications
- PULSE Command
- See Commands
- Pushbuttons
- See Front Panel, Human-Machine Interface (HMI);
 - Front Panel, operator control pushbuttons/LEDs
- Q**
- QUIT Command
- See Commands
- R**
- R_S Command
- See Commands
- Rate-of-Change-of-Frequency (81R) Element **4.93–4.95**
- Ratio Correction Factor (RCF)
- See Settings, connection-related, voltage ratio correction factors for LEAs
- Rear Panel
- See Power Module; Relay Model
- Reclose Supervision
- logic 6.10
 - Relay Word bits 6.10
 - settings 6.10
 - factory-default 6.14
 - timer, reclose supervision limit (79CLSD) 6.12
- Recloser Contact Wear Monitor
- See Breaker/Recloser Contact Wear Monitor
- Recloser Curves
- See Overcurrent Elements, inverse-time (time-overcurrent), curves
- Reclosers 1.6
- 14-pin (Eaton NOVA)
 - status 6.4
 - 14-pin (Eaton/Viper)
 - status 6.3
 - 14-pin (Eaton/Viper-S) 2.65
 - control cable 2.34
 - 32-pin (Viper-ST)
 - control cable 2.34
- ABB Gridshield
- close circuit 2.68
 - current transformers 2.66
 - See also Settings, connection-related, current status 2.69
 - See also Settings, connection-related, pole mapping trip circuit 2.62
 - yellow operating handle 2.66
- ABB Joslyn TriMod 600R
- close circuit 2.77
 - current transformers 2.77
 - See also Settings, connection-related, current status 2.80
 - See also Settings, connection-related, pole mapping
 - trip circuit 2.77
 - yellow operating handle 2.80
- ABB OVR-3/VR-3S
- close circuit 2.69
 - current transformers 2.69
 - See also Settings, connection-related, current status 2.73
 - See also Settings, connection-related, pole mapping
 - trip circuit 2.69
 - yellow operating handle 2.73
- Control-Powered Eaton NOVA/G&W Control Power Viper-S
- close circuit 2.76
 - current transformers 2.75
 - status 2.76
 - trip circuit 2.76
- Eaton NOVA-TS or NOVA-STS
- Triple-Single
 - close circuit 2.83
 - current transformers 2.80
 - See also Settings, connection-related, current status 2.83
 - See also, Settings connection-related, pole mapping
 - trip circuit 2.83
 - yellow operating handle 2.84
- G&W Viper-ST
- close circuit 2.65
 - current transformers 2.65
 - See also Settings, connection-related, current status 2.68
 - See also Settings, connection-related, pole mapping
 - trip circuit 2.65
 - trip/close mapping and output logic 7.32
 - excess trip/close logic 7.35
 - yellow operating handle 2.68, 5.5
- G&W Viper-ST/G&W Viper-LT/ABB Elastimold MVR 2.13
- Siemens SDR Three-Phase
- close circuit 2.94
 - current transformers 2.91
 - status 2.94
 - See also Settings, connection-related, pole mapping
 - trip circuit 2.94
 - yellow operating handle 2.94
- Siemens SDR Triple-Single
- close circuit 2.93
 - current transformers 2.90
 - status 2.93
 - See also Settings, connection-related, pole mapping
 - trip circuit 2.93
 - yellow operating handle 2.93
- Tavrida OSM
- close circuit 2.86
 - current transformers 2.85
 - status 2.86
 - See also Settings, connection-related, pole mapping

- trip circuit 2.86
 yellow operating handle 2.86
- traditional retrofit
 close circuit 2.64
 current transformers 2.62, 2.74
 See also Settings,
 connection-related, current
 motor-operated 2.64
status 2.64
 trip circuit 2.64
 yellow operating handle 2.63
- type tests
 See Type Tests
- Reclosing Relay 6.17
 defeat/turn-off 6.18
 lockout 6.23
- Relay Word bits 6.17
 sequence coordination 6.34
 settings 6.17
 factory-default 6.20, 6.24
 shot counter 6.22
 analog quantities 6.22
 supervision 6.25
 See also Reclose Supervision
 timing 6.20
 open interval **6.20**, 6.29
 reset **6.21**, 6.33
- Relay Module 2.4, 2.8
 connections 2.5, 2.9
 fuses
 See Fuses
- Relay Word bits F.1
 alphabetic list F.6
 in SELOGIC control equations 7.2
 row list F.1
- Remote Bits 7.23
 command
 See Commands, CONTROL
- ON/OFF/MOMENTARY Switch
 7.23
 volatile 7.24
- Remote Control
 See Commands, CLOSE;
 Commands, OPEN; Remote Bits;
 CLOSE Command
 See Commands
- Reset
 See Front Panel, target reset;
 METER, demand;
 METER, energy;
 METER, maximum/minimum;
 Voltage Sag/Swell/Interruption Elements
- RMS Metering
 See Meter
- Rolling Demand
 See Meter, demand
- Rotating Display
 See Front Panel, rotating display
- S**
- Sag/Swell/Interruption Report 12.42
 See also Voltage
 Sag/Swell/Interruption Elements;
 Commands, SSI
- SALARM
 See Outputs, alarm, programmable
- Schweitzer Engineering Laboratories, Inc.
 See Technical Support
- SEL Protocol
 See Communications, protocols,
 SEL
- SEL-5030
 See PC Software
- SEL-5032
 See PC Software
- SEL-5045
 See PC Software
- SEL-5601
 See PC Software
- SEL-5801
 See PC Software
- Self-Tests 13.7
- SELOGIC Control Equations 7.1
 See also Settings, SELOGIC control equations
- Sequence Coordination
 See Reclosing Relay
- Sequential Events Recorder (SER) 12.39
 setting 12.40
 trigger 12.39
- SER Command
 See Commands
- Serial Network Time Protocol
 See Communications, protocols,
 SNTP
- Serial Number Label
 See Configuration, models and options
- Serial Ports 10.1
 See also Communications
 access levels
 See Access Levels
 cable 10.12
 commands
 See Commands
 EIA-232 10.1
 handshaking 10.10
- jumpers **2.56**, 10.10
 pinout 10.10
 software flow control 10.21
- SET Command
 See Commands
- Settings
 changing
 via ACCELERATOR QuickSet 3.8
 via front panel (SET/SHOW Menu) 11.12
 via serial port
 See Commands, SET
- class 9.1
- command
 See Commands, SET;
 Commands, SHOW
- connection-related
 breaker monitor mapping
 (BKMONA, BKMONB, BKMONC) 9.38
 breaker/recloser type (BKTYP)
9.30, **9.52**
 close mapping (RCCL1, RCCL2, RCCL3) 7.32, **9.54**
 current connections (IPCONN) 9.28
 current transformer polarity (CTPOL) 9.29
 current transformer ratio (CTR/CTRN) 9.41
 frequency source (FSELECT) 9.33
 ground current switch (EGNDSW) 9.29
 groups, multiple setting command
 See Commands, GROUP
- input debounce (EICIS) 9.34
- Low Energy Analog (LEA)
 inputs settings adjustments
 See also Frequency Elements; Power Elements; Synchronism Check; Voltage Elements
- Low-Energy Analog (LEA)
 inputs settings adjustments
9.42, **9.50**
 phantom voltage (EPHANT)
9.33
 See also Meter
- phase rolling
 A-B-C Worlds 9.54
 breaker monitor initiate 9.38
 current and voltage 9.28
 pole status, trip and close
9.52
 pole mapping (52A_A, 52A_B, 52A_C) **6.3**, **9.52**

- potential transformer ratio (PTRY, PTRZ) 9.42
 - adjustments for LEAs 9.42
- single-/three-phase operation (ESPB) 6.1–6.4, **9.30**
 - See also Settings, connection-related, phase rolling
- trip mapping (RCTR1, RCTR2, RCTR3) 5.3, 7.32, **9.53**
- voltage connections (VYCONN, VZCONN) 9.30
- voltage ratio correction factors for LEAs (V1YRCF, V2YRCF, V3YRCF) 9.34, 9.50
- voltage source (VSELECT) 9.33
- explanations 9.27
- factory-default 9.63
- global, make first 9.2
- groups, multiple setting
 - change effects 9.4
 - command
 - See Commands, GROUP
 - make with care 7.32
 - nonvolatile 7.31
- port
 - enable
 - See EPORT Setting
 - maximum access level
 - See MAXACC Setting
- references 9.70
 - See also Commands, SET
- SELOGIC control equations **7.1**, 9.27
 - capacity 7.1
 - functions
 - counters 7.15
 - volatile 7.20
 - latches 7.10
 - make with care 7.14
 - nonvolatile 7.13
 - variables/timers 7.8
- operands 7.2
 - analog quantities 7.2
 - math variables 7.6, **9.52**
 - NA setting **7.1**, 9.27
 - Relay Word bits 7.2
- sheets **SET.1**
 - front panel SET.63
 - global SET.1
 - group SET.8
 - logic SET.46
 - port SET.73
 - report SET.72
- view
 - via ACSELERATOR QuickSet
 - Read menu 3.11
- via front panel (SET/SHOW Menu) 11.12
- via serial port
 - See Command, SHOW
- Settings Sheets
 - See Settings, sheets
- Shelf
 - See Accessories, general
- Shot Counter
 - See Reclosing Relay
- SHOW Command
 - See Commands
- Siemens SDR
 - See Reclosers
- Single-Phase 6.2, 9.52–9.59
 - close 6.2, 6.5
 - directional control 4.146
 - reclose supervision 6.2, 6.10
 - recloser status 6.3
 - reclosing relay 6.2, 6.17
 - tripping 5.1
 - voltage connections 9.31
- Single-Pole
 - See Single-Phase
- Slip Frequency **4.59**
- SNS Command
 - See Commands
- Specifications **1.9**
 - metering 1.14
 - protection functions (relay elements) 1.12
- SSI Command
 - See Commands
- Status 13.8
 - See also Commands, CSTATUS; Commands, STATUS
- SWCFG.ZIP 3.9
 - See also ACSELERATOR QuickSet SEL-5030 Software; ACSELERATOR QuickSet SEL-5030 Software, design template
- Switch-On-Fault
 - See Trip, logic
- Synchronization Check 4.52
 - Low-Energy Analog (LEA) inputs
 - setting adjustments 9.50
 - voltage sources (FSELECT) **4.52**, 9.33
- Synchronizing
 - See Autosynchronization
- T**
- TARGET Command
 - See Commands
- Targets
 - See Front Panel
- Tavrida OSM
 - See Reclosers
 - status
 - See also Settings, connection-related, pole mapping
- Technical Support 13.15
- Telnet
 - See Communications, protocols, Telnet
- Temperature Monitor
 - See Battery, Control, monitor, temperature
- TERSE Parameter
 - See Commands, SET
- TEST DB Command
 - See Commands
- Testing 13.1
 - acceptance 13.1
 - commissioning 13.2
 - maintenance 13.2
 - methods 13.3
 - self-tests 13.7
 - troubleshooting 13.11
- Thermal Demand Metering
 - See Meter, demand
- TIME Command
 - See Commands
- Time Inputs
 - See IRIG-B, connections
- Time Out
 - See Front Panel
- Time Synchronization
 - DNP3 **E.8**
- Time-Overcurrent Curves
 - See Overcurrent Elements, inverse-time (time-overcurrent), curves
- Time-Overcurrent Elements
 - See Overcurrent Elements, inverse-time (time-overcurrent)
- Timers
 - See Settings, SELOGIC control equations, functions, variables/timers
- Torque Control
 - See Directional Control, settings, torque control
- Transfer Switch
 - See Connections, power, AC, 120 Vac, AC transfer switch
- Trigger
 - See Event Report

- T**
- TRIGGER Command
 - See Commands
 - Trip
 - circuits/outputs
 - See Reclosers, ABB
 - OVR-3/VR-3S, trip circuit; ABB Gridshield, trip circuit; Reclosers, Control-Powered Eaton NOVA/G&W Control Power Viper-S, trip circuit; Reclosers, G&W Viper-ST, trip circuit; Reclosers, ABB Joslyn TriMod 600R, trip circuit; Reclosers, Siemens SDR Three-Phase, trip circuit; Reclosers, Siemens SDR Triple-Single, trip circuit; Reclosers, Tavrida OSM, trip circuit; Reclosers, traditional retrofit, trip circuit
 - command
 - See Commands, OPEN
 - LED 5.15
 - logic 5.1
 - switch-onto-fault 5.11
 - unlatch 5.2
 - manual (factory-default settings) 5.4, 11.23
 - See also Commands, OPEN
 - mapping
 - See Settings, connection-related, trip mapping (RCTR1, RCTR2, RCTR3)
 - Relay Word bits (outputs) 5.8
 - settings
 - factory-default 5.4
 - timer, minimum trip duration (TDURD) 5.7
 - Troubleshooting
 - See Testing
 - Type Tests 1.15

U

 - UCA2 L.3
 - GOOSE L.5
 - Underfrequency
 - See Frequency Elements
 - Undervoltage
 - See Voltage Elements
 - USB
 - establishing communications 10.2–10.7
 - UTC 9.39

V

 - VECTOR Command
 - See Commands

W

 - Weight
 - See Battery; Enclosure
 - window (81W) 4.89

Y

 - Yellow Operating Handle
 - See Reclosers, G&W Viper-ST; Reclosers, traditional retrofit
 - yellow operating handle 2.69
 - Y-Voltage Terminals
 - See Connections, voltage, secondary

Z

 - ZDS
 - See Digitally Signed Files
 - Z-Voltage Terminals
 - See Connections, voltage, secondary

This page intentionally left blank

SEL-651R-2 Recloser Control

Command Summary

Command	Access Level	Prompt	Command Description
2AC	1	=>	Enter Access Level 2.
ACC	0	=	Enter Access Level 1.
BAC	1	=>	Enter Breaker Access Level (Access Level B).
BNA	0	=	Display names of status bits in the A5D1 Fast Meter Message.
BRE	1	=>	Display breaker/recloser contact wear report.
BRE R	B	==>	Reset breaker/recloser contact wear monitor.
BRE W	B	==>	Preload breaker/recloser contact wear monitor data.
BTT	B	==>	Display latest battery load test results and time remaining until next discharge test.
BTT NOW	B	==>	Force a battery test and view the results.
CAL	2	=>>	Enter Access Level C. Reserved for SEL use only.
CAS	0	=	Display Compressed ASCII configuration message.
CEV <i>n</i>	1	=>	Display event report <i>n</i> in Compressed ASCII format. Parameter <i>n</i> can correspond to the number from the HIS command or the unique event number from the HIS E command.
CEV HIF <i>n</i>	1	=>	Display HIF event report <i>n</i> in Compressed ASCII format. Parameter <i>n</i> corresponds to the event number from the HIS HIF command.
CHI	1	=>	Display history data in Compressed ASCII format.
CHI HIF	1	=>	Display HIF history data in Compressed ASCII format.
CLO, CLO A, CLO B, CLO C	B	==>	Momentarily assert Relay Word bit CC3, CCA, CCB, or CCC).
COM <i>c</i>	1	=>	Show communications summary report (COM report) on MIRRORED BITS Channel <i>c</i> (<i>c</i> = A or B) using all failure records in the channel calculations.
COM <i>c row1</i>	1	=>	Show COM report for MIRRORED BITS Channel <i>c</i> using the latest <i>row1</i> failure records (<i>row1</i> = 1–255, where 1 is the most recent entry).
COM <i>c row1 row2</i>	1	=>	Show COM report for MIRRORED BITS Channel <i>c</i> using failure records <i>row1</i> – <i>row2</i> ([<i>row1</i> and <i>row2</i>] = 1–255).
COM <i>c date1</i>	1	=>	Show COM report for MIRRORED BITS Channel <i>c</i> using failures recorded on date <i>date1</i> (see DAT command for date format).
COM <i>c date1 date2</i>	1	=>	Show COM report for MIRRORED BITS Channel <i>c</i> using failures recorded between dates <i>date1</i> and <i>date2</i> , inclusive.
COM <i>c C</i>	1	=>	Clears communications records for MIRRORED BITS Channel <i>c</i> (or both channels if <i>c</i> is not specified).
COM <i>c L ...</i>	1	=>	For all COM commands (except COM c C), L causes the specified COM report records to be listed after the summary.
CON <i>n</i>	B	==>	Set, clear, or pulse internal Remote Bit <i>n</i> (<i>n</i> is the Remote Bit number from 01–32). The control will respond with CONTROL RB<i>n</i> : . Reply with the following: SRB <i>n</i> (to set Remote Bit <i>n</i> (assert RB <i>n</i>)) CRB <i>n</i> (to clear Remote Bit <i>n</i> (deassert RB <i>n</i>)) PRB <i>n</i> (to pulse Remote Bit <i>n</i> (assert RB <i>n</i> for 1/4 cycle))
COP <i>m n</i>	2	=>>	Copy settings from Group <i>m</i> to Group <i>n</i> .

Command	Access Level	Prompt	Command Description
COP D <i>m n</i>	2	=>>	Copy DNP Map <i>m</i> to Map <i>n</i> .
COU <i>k</i>	1	=>	Show the SELOGIC counter values. Enter <i>k</i> for repeat count.
CST	1	=>	Display the recloser control status in Compressed ASCII format.
CSU <i>n</i>	1	=>	Display the event summary for event report <i>n</i> (with label lines) in Compressed ASCII format. If <i>n</i> is omitted, the default is 1 (most recent). Parameter <i>n</i> can correspond to the number from the HIS command or the unique event number from the HIS E command.
CSU HIF <i>n</i>	1	=>	Display the HIF event summary for event report <i>n</i> in Compressed ASCII format. If <i>n</i> is omitted, the default is 1 (most recent). Parameter <i>n</i> corresponds to the event number from the HIS HIF command.
DAT	1	=>	Display the internal clock date.
DAT <i>date</i>	1	=>	Set the internal clock date to <i>date</i> (Date Format setting DATE_F = MDY, YMD, or DMY).
DNA X or T	0	=	Display ASCII names of all Relay Word bits digital I/O. Either X or T is mandatory and results are identical.
ETH	1	=>	Displays information about Ethernet port(s).
ETH C	1	=>	Clears Ethernet port sent and received packets, bytes, and error statistics.
EVE <i>n</i>	1	=>	Show event report <i>n</i> with 4 samples per cycle (<i>n</i> = 1 to highest numbered event report, where 1 is the most recent report: see HIS command). If <i>n</i> is omitted (EVE command), the most recent report is displayed.
EVE <i>n A</i>	1	=>	Show event report <i>n</i> with analog section only.
EVE <i>n C</i>	1	=>	Show event report <i>n</i> in Compressed ASCII format with 16 samples-per-cycle analog resolution and 4 samples-per-cycle digital resolution.
EVE <i>n D</i>	1	=>	Show event report <i>n</i> with digital section only.
EVE <i>n L</i>	1	=>	Show event report <i>n</i> with 32 samples per cycle (similar to EVE <i>n S32</i>).
EVE <i>n Ly</i>	1	=>	Show first <i>y</i> cycles of event report <i>n</i> (<i>y</i> = 1 to Global setting LER).
EVE <i>n M</i>	1	=>	Show event report <i>n</i> with communications section only.
EVE <i>n P</i>	1	=>	Show event report <i>n</i> with synchrophasor-level accuracy time adjustment.
EVE <i>n R</i>	1	=>	Show event report <i>n</i> in raw (unfiltered) format with 32 samples-per-cycle resolution.
EVE <i>n Sx</i>	1	=>	Show event report <i>n</i> with <i>x</i> samples per cycle (<i>x</i> = 4, 16, 32, or 128). Must append R parameter for S128 (EVE S128 R).
EVE <i>n V</i>	1	=>	Show event report <i>n</i> with variable scaling for analog values.
EXI	0	=	Exit active Telnet session.
FIL DIR	1	=>	Display a list of available files.
FIL READ <i>filename</i>	1	=>	Transfer settings file or event file <i>filename</i> from the relay to the PC.
FIL SHOW <i>filename</i>	1	=>	Display contents of the ASCII file <i>filename</i> .
FIL WRITE <i>filename</i>	2	=>>	Transfer settings file <i>filename</i> from the PC to the relay.
GOO	1	=>	Display GOOSE information.
GOO <i>k</i>	1	=>	Display GOOSE information <i>k</i> times.
GOO S	1	=>	Display a list of GOOSE subscriptions with their ID.
GOO S <i>n</i>	1	=>	Display GOOSE statistics for subscription ID <i>n</i> .
GOO S <i>n C</i>	1	=>	Clear GOOSE statistics for subscription ID <i>n</i> .
GOO S <i>n L</i>	1	=>	Display GOOSE statistics for subscription ID <i>n</i> including error history.
GOO S ALL	1	=>	Display GOOSE statistics for all subscriptions.

Command	Access Level	Prompt	Command Description
GOO S ALL C	1	=>	Clear GOOSE statistics for all subscriptions.
GOO S ALL L	1	=>	Display GOOSE statistics for all subscriptions including error history.
GRO	1	=>	Display active group number.
GRO <i>n</i>	B	==>	Change the active group to Group <i>n</i> (<i>n</i> = 1–8).
HIS	1	=>	Display event histories with the oldest at the bottom of the list and the most recent at the top of the list.
HIS <i>n</i>	1	=>	Display event histories with the oldest at the bottom of the list and the most recent at the top of the list beginning at event <i>n</i> .
HIS C	1	=>	Clear/reset the event history and all corresponding event reports from nonvolatile memory.
HIS E	1	=>	Same as HIS , but events are identified with a unique number in the range 10000–65535.
HIS HIF	1	=>	Display HIF event histories with the oldest at the bottom of the list and the most recent at the top of the list.
HIS HIF <i>n</i>	1	=>	Display <i>n</i> HIF event histories with the oldest at the bottom of the list and the most recent at the top of the list.
HIS HIF C	1	=>	Clear/reset the HIF event history and all corresponding event reports from nonvolatile memory.
HIZ	1	=>	Display HIZ event reports with the oldest at the bottom of the list and the most recent at the top of the list.
HIZ <i>n</i>	1	=>	Display <i>n</i> HIZ event reports with the oldest at the bottom of the list and the most recent at the top of the list.
HIZ C	1	=>	Clear/reset the HIZ event reports from nonvolatile memory.
ID	0	=	Display the firmware id, user id, device code, part number, and configuration information.
INI HIF	2	==>	Force HIF algorithm into initial tuning mode.
L_D	2	==>	Prepares the relay to receive new firmware.
LDP	1	=>	Show entire Load Profile (LDP) report.
LDP <i>n</i>	1	=>	Show latest <i>n</i> rows in the LDP report (<i>n</i> = 1 to several thousand, where 1 is the most recent entry).
LDP <i>row1 row2</i>	1	=>	Show rows <i>row1</i> – <i>row2</i> in the LDP report ([<i>row1</i> and <i>row2</i>] = 1 to several thousand).
LDP <i>date1</i>	1	=>	Show all rows in the LDP report recorded on the specified date <i>date1</i> (see DAT command for date format).
LDP <i>date1 date2</i>	1	=>	Show all rows in the LDP report recorded between dates <i>date1</i> and <i>date2</i> , inclusive.
LDP C	1	=>	Clear the Load Profile data from memory.
LDP D	1	=>	Display the number of days of Load Profile memory capacity remaining before data over-write occurs.
LOG HIF	1	=>	Display the HIF alarm and fault calculations as a percentage of their final value.
LOG HIF <i>n</i>	1	=>	Display the <i>n</i> most recent LOG HIF entries.
LOG HIF C	1	=>	Clear the LOG HIF data from memory.
LOO <i>c t</i>	2	==>	Set MIRRORED BITS Channel <i>c</i> to loopback (<i>c</i> = A or B). The received MIRRORED BITS elements are forced to default values during the loopback test; <i>t</i> specifies the loopback duration in minutes (<i>t</i> = 1–5000, default is 5).
LOO <i>c t DATA</i>	2	==>	Set MIRRORED BITS Channel <i>c</i> to loopback for duration <i>t</i> minutes. DATA allows the received MIRRORED BITS elements to change during the loopback test.
LOO <i>c R</i>	2	==>	Cease loopback on MIRRORED BITS Channel <i>c</i> and return the channel to normal operation.
MAC	1	=>	Display Ethernet port MAC address.
MCS A	2	==>	Begin MACsec automatic commissioning mode.
MCS C	2	==>	Clear the MACsec connection.

Command	Access Level	Prompt	Command Description
MCS M	2	=>>	Begin MACsec manual commissioning mode.
MCS R	2	=>>	Clear the MACsec connection.
MCS S	2	=>>	Begin MACsec static commissioning mode.
MET k	1	=>	Display instantaneous metering data <i>k</i> times.
MET D	1	=>	Display demand and peak demand metering data.
MET E	1	=>	Display energy metering data.
MET H	1	=>	Display fundamental magnitudes, root-mean-square (rms) magnitudes, Total Harmonic Distortion, and harmonic magnitudes for the first 16 harmonics.
MET HIF k	1	=>	Display the HIF alarm and fault calculations as a percentage of their final value. Enter <i>k</i> for repeat count (<i>k</i> = 1–32767; if not specified, default is 1).
MET M	1	=>	Display maximum and minimum metering data.
MET PM k	1	=>	Display synchrophasor measurements (available when TSOK = logical 1). Enter <i>k</i> for repeat count.
MET PM time	1	=>	Display synchrophasor measurements (available when TSOK = logical 1). Enter <i>time</i> to display the synchrophasor for an exact specified time, in 24-hour format.
MET PM HIS	1	=>	Display the most recent MET PM synchrophasor report.
MET RD	1	=>	Reset demand metering data.
MET RE	1	=>	Reset energy metering data.
MET RM	1	=>	Reset maximum metering data. All values will display RESET until new maximum/minimum values are recorded.
MET RMS	1	=>	Display root-mean-square (rms) metering data.
MET RP	1	=>	Reset peak demand metering data.
OPE, OPE A, OPE B, OPE C	B	=>>	Momentarily assert Relay Word bit OC3, OCA, OCB, or OCC).
PAR	2	=>>	Change the device part number. Use only under the direction of SEL.
PAS 1	2	=>>	Change the Access Level 1 password.
PAS B	2	=>>	Change the Access Level B password.
PAS 2	2	=>>	Change the Access Level 2 password.
PAS C	C	=>>>	Change the Access Level C password.
PIN addr	1	=>	Ping address at 1-second intervals until the command is terminated by the user or the 30-minute timeout duration elapses.
PIN addr Interval	1	=>	Ping address at an <i>Interval</i> until the command is terminated by the user or the 30-minute timeout duration elapses (<i>Interval</i> = 1–30 seconds)
PIN addr Timeout	1	=>	Ping address at 1-second intervals until the command is terminated by the user or the <i>Timeout</i> duration elapses (<i>Timeout</i> = 1–60 minutes).
PIN addr Interval Timeout	1	=>	Ping address at an <i>Interval</i> until the command is terminated by the user or the <i>Timeout</i> duration elapses (<i>Interval</i> = 1–30 seconds; <i>Timeout</i> = 1–60 minutes).
PUL n s	B	=>>	Pulse output contact OUT <i>n</i> (<i>n</i> = 201, 202 [all models]; 101–108 [models with extra I/O]) for <i>s</i> (1–30) seconds. Parameter OUT <i>n</i> must be specified; <i>s</i> defaults to 1 if not specified.
QUI	0	=	Reduce access level to Access Level 0 (exit relay control).
R_S	2	=>>	Restore factory-default settings and passwords and reboot the system. Use only under the direction of SEL. Only available after a settings or critical RAM failure.
SER	1	=>	Show entire Sequential Events Recorder (SER) report.
SER n	1	=>	Show latest <i>n</i> rows in the SER report (<i>n</i> = 1–1024, where 1 is the most recent entry).
SER row1 row2	1	=>	Show rows <i>row1</i> – <i>row2</i> in the SER report.

Command	Access Level	Prompt	Command Description
SER date1	1	=>	Show all rows in the SER report recorded on the specified date <i>date1</i> (see DAT command for date format).
SER date1 date2	1	=>	Show all rows in the SER report recorded between dates <i>date1</i> and <i>date2</i> , inclusive.
SER C	1	=>	Clears SER report from nonvolatile memory.
SET n	2	=>>	Change relay settings (overcurrent, reclosing, timers, etc.) for Group <i>n</i> (<i>n</i> = 1–8; if not specified, default is the active settings group).
SET D n	2	=>>	Change DNP Map <i>n</i> settings (<i>n</i> = 1, 2, or 3).
SET F	2	=>>	Change Front-Panel settings.
SET G	2	=>>	Change Global settings.
SET L n	2	=>>	Change SELOGIC control equation settings for Group <i>n</i> (<i>n</i> = 1–8; if not specified, default is the active settings group).
SET M	2	=>>	Change Modbus settings.
SET P p	2	=>>	Change Port settings for Serial Port <i>p</i> (<i>p</i> = 1, 2, 3, F, or 5; if not specified, default is the active port).
SET R	2	=>>	Change SER and LDP Recorder settings.
SET ... name	2	=>>	For all SET commands, jump ahead to specific setting by entering setting name.
SET ... TERSE	2	=>>	For all SET commands, the TERSE command disables the automatic SHO command after settings entry.
SHO n	1	=>	Show relay settings (overcurrent, reclosing, timers, etc.) for Group <i>n</i> (<i>n</i> = 1–8; if not specified, default is active settings group).
SHO D n	1	=>	Show DNP Map <i>n</i> settings (<i>n</i> = 1, 2, or 3).
SHO F	1	=>	Show Front-Panel settings.
SHO G	1	=>	Show Global settings.
SHO L n	1	=>	Show SELOGIC control equation settings for Group <i>n</i> (<i>n</i> = 1–8; if not specified, default is the active settings group).
SHO M	1	=>	Show Modbus settings.
SHO P p	1	=>	Show Port settings for Serial Port <i>p</i> (<i>p</i> = 1, 2, 3, F, or 5; if not specified, default is the active port).
SHO R	1	=>	Show SER and LDP Recorder settings.
SHO ... name	1	=>	For all SHO commands, jump ahead to specific setting by entering setting name.
SLR	2	=>>	Show all Security Log Report entries.
SLR n	2	=>>	Show latest <i>n</i> entries in the SLR (<i>n</i> = 1–3000, where 1 is the most recent entry).
SLR date1	2	=>>	Show all entries from <i>date1</i> to current.
SLR date1 date2	2	=>>	Show all entries in the SLR recorded between <i>date1</i> and <i>date2</i> , inclusive.
SLR C	2	=>>	Clear all SLR entries from nonvolatile memory.
SLR R	2	=>>	Clear all SLR entries from nonvolatile memory.
SNS	0	=	Display the Fast Message name string of the SER settings.
SSI	1	=>	Show entire Voltage Sag/Swell/Interruption (SSI) report.
SSI n	1	=>	Show latest <i>n</i> rows in SSI report (<i>n</i> = 1 to several thousand, where 1 is the most recent entry).
SSI row1 row2	1	=>	Show rows <i>row1</i> – <i>row2</i> in SSI report.
SSI date1	1	=>	Show all rows in SSI report recorded on the specified date <i>date1</i> (see DAT command for date format).
SSI date1 date2	1	=>	Show all rows in SSI report recorded between dates <i>date1</i> and <i>date2</i> , inclusive.
SSI C	1	=>	Clears SSI report from nonvolatile memory.

Command	Access Level	Prompt	Command Description
SSI R	1	=>	Reset the VSSI recorder logic and clear the Vbase value.
SSI T	1	=>	Trigger the SSI recorder.
STA <i>k</i>	1	=>	Display the recloser control self-test information <i>k</i> times (<i>k</i> = 1–32767; if not specified, default is 1).
STA C	2	=>>	Clear status warning or failure and reboot the recloser control.
STA S	1	=>	Display the memory and execution utilization for the SELOGIC control equations.
SUM HIF <i>n</i>	1	=>	Display the HIF summary message for event <i>n</i> .
TAR	1	=>	Display Relay Word row 0 or last displayed target row.
TAR <i>n k</i>	1	=>	Display Relay Word row number <i>n</i> . Enter <i>k</i> for repeat count (<i>k</i> = 1–32767; if not specified, default is 1).
TAR <i>name k</i>	1	=>	Display Relay Word row containing <i>name</i> . Enter <i>k</i> for repeat count (<i>k</i> = 1–32767; if not specified, default is 1).
TAR LIST	1	=>	Shows all the Relay Word bits in all of the rows.
TAR R	1	=>	Reset front-panel tripping targets.
TAR ROW ...	1	=>	Shows the Relay Word row number at the start of each line, with other selected TAR commands as described above, such as <i>n</i> , <i>name</i> , <i>k</i> , and LIST .
TDP	2	=>>	Show the status of the SEL Livestream protocol. This feature is used for SEL testing and research. Contact SEL for more details.
TDP ON	2	=>>	Enable the SEL Livestream protocol stream to the last used IP address and UDP port. Note: If the command has not been previously used, or a TDP reset has been performed, the default IP address and UDP port are used.
TDP ON <i>addr</i>	2	=>>	Enable the SEL Livestream protocol stream to the designated IP address and last used UDP port. Note: If the command has not been previously used, or a TDP reset has been performed, the default UDP port is used.
TDP ON <i>addr port</i>	2	=>>	Enable the SEL Livestream protocol stream to the designated IP address and UDP port.
TDP OFF	2	=>>	Disable the SEL Livestream protocol stream.
TDP RESET	2	=>>	Disable the SEL Livestream protocol and reset the IP address and UDP port to defaults.
TES DB	B	=>>	Display the present status of digital and analog overrides.
TES DB A <i>name value</i>	B	=>>	Override analog label <i>name</i> with <i>value</i> in communications interface.
TES DB A <i>row_x value</i>	B	=>>	Override all Relay Word bits in Relay Word row number <i>row_x</i> with <i>value</i> .
TES DB D <i>name value</i>	B	=>>	Override Relay Word bit <i>name</i> with <i>value</i> in communications interface, where <i>value</i> = 0 or 1.
TES DB <i>name OFF</i>	B	=>>	Clear (analog or digital) override for element <i>name</i> .
TES DB OFF	B	=>>	Clear all analog and digital overrides.
TIM	1	=>	Display the present internal clock time.
TIM <i>hh:mm</i>	1	=>	Set the internal clock to <i>hh:mm</i> .
TIM <i>hh:mm:ss</i>	1	=>	Set the internal clock to <i>hh:mm:ss</i> .
TIM Q	1	=>	Display time statistics.
TIM DST	1	=>	Display daylight-saving time information.
TRI	1	=>	Trigger event report data capture.
TRI <i>time</i>	1	=>	Trigger an event report data capture at specified <i>time</i> .

Command	Access Level	Prompt	Command Description
TRI HIF	1	=>	Trigger an HIF event report data capture. Only available in recloser controls that support Arc Sense technology.
TRI STA	1	=>	Display the status of a previous TRI time command.
VEC D	2	=>>	Display the standard Vector Report.
VEC E	2	=>>	Display the Extended Vector Report.
VER	1	=>	Display information about the configuration of the recloser control.

Keystroke Commands

Keystroke	Description	Keystroke When Using SET Command	Description
<Ctrl+Q>	Sends XON command to restart communications port output previously halted by XOFF .	<Enter>	Retains setting and moves on to next setting.
<Ctrl+S>	Sends XOFF command to pause communications port output.	^ <Enter>	Returns to previous setting.
<Ctrl+X>	Sends CANCEL command to abort current command and return to current access level prompt.	< <Enter>	Returns to previous setting section.
		> <Enter>	Skips to next setting section.
		END <Enter>	Exits setting editing session, then prompts user to save settings.
		<Ctrl+X>	Aborts setting editing session without saving changes.

This page intentionally left blank

SEL-651R-2 Recloser Control

Command Summary

Command	Access Level	Prompt	Command Description
2AC	1	=>	Enter Access Level 2.
ACC	0	=	Enter Access Level 1.
BAC	1	=>	Enter Breaker Access Level (Access Level B).
BNA	0	=	Display names of status bits in the A5D1 Fast Meter Message.
BRE	1	=>	Display breaker/recloser contact wear report.
BRE R	B	==>	Reset breaker/recloser contact wear monitor.
BRE W	B	==>	Preload breaker/recloser contact wear monitor data.
BTT	B	==>	Display latest battery load test results and time remaining until next discharge test.
BTT NOW	B	==>	Force a battery test and view the results.
CAL	2	=>>	Enter Access Level C. Reserved for SEL use only.
CAS	0	=	Display Compressed ASCII configuration message.
CEV <i>n</i>	1	=>	Display event report <i>n</i> in Compressed ASCII format. Parameter <i>n</i> can correspond to the number from the HIS command or the unique event number from the HIS E command.
CEV HIF <i>n</i>	1	=>	Display HIF event report <i>n</i> in Compressed ASCII format. Parameter <i>n</i> corresponds to the event number from the HIS HIF command.
CHI	1	=>	Display history data in Compressed ASCII format.
CHI HIF	1	=>	Display HIF history data in Compressed ASCII format.
CLO, CLO A, CLO B, CLO C	B	==>	Momentarily assert Relay Word bit CC3, CCA, CCB, or CCC).
COM <i>c</i>	1	=>	Show communications summary report (COM report) on MIRRORED BITS Channel <i>c</i> (<i>c</i> = A or B) using all failure records in the channel calculations.
COM <i>c row1</i>	1	=>	Show COM report for MIRRORED BITS Channel <i>c</i> using the latest <i>row1</i> failure records (<i>row1</i> = 1–255, where 1 is the most recent entry).
COM <i>c row1 row2</i>	1	=>	Show COM report for MIRRORED BITS Channel <i>c</i> using failure records <i>row1</i> – <i>row2</i> ([<i>row1</i> and <i>row2</i>] = 1–255).
COM <i>c date1</i>	1	=>	Show COM report for MIRRORED BITS Channel <i>c</i> using failures recorded on date <i>date1</i> (see DAT command for date format).
COM <i>c date1 date2</i>	1	=>	Show COM report for MIRRORED BITS Channel <i>c</i> using failures recorded between dates <i>date1</i> and <i>date2</i> , inclusive.
COM <i>c C</i>	1	=>	Clears communications records for MIRRORED BITS Channel <i>c</i> (or both channels if <i>c</i> is not specified).
COM <i>c L ...</i>	1	=>	For all COM commands (except COM c C), L causes the specified COM report records to be listed after the summary.
CON <i>n</i>	B	==>	Set, clear, or pulse internal Remote Bit <i>n</i> (<i>n</i> is the Remote Bit number from 01–32). The control will respond with CONTROL RB<i>n</i> : . Reply with the following: SRB <i>n</i> (to set Remote Bit <i>n</i> (assert RB <i>n</i>)) CRB <i>n</i> (to clear Remote Bit <i>n</i> (deassert RB <i>n</i>)) PRB <i>n</i> (to pulse Remote Bit <i>n</i> (assert RB <i>n</i> for 1/4 cycle))
COP <i>m n</i>	2	=>>	Copy settings from Group <i>m</i> to Group <i>n</i> .

Command	Access Level	Prompt	Command Description
COP D <i>m n</i>	2	=>>	Copy DNP Map <i>m</i> to Map <i>n</i> .
COU <i>k</i>	1	=>	Show the SELOGIC counter values. Enter <i>k</i> for repeat count.
CST	1	=>	Display the recloser control status in Compressed ASCII format.
CSU <i>n</i>	1	=>	Display the event summary for event report <i>n</i> (with label lines) in Compressed ASCII format. If <i>n</i> is omitted, the default is 1 (most recent). Parameter <i>n</i> can correspond to the number from the HIS command or the unique event number from the HIS E command.
CSU HIF <i>n</i>	1	=>	Display the HIF event summary for event report <i>n</i> in Compressed ASCII format. If <i>n</i> is omitted, the default is 1 (most recent). Parameter <i>n</i> corresponds to the event number from the HIS HIF command.
DAT	1	=>	Display the internal clock date.
DAT <i>date</i>	1	=>	Set the internal clock date to <i>date</i> (Date Format setting DATE_F = MDY, YMD, or DMY).
DNA X or T	0	=	Display ASCII names of all Relay Word bits digital I/O. Either X or T is mandatory and results are identical.
ETH	1	=>	Displays information about Ethernet port(s).
ETH C	1	=>	Clears Ethernet port sent and received packets, bytes, and error statistics.
EVE <i>n</i>	1	=>	Show event report <i>n</i> with 4 samples per cycle (<i>n</i> = 1 to highest numbered event report, where 1 is the most recent report: see HIS command). If <i>n</i> is omitted (EVE command), the most recent report is displayed.
EVE <i>n A</i>	1	=>	Show event report <i>n</i> with analog section only.
EVE <i>n C</i>	1	=>	Show event report <i>n</i> in Compressed ASCII format with 16 samples-per-cycle analog resolution and 4 samples-per-cycle digital resolution.
EVE <i>n D</i>	1	=>	Show event report <i>n</i> with digital section only.
EVE <i>n L</i>	1	=>	Show event report <i>n</i> with 32 samples per cycle (similar to EVE <i>n S32</i>).
EVE <i>n Ly</i>	1	=>	Show first <i>y</i> cycles of event report <i>n</i> (<i>y</i> = 1 to Global setting LER).
EVE <i>n M</i>	1	=>	Show event report <i>n</i> with communications section only.
EVE <i>n P</i>	1	=>	Show event report <i>n</i> with synchrophasor-level accuracy time adjustment.
EVE <i>n R</i>	1	=>	Show event report <i>n</i> in raw (unfiltered) format with 32 samples-per-cycle resolution.
EVE <i>n Sx</i>	1	=>	Show event report <i>n</i> with <i>x</i> samples per cycle (<i>x</i> = 4, 16, 32, or 128). Must append R parameter for S128 (EVE S128 R).
EVE <i>n V</i>	1	=>	Show event report <i>n</i> with variable scaling for analog values.
EXI	0	=	Exit active Telnet session.
FIL DIR	1	=>	Display a list of available files.
FIL READ <i>filename</i>	1	=>	Transfer settings file or event file <i>filename</i> from the relay to the PC.
FIL SHOW <i>filename</i>	1	=>	Display contents of the ASCII file <i>filename</i> .
FIL WRITE <i>filename</i>	2	=>>	Transfer settings file <i>filename</i> from the PC to the relay.
GOO	1	=>	Display GOOSE information.
GOO <i>k</i>	1	=>	Display GOOSE information <i>k</i> times.
GOO S	1	=>	Display a list of GOOSE subscriptions with their ID.
GOO S <i>n</i>	1	=>	Display GOOSE statistics for subscription ID <i>n</i> .
GOO S <i>n C</i>	1	=>	Clear GOOSE statistics for subscription ID <i>n</i> .
GOO S <i>n L</i>	1	=>	Display GOOSE statistics for subscription ID <i>n</i> including error history.
GOO S ALL	1	=>	Display GOOSE statistics for all subscriptions.

Command	Access Level	Prompt	Command Description
GOO S ALL C	1	=>	Clear GOOSE statistics for all subscriptions.
GOO S ALL L	1	=>	Display GOOSE statistics for all subscriptions including error history.
GRO	1	=>	Display active group number.
GRO <i>n</i>	B	==>	Change the active group to Group <i>n</i> (<i>n</i> = 1–8).
HIS	1	=>	Display event histories with the oldest at the bottom of the list and the most recent at the top of the list.
HIS <i>n</i>	1	=>	Display event histories with the oldest at the bottom of the list and the most recent at the top of the list beginning at event <i>n</i> .
HIS C	1	=>	Clear/reset the event history and all corresponding event reports from nonvolatile memory.
HIS E	1	=>	Same as HIS , but events are identified with a unique number in the range 10000–65535.
HIS HIF	1	=>	Display HIF event histories with the oldest at the bottom of the list and the most recent at the top of the list.
HIS HIF <i>n</i>	1	=>	Display <i>n</i> HIF event histories with the oldest at the bottom of the list and the most recent at the top of the list.
HIS HIF C	1	=>	Clear/reset the HIF event history and all corresponding event reports from nonvolatile memory.
HIZ	1	=>	Display HIZ event reports with the oldest at the bottom of the list and the most recent at the top of the list.
HIZ <i>n</i>	1	=>	Display <i>n</i> HIZ event reports with the oldest at the bottom of the list and the most recent at the top of the list.
HIZ C	1	=>	Clear/reset the HIZ event reports from nonvolatile memory.
ID	0	=	Display the firmware id, user id, device code, part number, and configuration information.
INI HIF	2	==>	Force HIF algorithm into initial tuning mode.
L_D	2	==>	Prepares the relay to receive new firmware.
LDP	1	=>	Show entire Load Profile (LDP) report.
LDP <i>n</i>	1	=>	Show latest <i>n</i> rows in the LDP report (<i>n</i> = 1 to several thousand, where 1 is the most recent entry).
LDP <i>row1 row2</i>	1	=>	Show rows <i>row1</i> – <i>row2</i> in the LDP report ([<i>row1</i> and <i>row2</i>] = 1 to several thousand).
LDP <i>date1</i>	1	=>	Show all rows in the LDP report recorded on the specified date <i>date1</i> (see DAT command for date format).
LDP <i>date1 date2</i>	1	=>	Show all rows in the LDP report recorded between dates <i>date1</i> and <i>date2</i> , inclusive.
LDP C	1	=>	Clear the Load Profile data from memory.
LDP D	1	=>	Display the number of days of Load Profile memory capacity remaining before data over-write occurs.
LOG HIF	1	=>	Display the HIF alarm and fault calculations as a percentage of their final value.
LOG HIF <i>n</i>	1	=>	Display the <i>n</i> most recent LOG HIF entries.
LOG HIF C	1	=>	Clear the LOG HIF data from memory.
LOO <i>c t</i>	2	==>	Set MIRRORED BITS Channel <i>c</i> to loopback (<i>c</i> = A or B). The received MIRRORED BITS elements are forced to default values during the loopback test; <i>t</i> specifies the loopback duration in minutes (<i>t</i> = 1–5000, default is 5).
LOO <i>c t DATA</i>	2	==>	Set MIRRORED BITS Channel <i>c</i> to loopback for duration <i>t</i> minutes. DATA allows the received MIRRORED BITS elements to change during the loopback test.
LOO <i>c R</i>	2	==>	Cease loopback on MIRRORED BITS Channel <i>c</i> and return the channel to normal operation.
MAC	1	=>	Display Ethernet port MAC address.
MCS A	2	==>	Begin MACsec automatic commissioning mode.
MCS C	2	==>	Clear the MACsec connection.

Command	Access Level	Prompt	Command Description
MCS M	2	=>>	Begin MACsec manual commissioning mode.
MCS R	2	=>>	Clear the MACsec connection.
MCS S	2	=>>	Begin MACsec static commissioning mode.
MET k	1	=>	Display instantaneous metering data <i>k</i> times.
MET D	1	=>	Display demand and peak demand metering data.
MET E	1	=>	Display energy metering data.
MET H	1	=>	Display fundamental magnitudes, root-mean-square (rms) magnitudes, Total Harmonic Distortion, and harmonic magnitudes for the first 16 harmonics.
MET HIF k	1	=>	Display the HIF alarm and fault calculations as a percentage of their final value. Enter <i>k</i> for repeat count (<i>k</i> = 1–32767; if not specified, default is 1).
MET M	1	=>	Display maximum and minimum metering data.
MET PM k	1	=>	Display synchrophasor measurements (available when TSOK = logical 1). Enter <i>k</i> for repeat count.
MET PM time	1	=>	Display synchrophasor measurements (available when TSOK = logical 1). Enter <i>time</i> to display the synchrophasor for an exact specified time, in 24-hour format.
MET PM HIS	1	=>	Display the most recent MET PM synchrophasor report.
MET RD	1	=>	Reset demand metering data.
MET RE	1	=>	Reset energy metering data.
MET RM	1	=>	Reset maximum metering data. All values will display RESET until new maximum/minimum values are recorded.
MET RMS	1	=>	Display root-mean-square (rms) metering data.
MET RP	1	=>	Reset peak demand metering data.
OPE, OPE A, OPE B, OPE C	B	=>>	Momentarily assert Relay Word bit OC3, OCA, OCB, or OCC).
PAR	2	=>>	Change the device part number. Use only under the direction of SEL.
PAS 1	2	=>>	Change the Access Level 1 password.
PAS B	2	=>>	Change the Access Level B password.
PAS 2	2	=>>	Change the Access Level 2 password.
PAS C	C	=>>>	Change the Access Level C password.
PIN addr	1	=>	Ping address at 1-second intervals until the command is terminated by the user or the 30-minute timeout duration elapses.
PIN addr Interval	1	=>	Ping address at an <i>Interval</i> until the command is terminated by the user or the 30-minute timeout duration elapses (<i>Interval</i> = 1–30 seconds)
PIN addr Timeout	1	=>	Ping address at 1-second intervals until the command is terminated by the user or the <i>Timeout</i> duration elapses (<i>Timeout</i> = 1–60 minutes).
PIN addr Interval Timeout	1	=>	Ping address at an <i>Interval</i> until the command is terminated by the user or the <i>Timeout</i> duration elapses (<i>Interval</i> = 1–30 seconds; <i>Timeout</i> = 1–60 minutes).
PUL n s	B	=>>	Pulse output contact OUT <i>n</i> (<i>n</i> = 201, 202 [all models]; 101–108 [models with extra I/O]) for <i>s</i> (1–30) seconds. Parameter OUT <i>n</i> must be specified; <i>s</i> defaults to 1 if not specified.
QUI	0	=	Reduce access level to Access Level 0 (exit relay control).
R_S	2	=>>	Restore factory-default settings and passwords and reboot the system. Use only under the direction of SEL. Only available after a settings or critical RAM failure.
SER	1	=>	Show entire Sequential Events Recorder (SER) report.
SER n	1	=>	Show latest <i>n</i> rows in the SER report (<i>n</i> = 1–1024, where 1 is the most recent entry).
SER row1 row2	1	=>	Show rows <i>row1</i> – <i>row2</i> in the SER report.

Command	Access Level	Prompt	Command Description
SER date1	1	=>	Show all rows in the SER report recorded on the specified date <i>date1</i> (see DAT command for date format).
SER date1 date2	1	=>	Show all rows in the SER report recorded between dates <i>date1</i> and <i>date2</i> , inclusive.
SER C	1	=>	Clears SER report from nonvolatile memory.
SET n	2	=>>	Change relay settings (overcurrent, reclosing, timers, etc.) for Group <i>n</i> (<i>n</i> = 1–8; if not specified, default is the active settings group).
SET D n	2	=>>	Change DNP Map <i>n</i> settings (<i>n</i> = 1, 2, or 3).
SET F	2	=>>	Change Front-Panel settings.
SET G	2	=>>	Change Global settings.
SET L n	2	=>>	Change SELOGIC control equation settings for Group <i>n</i> (<i>n</i> = 1–8; if not specified, default is the active settings group).
SET M	2	=>>	Change Modbus settings.
SET P p	2	=>>	Change Port settings for Serial Port <i>p</i> (<i>p</i> = 1, 2, 3, F, or 5; if not specified, default is the active port).
SET R	2	=>>	Change SER and LDP Recorder settings.
SET ... name	2	=>>	For all SET commands, jump ahead to specific setting by entering setting name.
SET ... TERSE	2	=>>	For all SET commands, the TERSE command disables the automatic SHO command after settings entry.
SHO n	1	=>	Show relay settings (overcurrent, reclosing, timers, etc.) for Group <i>n</i> (<i>n</i> = 1–8; if not specified, default is active settings group).
SHO D n	1	=>	Show DNP Map <i>n</i> settings (<i>n</i> = 1, 2, or 3).
SHO F	1	=>	Show Front-Panel settings.
SHO G	1	=>	Show Global settings.
SHO L n	1	=>	Show SELOGIC control equation settings for Group <i>n</i> (<i>n</i> = 1–8; if not specified, default is the active settings group).
SHO M	1	=>	Show Modbus settings.
SHO P p	1	=>	Show Port settings for Serial Port <i>p</i> (<i>p</i> = 1, 2, 3, F, or 5; if not specified, default is the active port).
SHO R	1	=>	Show SER and LDP Recorder settings.
SHO ... name	1	=>	For all SHO commands, jump ahead to specific setting by entering setting name.
SLR	2	=>>	Show all Security Log Report entries.
SLR n	2	=>>	Show latest <i>n</i> entries in the SLR (<i>n</i> = 1–3000, where 1 is the most recent entry).
SLR date1	2	=>>	Show all entries from <i>date1</i> to current.
SLR date1 date2	2	=>>	Show all entries in the SLR recorded between <i>date1</i> and <i>date2</i> , inclusive.
SLR C	2	=>>	Clear all SLR entries from nonvolatile memory.
SLR R	2	=>>	Clear all SLR entries from nonvolatile memory.
SNS	0	=	Display the Fast Message name string of the SER settings.
SSI	1	=>	Show entire Voltage Sag/Swell/Interruption (SSI) report.
SSI n	1	=>	Show latest <i>n</i> rows in SSI report (<i>n</i> = 1 to several thousand, where 1 is the most recent entry).
SSI row1 row2	1	=>	Show rows <i>row1</i> – <i>row2</i> in SSI report.
SSI date1	1	=>	Show all rows in SSI report recorded on the specified date <i>date1</i> (see DAT command for date format).
SSI date1 date2	1	=>	Show all rows in SSI report recorded between dates <i>date1</i> and <i>date2</i> , inclusive.
SSI C	1	=>	Clears SSI report from nonvolatile memory.

Command	Access Level	Prompt	Command Description
SSI R	1	=>	Reset the VSSI recorder logic and clear the Vbase value.
SSI T	1	=>	Trigger the SSI recorder.
STA <i>k</i>	1	=>	Display the recloser control self-test information <i>k</i> times (<i>k</i> = 1–32767; if not specified, default is 1).
STA C	2	=>>	Clear status warning or failure and reboot the recloser control.
STA S	1	=>	Display the memory and execution utilization for the SELOGIC control equations.
SUM HIF <i>n</i>	1	=>	Display the HIF summary message for event <i>n</i> .
TAR	1	=>	Display Relay Word row 0 or last displayed target row.
TAR <i>n k</i>	1	=>	Display Relay Word row number <i>n</i> . Enter <i>k</i> for repeat count (<i>k</i> = 1–32767; if not specified, default is 1).
TAR <i>name k</i>	1	=>	Display Relay Word row containing <i>name</i> . Enter <i>k</i> for repeat count (<i>k</i> = 1–32767; if not specified, default is 1).
TAR LIST	1	=>	Shows all the Relay Word bits in all of the rows.
TAR R	1	=>	Reset front-panel tripping targets.
TAR ROW ...	1	=>	Shows the Relay Word row number at the start of each line, with other selected TAR commands as described above, such as <i>n</i> , <i>name</i> , <i>k</i> , and LIST .
TDP	2	=>>	Show the status of the SEL Livestream protocol. This feature is used for SEL testing and research. Contact SEL for more details.
TDP ON	2	=>>	Enable the SEL Livestream protocol stream to the last used IP address and UDP port. Note: If the command has not been previously used, or a TDP reset has been performed, the default IP address and UDP port are used.
TDP ON <i>addr</i>	2	=>>	Enable the SEL Livestream protocol stream to the designated IP address and last used UDP port. Note: If the command has not been previously used, or a TDP reset has been performed, the default UDP port is used.
TDP ON <i>addr port</i>	2	=>>	Enable the SEL Livestream protocol stream to the designated IP address and UDP port.
TDP OFF	2	=>>	Disable the SEL Livestream protocol stream.
TDP RESET	2	=>>	Disable the SEL Livestream protocol and reset the IP address and UDP port to defaults.
TES DB	B	=>>	Display the present status of digital and analog overrides.
TES DB A <i>name value</i>	B	=>>	Override analog label <i>name</i> with <i>value</i> in communications interface.
TES DB A <i>row_x value</i>	B	=>>	Override all Relay Word bits in Relay Word row number <i>row_x</i> with <i>value</i> .
TES DB D <i>name value</i>	B	=>>	Override Relay Word bit <i>name</i> with <i>value</i> in communications interface, where <i>value</i> = 0 or 1.
TES DB <i>name OFF</i>	B	=>>	Clear (analog or digital) override for element <i>name</i> .
TES DB OFF	B	=>>	Clear all analog and digital overrides.
TIM	1	=>	Display the present internal clock time.
TIM <i>hh:mm</i>	1	=>	Set the internal clock to <i>hh:mm</i> .
TIM <i>hh:mm:ss</i>	1	=>	Set the internal clock to <i>hh:mm:ss</i> .
TIM Q	1	=>	Display time statistics.
TIM DST	1	=>	Display daylight-saving time information.
TRI	1	=>	Trigger event report data capture.
TRI <i>time</i>	1	=>	Trigger an event report data capture at specified <i>time</i> .

Command	Access Level	Prompt	Command Description
TRI HIF	1	=>	Trigger an HIF event report data capture. Only available in recloser controls that support Arc Sense technology.
TRI STA	1	=>	Display the status of a previous TRI time command.
VEC D	2	=>>	Display the standard Vector Report.
VEC E	2	=>>	Display the Extended Vector Report.
VER	1	=>	Display information about the configuration of the recloser control.

Keystroke Commands

Keystroke	Description	Keystroke When Using SET Command	Description
<Ctrl+Q>	Sends XON command to restart communications port output previously halted by XOFF .	<Enter>	Retains setting and moves on to next setting.
<Ctrl+S>	Sends XOFF command to pause communications port output.	^ <Enter>	Returns to previous setting.
<Ctrl+X>	Sends CANCEL command to abort current command and return to current access level prompt.	< <Enter>	Returns to previous setting section.
		> <Enter>	Skips to next setting section.
		END <Enter>	Exits setting editing session, then prompts user to save settings.
		<Ctrl+X>	Aborts setting editing session without saving changes.

This page intentionally left blank