

# **SEL-451-6**

## **Protection, Automation, and Bay Control System With Sampled Values or TiDL Technology**

### **Instruction Manual**



20240927

**SEL SCHWEITZER ENGINEERING LABORATORIES**



© 2018–2024 by Schweitzer Engineering Laboratories, Inc.

Content subject to change without notice. Unless otherwise agreed in writing, all SEL product sales are subject to SEL's terms and conditions located here: <https://selinc.com/company/termsandconditions/>.

Part Number: PM451-06

# Table of Contents

<b>List of Tables .....</b>	v
<b>List of Figures .....</b>	xi
<b>Preface .....</b>	xvii
Differentiating Between Relay Versions .....	xvii
Overview .....	xviii
Safety Information .....	xxi
General Information .....	xxiv
<b>Section 1: Introduction and Specifications</b>	
Features .....	1.2
Models and Options .....	1.6
Applications .....	1.7
Product Characteristics .....	1.14
Specifications .....	1.16
<b>Section 2: Installation</b>	
Shared Configuration Attributes .....	2.1
Plug-In Boards .....	2.11
Jumpers .....	2.13
Relay Placement .....	2.22
Connection .....	2.23
AC/DC Connection Diagrams .....	2.37
<b>Section 3: Testing</b>	
Low-Level Test Interface .....	3.1
Relay Test Connections .....	3.3
Checking Relay Operation .....	3.8
Testing Selective Protection Disabling .....	3.19
Technical Support .....	3.19
<b>Section 4: Front-Panel Operations</b>	
Front-Panel LCD Default Displays .....	4.1
Front-Panel Menus and Screens .....	4.4
Target LEDs .....	4.9
Front-Panel Operator Control Pushbuttons .....	4.13
One-Line Diagrams .....	4.16
<b>Section 5: Protection Functions</b>	
Analog Channel Statuses .....	5.2
Current and Voltage Source Selection .....	5.3
Line and Breaker Analog Statuses .....	5.16
Sampled Values Alarm Logic (SEL-451-6 SV Subscriber) .....	5.18
TiDL Alarm Logic (SEL-451-6 TiDL Relay) .....	5.19
Application Setting SVBLK and Relay Word Bit SVBK_EX .....	5.19
Selective Protection Disabling .....	5.20
Frequency Estimation .....	5.20
Inverting Polarity of Current and Voltage Inputs .....	5.24
Polarizing Quantity for Fault Location Calculations .....	5.25
Over- and Underfrequency Elements .....	5.25
Time-Error Calculation .....	5.27
Fault Location .....	5.29
High-Impedance Fault Detection .....	5.30

Ground-Overcurrent HIF Detection.....	5.38
Open-Phase Detection Logic .....	5.42
Pole-Open Logic .....	5.43
Loss-of-Potential Logic .....	5.45
Fault-Type Identification Selection Logic .....	5.50
Ground Overcurrent Elements Directional Control.....	5.50
Negative-Sequence/Phase Overcurrent Elements Directional Control.....	5.61
Directional Element Routing .....	5.62
Load-Encroachment Logic .....	5.63
Instantaneous/Definite-Time Line Overcurrent Elements .....	5.64
Transformer Inrush and Overexcitation Detection Element.....	5.70
Over- and Undervoltage Elements.....	5.72
Inverse-Time Overcurrent Elements.....	5.75
Over- and Underpower Elements .....	5.90
IEC Thermal Elements.....	5.94
Switch-Onto-Fault Logic .....	5.99
Communications-Assisted Tripping Logic .....	5.101
Directional Comparison Blocking Scheme.....	5.102
Permissive Overreaching Transfer Tripping Scheme .....	5.106
Directional Comparison Unblocking Scheme Logic .....	5.111
Trip Logic .....	5.115
Circuit Breaker Status Logic.....	5.119
Breaker Failure Open-Phase Detection Logic .....	5.121
Circuit Breaker Failure Protection .....	5.121
Synchronism Check .....	5.130

## Section 6: Protection Application Examples

25 kV Overhead Distribution Line Example .....	6.1
Autoreclose Example .....	6.19
Autoreclose and Synchronism-Check Example .....	6.25

## Section 7: Metering, Monitoring, and Reporting

Metering.....	7.1
Circuit Breaker Monitor.....	7.7
Station DC Battery System Monitor.....	7.7
Voltage Sag, Swell, and Interruption.....	7.8
Reporting .....	7.17

## Section 8: Settings

Alias Settings .....	8.1
Global Settings.....	8.2
Breaker Monitor Settings.....	8.9
Group Settings .....	8.12
Protection Freeform SELOGIC Control Equations .....	8.34
Automation Freeform SELOGIC Control Equations .....	8.35
Output Settings .....	8.35
Front-Panel Settings.....	8.36
Report Settings.....	8.39
Port Settings .....	8.39
DNP3 Settings.....	8.39
Bay Settings .....	8.40
Notes Settings .....	8.42

## Section 9: ASCII Command Reference

Description of Commands .....	9.2
-------------------------------	-----

## Section 10: Communications Interfaces

Virtual File Interface.....	10.1
Communications Database .....	10.1

DNP3 Communication.....	10.9
IEC 61850 Communication .....	10.23
Synchrophasors.....	10.41

## **Section 11: Relay Word Bits**

Alphabetical List.....	11.1
Row Lists .....	11.41

## **Section 12: Analog Quantities**

Alphabetical List.....	12.1
Function List .....	12.11

## **Appendix A: Firmware, ICD File, and Manual Versions**

Firmware .....	A.1
SELBOOT.....	A.7
ICD File .....	A.8
Instruction Manual.....	A.11

## **SEL-451-6 Relay Command Summary**

**This page intentionally left blank**

# List of Tables

Table 1.1	Interface Board Information .....	1.6
Table 1.2	SEL-451-6 SV Subscriber IEC 61850 Subscriptions, Single Bus.....	1.9
Table 1.3	SEL-451-6 SV Subscriber IEC 61850 Publications, Single Bus.....	1.9
Table 1.4	SEL-451-6 SV Subscriber Single-Bus Applications .....	1.9
Table 1.5	SEL-451-6 TiDL System Mapping, Single Bus .....	1.9
Table 1.6	SEL-451-6 SV Subscriber #1 IEC 61850 Subscriptions, Alternative Sources .....	1.10
Table 1.7	SEL-451-6 SV Subscriber #1 IEC 61850 Publications, Alternative Sources .....	1.10
Table 1.8	SEL-451-6 SV Subscriber #2 IEC 61850 Subscriptions, Alternative Sources .....	1.11
Table 1.9	SEL-451-6 SV Subscriber #2 IEC 61850 Publications, Alternative Sources .....	1.11
Table 1.10	SEL-451-6 SV Subscriber #3 IEC 61850 Subscriptions, Alternative Sources .....	1.11
Table 1.11	SEL-451-6 SV Subscriber #3 IEC 61850 Publications, Alternative Sources .....	1.11
Table 1.12	SEL-451-6 SV Subscriber Alternative Sources Applications .....	1.12
Table 1.13	Application Highlights .....	1.13
Table 1.14	SEL-451 Characteristics .....	1.14
Table 2.1	Required Settings for Use With AC Control Signals .....	2.6
Table 2.2	I/O Interface Boards Control Inputs .....	2.12
Table 2.3	I/O Interface Boards Control Outputs .....	2.13
Table 2.4	Main Board Jumpers.....	2.14
Table 2.5	Serial Port Jumpers .....	2.16
Table 2.6	I/O Board Jumpers.....	2.22
Table 2.7	Fuse Requirements for the Power Supply .....	2.30
Table 3.1	UUT Database Entries for SEL-5401 Relay Test System Software—5 A Relay .....	3.2
Table 3.2	UUT Database Entries for SEL-5401 Relay Test System Software—1 A Relay .....	3.2
Table 3.3	Secondary Quantities for the SEL-451-6 SV Publisher .....	3.9
Table 3.4	Negative-Sequence Directional Element Settings AUTO Calculations .....	3.17
Table 4.1	Metering Screens Enable Settings .....	4.2
Table 4.2	Front-Panel Target LEDs.....	4.10
Table 4.3	INST Target LED Trigger Elements-Factory Defaults .....	4.11
Table 4.4	Operator Control Pushbuttons and LEDs—Factory Defaults.....	4.13
Table 4.5	Mimic 1 and Mimic 2 Apparatus Support .....	4.17
Table 4.6	Mimic 3 Apparatus Support .....	4.18
Table 4.7	Mimic 4 and Mimic 5 Apparatus Support .....	4.19
Table 4.8	Mimic 6 Apparatus Support .....	4.20
Table 4.9	Mimic 7 Apparatus Support .....	4.20
Table 4.10	Mimic 8 and Mimic 9 Apparatus Support .....	4.21
Table 4.11	Mimic 10 and Mimic 11 Apparatus Support .....	4.22
Table 4.12	Mimic 12, Mimic 13, and Mimic 14 Apparatus Support .....	4.24
Table 4.13	Mimic 15 and Mimic 16 Apparatus Support .....	4.25
Table 4.14	Mimic 17 and Mimic 18 Apparatus Support .....	4.26
Table 4.15	Mimic 19, Mimic 20, Mimic 21, and Mimic 22 Apparatus Support.....	4.28
Table 4.16	Mimic 23 Apparatus Support .....	4.29
Table 4.17	Mimic 24 and Mimic 25 Apparatus Support .....	4.30
Table 5.1	Available Current Source Selection Settings Combinations.....	5.5
Table 5.2	Available Current Source Selection Settings Combinations When ESS := Y, NUMBK := 1 .....	5.6
Table 5.3	Available Current Source Selection Settings Combinations When ESS := Y, NUMBK := 2 .....	5.6
Table 5.4	Available Voltage Source Selection Setting Combinations .....	5.8
Table 5.5	ESS := N, Current and Voltage Source Selection .....	5.9
Table 5.6	ESS := 1, Current and Voltage Source Selection .....	5.10
Table 5.7	ESS := 2, Current and Voltage Source Selection .....	5.11
Table 5.8	ESS := 3, Current and Voltage Source Selection .....	5.12
Table 5.9	ESS := 4, Current and Voltage Source Selection .....	5.13
Table 5.10	ESS := Y, Tapped Line.....	5.14
Table 5.11	ESS := Y, Current Polarizing Source .....	5.15

Table 5.12	Line Terminal Status Logic Determination Based on Settings .....	5.16
Table 5.13	Breaker 1 Current Status Logic Determination Based on Settings .....	5.17
Table 5.14	Breaker 2 Current Status Logic Determination Based on Settings .....	5.17
Table 5.15	Frequency Measurement and Frequency Tracking Ranges .....	5.21
Table 5.16	Frequency Estimation .....	5.22
Table 5.17	Frequency Estimation Outputs .....	5.22
Table 5.18	Summary of the Valpha and 81UVSP Calculations .....	5.24
Table 5.19	Inverting Polarity Setting.....	5.24
Table 5.20	VMEMC Relay Setting .....	5.25
Table 5.21	Time-Error Calculation Inputs.....	5.27
Table 5.22	Time-Error Calculation Outputs .....	5.28
Table 5.23	Fault Location Triggering Elements.....	5.29
Table 5.24	Fault Type.....	5.29
Table 5.25	Fault Location Settings .....	5.30
Table 5.26	Fault Location Relay Word Bit .....	5.30
Table 5.27	HIF Analog Quantities.....	5.32
Table 5.28	HIF Detection Settings .....	5.33
Table 5.29	HIF Relay Word Bits .....	5.37
Table 5.30	50G High-Z (HIZ) Fault Detection Settings.....	5.38
Table 5.31	Open-Phase Detection Relay Word Bits .....	5.43
Table 5.32	Pole-Open Logic Settings .....	5.44
Table 5.33	EPO Setting Selections .....	5.44
Table 5.34	Pole-Open Logic Relay Word Bits .....	5.44
Table 5.35	LOP Logic Relay Word Bits .....	5.46
Table 5.36	FIDS Relay Word Bits.....	5.50
Table 5.37	Directional Elements Supervising Ground Overcurrent Elements.....	5.50
Table 5.38	Ground Directional Element Settings.....	5.50
Table 5.39	Ground Directional Element Settings AUTO Calculations .....	5.51
Table 5.40	Ground Directional Element Preferred Settings .....	5.52
Table 5.41	Ground Directional Element Enables .....	5.54
Table 5.42	Ground Directional Element Relay Word Bits .....	5.55
Table 5.43	Reference Table for Figure 5.45 , Figure 5.46 , and Figure 5.47.....	5.58
Table 5.44	Vector Definitions for Equation 5.15 Through Equation 5.25 .....	5.59
Table 5.45	Phase and Negative-Sequence Directional Elements Relay Word Bits .....	5.61
Table 5.46	Level Directional Settings .....	5.62
Table 5.47	Load-Encroachment Logic Relay Settings .....	5.64
Table 5.48	Load-Encroachment Logic Relay Word Bits .....	5.64
Table 5.49	Phase Overcurrent Element Settings .....	5.65
Table 5.50	Negative-Sequence Overcurrent Element Settings.....	5.65
Table 5.51	Residual-Ground Overcurrent Element Settings .....	5.66
Table 5.52	Phase Instantaneous and Definite-Time Line Overcurrent Relay Word Bits.....	5.66
Table 5.53	Negative-Sequence Instantaneous and Definite-Time Line Overcurrent Relay Word Bits.....	5.67
Table 5.54	Residual-Ground Instantaneous and Definite-Time Line Overcurrent Relay Word Bits.....	5.67
Table 5.55	Settings and Prompts .....	5.71
Table 5.56	Description of Transformer Inrush and Overexcitation Detection Element Outputs .....	5.71
Table 5.57	Available Input Quantities (Secondary Quantities).....	5.72
Table 5.58	Selectable Current Quantities .....	5.76
Table 5.59	Selectable Inverse-Time Overcurrent Settings .....	5.76
Table 5.60	Selectable Inverse-Time Overcurrent Relay Word Bits .....	5.77
Table 5.61	Equations Associated With U.S. Curves .....	5.78
Table 5.62	Equations Associated With IEC Curves .....	5.79
Table 5.63	Power Element Operating Quantities (Secondary Values).....	5.91
Table 5.64	SOTF Settings.....	5.100
Table 5.65	SOTF Relay Word Bits.....	5.101
Table 5.66	ECOMM Setting.....	5.102
Table 5.67	DCB Settings .....	5.104
Table 5.68	DCB Relay Word Bits .....	5.105
Table 5.69	POTT Settings .....	5.108

Table 5.70	POTT Relay Word Bits .....	5.108
Table 5.71	DCUB Settings .....	5.112
Table 5.72	DCUB Relay Word Bits .....	5.113
Table 5.73	Setting TULO Unlatch Trip Options .....	5.116
Table 5.74	Trip Logic Settings .....	5.117
Table 5.75	Trip Logic Relay Word Bits .....	5.117
Table 5.76	Circuit Breaker Status Logic Inputs .....	5.120
Table 5.77	Circuit Breaker Status Logic Relay Word Bits .....	5.120
Table 5.78	Circuit Breaker Failure Protection Logic Settings .....	5.128
Table 5.79	Circuit Breaker Failure Relay Word Bits .....	5.128
Table 5.80	Breaker Failure Relay Word Bits Frozen During Loss of Breaker Current Data (SEL-451-6).....	5.130
Table 5.81	Synchronism-Check Relay Word Bits.....	5.134
Table 5.82	ALTPn1 and ALTPn2 Settings and Active Synchronism Polarizing Voltage .....	5.149
Table 6.1	System Data—25 kV Overhead Distribution Line .....	6.2
Table 6.2	Secondary Impedances .....	6.3
Table 6.3	LOP Enable Options .....	6.6
Table 6.4	Options for Enabling Pole-Open Logic .....	6.12
Table 6.5	Setting TULO Unlatch Trip Options .....	6.14
Table 6.6	SEL-451 Settings .....	6.15
Table 6.7	Desired Operating Modes for Autoreclose Example.....	6.19
Table 6.8	Relay Word Bits Used in the Autoreclose Example.....	6.20
Table 6.9	Determination of Operating Mode for the Autoreclose Example .....	6.21
Table 6.10	SEL-451 Settings .....	6.24
Table 6.11	SEL-451 Settings .....	6.32
Table 7.1	MET Command—Metering Only .....	7.2
Table 7.2	Instantaneous Metering Quantities—Voltages, Currents, Frequency .....	7.3
Table 7.3	Instantaneous Metering Quantities—Power .....	7.4
Table 7.4	Maximum/Minimum Metering Quantities—Voltages, Currents, Frequency, and Powers .....	7.5
Table 7.5	Demand and Peak Demand Metering Quantities—(LINE) .....	7.6
Table 7.6	Energy Metering Quantities—(LINE) .....	7.7
Table 7.7	Phase VSSI Element Status Columns.....	7.12
Table 7.8	VSSI Recorded Status Column.....	7.13
Table 7.9	VSSI Commands .....	7.14
Table 7.10	Event Report Nonvolatile Storage Capability When ERDIG = S .....	7.17
Table 7.11	Event Report Nonvolatile Storage Capability When ERDIG = A .....	7.17
Table 7.12	Event Report Metered Analog Quantities .....	7.24
Table 7.13	Event Types .....	7.29
Table 7.14	HIF Event Types.....	7.31
Table 7.15	HIF Event Phases.....	7.31
Table 7.16	HIF Downed Conductor .....	7.32
Table 7.17	SUM HIF Command .....	7.33
Table 7.18	HIS HIF Command.....	7.34
Table 8.1	Default Alias Settings .....	8.1
Table 8.2	Global Settings Categories .....	8.2
Table 8.3	General Global Settings .....	8.3
Table 8.4	Global Enables.....	8.3
Table 8.5	Station DC1 Monitor (and Station DC2 Monitor).....	8.3
Table 8.6	Control Inputs (Global) .....	8.4
Table 8.7	Interface Board #1 Control Inputs .....	8.4
Table 8.8	Interface Board #n Control Inputs .....	8.4
Table 8.9	Settings Group Selection .....	8.5
Table 8.10	Frequency Estimation .....	8.5
Table 8.11	Time-Error Calculation.....	8.5
Table 8.12	Current and Voltage Source Selection.....	8.5
Table 8.13	Synchronized Phasor Configuration Settings .....	8.6
Table 8.14	Phasors Included in the Data .....	8.6
Table 8.15	Synchronized Phasor Configuration Settings Part 2.....	8.7

Table 8.16	Synchronized Phasor Recorder Settings .....	8.8
Table 8.17	Synchronized Phasor Real-Time Control Settings .....	8.8
Table 8.18	Time and Date Management.....	8.8
Table 8.19	Data Reset Control.....	8.8
Table 8.20	Access Control.....	8.9
Table 8.21	DNP .....	8.9
Table 8.22	Open Phase Logic .....	8.9
Table 8.23	SV and TiDL Application Settings.....	8.9
Table 8.24	Breaker Monitor Settings Categories .....	8.9
Table 8.25	Enables.....	8.10
Table 8.26	Breaker 1 Inputs.....	8.10
Table 8.27	Breaker 2 Inputs.....	8.10
Table 8.28	Breaker 1 Monitor (and Breaker 2 Monitor) .....	8.10
Table 8.29	Breaker 1 Contact Wear (and Breaker 2 Contact Wear) .....	8.10
Table 8.30	Breaker 1 Electrical Operating Time (and Breaker 2 Electrical Operating Time) .....	8.11
Table 8.31	Breaker 1 Mechanical Operating Time (and Breaker 2 Mechanical Operating Time) .....	8.11
Table 8.32	Breaker 1 Inactivity Time Elapsed (and Breaker 2 Inactivity Time Elapsed).....	8.11
Table 8.33	Breaker 1 Motor Running Time (and Breaker 2 Motor Running Time) .....	8.11
Table 8.34	Breaker 1 Current Interrupted (and Breaker 2 Current Interrupted).....	8.11
Table 8.35	Group Settings Categories .....	8.12
Table 8.36	Line Configuration .....	8.13
Table 8.37	Relay Configuration .....	8.14
Table 8.38	Switch-Onto-Fault Scheme.....	8.14
Table 8.39	Load Encroachment.....	8.15
Table 8.40	Over Power Elements .....	8.15
Table 8.41	Under Power Elements .....	8.15
Table 8.42	Phase Instantaneous Overcurrent Pickup.....	8.16
Table 8.43	Phase Definite-Time Overcurrent Time Delay .....	8.16
Table 8.44	Phase Instantaneous Definite-Time Overcurrent Torque Control .....	8.17
Table 8.45	Residual-Ground Instantaneous Overcurrent Pickup .....	8.17
Table 8.46	Residual-Ground Definite-Time Overcurrent Time Delay.....	8.17
Table 8.47	Residual-Ground Instantaneous Definite-Time Overcurrent Torque Control .....	8.17
Table 8.48	Negative-Sequence Instantaneous Overcurrent Pickup.....	8.18
Table 8.49	Negative-Sequence Definite-Time Overcurrent Time Delay .....	8.18
Table 8.50	Negative-Sequence Instantaneous Definite-Time Overcurrent Torque Control .....	8.18
Table 8.51	Selectable Operating Quantity Inverse-Time Overcurrent Element 1.....	8.19
Table 8.52	Selectable Operating Quantity Inverse-Time Overcurrent Element 2.....	8.19
Table 8.53	Selectable Operating Quantity Inverse-Time Overcurrent Element 3.....	8.20
Table 8.54	Selectable Operating Quantity Inverse-Time Overcurrent Element 4.....	8.20
Table 8.55	Selectable Operating Quantity Inverse-Time Overcurrent Element 5.....	8.21
Table 8.56	Selectable Operating Quantity Inverse-Time Overcurrent Element 6.....	8.21
Table 8.57	Undervoltage (27) Element 1 .....	8.22
Table 8.58	Undervoltage (27) Element 2 .....	8.22
Table 8.59	Undervoltage (27) Element 3 .....	8.22
Table 8.60	Undervoltage (27) Element 4 .....	8.22
Table 8.61	Undervoltage (27) Element 5 .....	8.23
Table 8.62	Undervoltage (27) Element 6 .....	8.23
Table 8.63	Oversvoltage (59) Element 1 .....	8.23
Table 8.64	Oversvoltage (59) Element 2 .....	8.23
Table 8.65	Oversvoltage (59) Element 3 .....	8.24
Table 8.66	Oversvoltage (59) Element 4 .....	8.24
Table 8.67	Oversvoltage (59) Element 5 .....	8.24
Table 8.68	Oversvoltage (59) Element 6 .....	8.24
Table 8.69	Frequency (81) Elements.....	8.25
Table 8.70	Level Direction .....	8.25
Table 8.71	Directional Control Element.....	8.25
Table 8.72	IEC Thermal (49) Elements 1–3.....	8.26
Table 8.73	Thermal Ambient Compensation.....	8.27

Table 8.74	Transformer Inrush and Overexcitation Detection Element Settings.....	8.27
Table 8.75	Pole Open Detection.....	8.27
Table 8.76	POTT Trip Scheme.....	8.27
Table 8.77	DCUB Trip Scheme.....	8.27
Table 8.78	DCB Trip Scheme .....	8.28
Table 8.79	Breaker 1 Failure Logic (and Breaker 2 Failure Logic) .....	8.28
Table 8.80	Synchronism-Check Element Reference .....	8.29
Table 8.81	Breaker 1 Synchronism Check .....	8.29
Table 8.82	Breaker 2 Synchronism Check .....	8.30
Table 8.83	Recloser and Manual Closing.....	8.31
Table 8.84	Three-Pole Reclose Settings .....	8.32
Table 8.85	Voltage Elements.....	8.32
Table 8.86	Loss of Potential .....	8.33
Table 8.87	Demand Metering .....	8.33
Table 8.88	Trip Logic .....	8.33
Table 8.89	High-Impedance Fault (HIF) Detection.....	8.34
Table 8.90	50G High-Z (HIZ) Fault Detection .....	8.34
Table 8.91	Protection Freeform SELogic Control Equations.....	8.35
Table 8.92	Main Board .....	8.35
Table 8.93	Front-Panel Settings .....	8.36
Table 8.94	Selectable Operator Pushbuttons .....	8.38
Table 8.95	MIRRORED BITS Protocol Default Settings.....	8.39
Table 8.96	Bay Control Settings Categories.....	8.40
Table 8.97	General One-Line Settings .....	8.40
Table 8.98	Busbar Information.....	8.40
Table 8.99	Breaker Information .....	8.40
Table 8.100	Disconnect Information .....	8.41
Table 8.101	One-Line Analog Display Points and User Text and Formatting .....	8.42
Table 8.102	Control Selection .....	8.42
Table 9.1	SEL-451-6 List of Commands.....	9.2
Table 9.2	CHI HIF Command .....	9.5
Table 9.3	CHI HIF TERSE Command .....	9.5
Table 9.4	CSU HIF Command .....	9.5
Table 9.5	CSU HIF ACK Command .....	9.6
Table 9.6	CSU HIF NEXT Command .....	9.6
Table 9.7	CSU HIF NEXT Command.....	9.6
Table 9.8	HIS HIF Command.....	9.7
Table 9.9	HIS HIF C and HIS HIF R Commands .....	9.7
Table 9.10	HIS HIF CA and HIS HIF RA Commands .....	9.7
Table 9.11	HIZ Command .....	9.8
Table 9.12	HIZ C and HIZ R Commands.....	9.8
Table 9.13	HIZ CA and HIZ RA Commands .....	9.8
Table 9.14	HSG Commands .....	9.9
Table 9.15	INI HIF Command.....	9.9
Table 9.16	LOG HIF Command .....	9.9
Table 9.17	MET Command .....	9.10
Table 9.18	MET E Command.....	9.10
Table 9.19	MET HIF Command.....	9.11
Table 9.20	MET RMS Command.....	9.11
Table 9.21	MET SYN Command .....	9.12
Table 9.22	SET Command Overview.....	9.12
Table 9.23	SHO Command Overview .....	9.13
Table 9.24	SUM HIF Command .....	9.14
Table 9.25	SUM HIF ACK Command .....	9.14
Table 9.26	SUM HIF NEXT Command .....	9.14
Table 9.27	TRI HIF Command .....	9.15
Table 9.28	VSS Command .....	9.15
Table 9.29	VSS C and VSS R Commands .....	9.16

Table 9.30	VSS I Command .....	9.16
Table 9.31	VSS T Command .....	9.16
Table 10.1	SEL-451 Database Regions .....	10.1
Table 10.2	SEL-451 Database Structure—LOCAL Region.....	10.2
Table 10.3	SEL-451 Database Structure—METER Region .....	10.2
Table 10.4	SEL-451 Database Structure—DEMAND Region .....	10.4
Table 10.5	SEL-451 Database Structure—TARGET Region .....	10.5
Table 10.6	SEL-451 Database Structure—HISTORY Region.....	10.5
Table 10.7	SEL-451 Database Structure—BREAKER Region .....	10.5
Table 10.8	SEL-451 Database Structure—STATUS Region.....	10.6
Table 10.9	SEL-451 Database Structure—ANALOGS Region.....	10.7
Table 10.10	SEL-451 Fast Operate Control Bits .....	10.9
Table 10.11	SEL-451 DNP3 Reference Data Map.....	10.10
Table 10.12	SEL-451 Object 12 Control Operations .....	10.16
Table 10.13	Object 30, 32, FTYPe Upper Byte-Event Cause .....	10.18
Table 10.14	Object 30, 32, FTYPe Lower Byte-Affected Phase(s).....	10.18
Table 10.15	SEL-451 DNP3 Default Data Map.....	10.18
Table 10.16	Logical Device: PRO (Protection).....	10.23
Table 10.17	Logical Device: MET (Metering).....	10.36
Table 10.18	Logical Device: MU01 (SV Merging Unit) .....	10.40
Table 10.19	FLTYPE—Fault Type .....	10.40
Table 10.20	FLTCAUS—Fault Cause .....	10.41
Table 10.21	Voltage Synchrophasor Names .....	10.41
Table 10.22	Current Synchrophasor Names .....	10.42
Table 10.23	Synchrophasor Order in Data Stream (Voltages and Currents).....	10.42
Table 11.1	Alphabetical List of Relay Word Bits .....	11.1
Table 11.2	Row List of Relay Word Bits .....	11.41
Table 12.1	Analog Quantities Sorted Alphabetically .....	12.1
Table 12.2	Analog Quantities Sorted by Function .....	12.11
Table A.1	Firmware Revision History .....	A.2
Table A.2	SELBOOT Revision History .....	A.7
Table A.3	SEL-451-6 SV Publisher ICD File Revision History .....	A.8
Table A.4	SEL-451-6 SV Subscriber ICD File Revision History .....	A.8
Table A.5	SEL-451-6 TiDL ICD File Revision History .....	A.10
Table A.6	Instruction Manual Revision History .....	A.11

# List of Figures

Figure 1.1	SEL-451-6 SV Publisher Functional Overview .....	1.2
Figure 1.2	SEL-451-6 SV Subscriber and TiDL Relay Functional Overview .....	1.3
Figure 1.3	Single-Bus Application.....	1.8
Figure 1.4	Single Bus With Alternative Sources .....	1.10
Figure 1.5	Single Bus With Bus-Tie Breaker Application (SV Publisher) .....	1.12
Figure 2.1	Horizontal Front-Panel Template (a); Vertical Front-Panel Template (b) .....	2.2
Figure 2.2	SEL-451-6 SV Publisher, 4U Rear Panel, With Fixed Terminal Block.....	2.3
Figure 2.3	SEL-451-6 SV Publisher, 6U Rear Panel, With Connectorized Terminal Block .....	2.4
Figure 2.4	SEL-451-6 SV Subscriber Relay, 4U Rear Panel.....	2.4
Figure 2.5	SEL-451-6 TiDL Relay, 4U Rear Panel .....	2.5
Figure 2.6	Standard Control Output Connection .....	2.7
Figure 2.7	Hybrid Control Output Connection .....	2.8
Figure 2.8	INT4 High-Speed Control Output Connection .....	2.9
Figure 2.9	High-Speed Control Output Typical Terminals, INT8.....	2.9
Figure 2.10	Precharging Internal Capacitance of High-Speed Output Contacts, INT8.....	2.10
Figure 2.11	INT2 I/O Interface Board (Standard) .....	2.11
Figure 2.12	INT4 I/O Interface Board (High-Speed, High-Current).....	2.12
Figure 2.13	INTD I/O Interface Board (Standard).....	2.12
Figure 2.14	INT7 I/O Interface Board (High-Current) .....	2.12
Figure 2.15	INT8 I/O Interface Board (High-Speed, High-Current).....	2.12
Figure 2.16	Jumper Location on the Main Board .....	2.14
Figure 2.17	Major Component Locations on the SEL-451 Main Board .....	2.15
Figure 2.18	Main Components of the EIA-232 Board, Showing the Location of Serial Port Jumpers JMP1 and JMP2 .....	2.16
Figure 2.19	Major Jumper and Connector Locations on the INT2 I/O Board .....	2.18
Figure 2.20	Major Jumper and Connector Locations on the INT4 I/O Board .....	2.19
Figure 2.21	Major Jumper and Connector Locations on the INT8 I/O Board .....	2.20
Figure 2.22	Major Jumper and Connector Locations on the INT7 I/O Board .....	2.21
Figure 2.23	SEL-451 Chassis Dimensions .....	2.23
Figure 2.24	4U Rear, SEL-451-6 SV Publisher.....	2.24
Figure 2.25	5U Rear, SEL-451-6 SV Publisher.....	2.24
Figure 2.26	6U Rear, SEL-451-6 SV Publisher.....	2.25
Figure 2.27	SEL-451-6 SV Subscriber Rear Panel.....	2.25
Figure 2.28	SEL-451-6 TiDL Relay, 4U Rear Panel .....	2.26
Figure 2.29	Rear-Panel Symbols .....	2.26
Figure 2.30	Screw-Terminal Connector Keying .....	2.27
Figure 2.31	Rear-Panel Receptacle Keying .....	2.28
Figure 2.32	Power Connection Area of the Rear Panel .....	2.29
Figure 2.33	Control Output OUT215.....	2.32
Figure 2.34	SEL-451 to Computer—D-Subminiature 9-Pin Connector.....	2.35
Figure 2.35	Four 100BASE-FX Port Configuration .....	2.36
Figure 2.36	Four 10/100BASE-T Port Configuration .....	2.36
Figure 2.37	100BASE-FX and 10/100BASE-T Port Configuration.....	2.36
Figure 2.38	Two 100/1000BASE and Three 100BASE SFP Ports .....	2.36
Figure 2.39	Typical External AC/DC Connections—Single Circuit Breaker .....	2.38
Figure 2.40	Typical External AC/DC Connections—Dual Circuit Breaker.....	2.39
Figure 3.1	Low-Level Test Interface .....	3.2
Figure 3.2	Test Network Topology and Mapping.....	3.3
Figure 3.3	Test Connections for Using Three Voltage and Three Current Sources .....	3.4
Figure 3.4	Test Connections for Using Two Current Sources for Phase-to-Phase, Phase-to-Ground, and Two-Phase-to-Ground Faults .....	3.5

Figure 3.5	Test Connections for Using Two Current Sources for Three-Phase Faults.....	3.6
Figure 3.6	Test Connections for Using a Single Current Source for a Phase-to-Ground Fault.....	3.7
Figure 3.7	Test Connections for Using a Single Current Source for a Phase-to-Phase Fault.....	3.8
Figure 3.8	TEST SV Mode Status in the COM SV Response .....	3.10
Figure 3.9	TEST SV Mode Indicator .....	3.10
Figure 3.10	Enter TEST SV Mode in the Relay .....	3.11
Figure 3.11	TEST SV Mode Indicator .....	3.11
Figure 3.12	MET Command Response .....	3.12
Figure 3.13	Negative-Sequence Instantaneous Overcurrent Element Settings: Grid Configurator.....	3.14
Figure 3.14	ELEMENT SEARCH Screen .....	3.15
Figure 3.15	RELAY ELEMENTS Screen Containing Element 50Q1 .....	3.15
Figure 3.16	RELAY ELEMENTS LCD Screen Containing Elements F32Q and R32Q .....	3.18
Figure 4.1	Sample ROTATING DISPLAY .....	4.3
Figure 4.2	METER MENU Screens .....	4.4
Figure 4.3	METER SUBMENU .....	4.5
Figure 4.4	RMS, FUND, and DEMAND Metering Screens .....	4.6
Figure 4.5	ENERGY, MAX/MIN, and SYNCH CHECK Metering Screens .....	4.7
Figure 4.6	EVENT SUMMARY Screens .....	4.8
Figure 4.7	BREAKER MONITOR Report Screens.....	4.8
Figure 4.8	VIEW CONFIGURATION Sample Screens.....	4.9
Figure 4.9	Factory-Default Front-Panel Target Areas (24 LEDs) .....	4.10
Figure 4.10	INST Target LED Default Operation .....	4.11
Figure 4.11	Operator Control Pushbuttons and LEDs (12 Pushbuttons).....	4.13
Figure 4.12	Factory-Default Operator Control Pushbuttons.....	4.15
Figure 4.13	Illustration of One-Line Diagram With Labels .....	4.16
Figure 4.14	Bay With Ground SW (Option 1).....	4.17
Figure 4.15	Bay Without Ground SW (Option 2).....	4.17
Figure 4.16	Tie Breaker Bay (Option 3) .....	4.18
Figure 4.17	Bay With Ground SW (Option 4).....	4.18
Figure 4.18	Bay Without Ground SW (Option 5).....	4.19
Figure 4.19	Transfer Bay (Option 6) .....	4.19
Figure 4.20	Tie-Breaker Bay (Option 7).....	4.20
Figure 4.21	Bay With Ground SW (Option 8).....	4.21
Figure 4.22	Bay Without Ground SW (Option 9).....	4.21
Figure 4.23	Bay With Ground SW (Option 10).....	4.22
Figure 4.24	Bay Without Ground SW (Option 11).....	4.22
Figure 4.25	Left Breaker Bay With Ground SW (Option 12).....	4.23
Figure 4.26	Right Breaker Bay With Ground SW (Option 13) .....	4.23
Figure 4.27	Middle Breaker Bay (Option 14).....	4.24
Figure 4.28	Left Breaker Bay Without Ground SW (Option 15) .....	4.24
Figure 4.29	Right Breaker Bay Without Ground SW (Option 16) .....	4.25
Figure 4.30	Bay With Ground SW (Option 17) .....	4.25
Figure 4.31	Bay Without Ground SW (Option 18).....	4.26
Figure 4.32	Left Breaker Bay With Ground SW (Option 19).....	4.26
Figure 4.33	Left Breaker Bay Without Ground SW (Option 20) .....	4.27
Figure 4.34	Right Breaker Bay With Ground SW Option 21).....	4.27
Figure 4.35	Right Breaker Bay Without Ground SW (Option 22) .....	4.28
Figure 4.36	Source Transfer (Option 23).....	4.28
Figure 4.37	Bus Throw-Over Type 1 (Option 24) .....	4.29
Figure 4.38	Bus Throw-Over Type 2 (Option 25) .....	4.29
Figure 5.1	IAW Channel Status Processing (Similar for Other Channels).....	5.3
Figure 5.2	Voltage Terminal Status Logic .....	5.3
Figure 5.3	Current Terminal Status Logic .....	5.3
Figure 5.4	Current and Voltage Source Mapping for the SEL-451-6.....	5.4
Figure 5.5	Main and Alternative Line Current Source Assignments.....	5.4
Figure 5.6	Combined Currents for Line Current Source Assignment .....	5.5

Figure 5.7	Breaker Current Source Assignments.....	5.5
Figure 5.8	ESS := 1, Single Circuit Breaker Configuration.....	5.10
Figure 5.9	ESS := 2, Single Circuit Breaker Configuration.....	5.11
Figure 5.10	ESS := 3, Double Circuit Breaker Configuration .....	5.12
Figure 5.11	ESS := 4, Double Circuit Breaker Configuration .....	5.13
Figure 5.12	ESS := Y, Tapped Line.....	5.14
Figure 5.13	ESS := Y, Single Circuit Breaker With Current Polarizing Source .....	5.15
Figure 5.14	Voltage Status Logic .....	5.16
Figure 5.15	Line Current Status Logic.....	5.16
Figure 5.16	Breaker Current Status Logic .....	5.17
Figure 5.17	Line Freeze Logic .....	5.17
Figure 5.18	Breaker Freeze Logic.....	5.18
Figure 5.19	General Sampled Values Alarm Logic (SVSALM) .....	5.19
Figure 5.20	General TiDL Alarm Logic (TIDLALM).....	5.19
Figure 5.21	Extended Application Blocking Logic (SVBK_EX).....	5.19
Figure 5.22	Selective Protection Disabling Overview .....	5.20
Figure 5.23	SEL-451 Alpha Quantity Calculation.....	5.22
Figure 5.24	Undervoltage Supervision Logic .....	5.23
Figure 5.25	Frequency Element Logic.....	5.26
Figure 5.26	Sample TEC Command Response.....	5.28
Figure 5.27	Sample TEC n Command Response.....	5.28
Figure 5.28	HIF Current Levels Depend on Ground Surface Type .....	5.31
Figure 5.29	Block Diagrams of Odd-Harmonic HIF Detection—Algorithm 1 .....	5.32
Figure 5.30	Block Diagrams of Interharmonic HIF Detection—Algorithm 2.....	5.32
Figure 5.31	Sample HIZ Report.....	5.38
Figure 5.32	Ground Instantaneous Overcurrent Element 50GHIZ .....	5.38
Figure 5.33	Counter CPUDO for Assertion/Deassertion of Ground Fault Overcurrent Element 50GHIZ .....	5.39
Figure 5.34	Counter CHIZ for High-Impedance Ground Fault Detection.....	5.40
Figure 5.35	50G HIF (50G HIZ) Detection Logic .....	5.41
Figure 5.36	50G HIZ Counter CPUDO Logic .....	5.42
Figure 5.37	50G HIZ Counter CHIZ Logic .....	5.42
Figure 5.38	Open-Phase Detection Logic .....	5.43
Figure 5.39	Pole-Open Logic Diagram.....	5.44
Figure 5.40	LOP Logic Process Overview .....	5.46
Figure 5.41	LOP Logic .....	5.49
Figure 5.42	32Q and 32QG Enable Logic Diagram .....	5.54
Figure 5.43	32V and 32I Enable Logic Diagram.....	5.55
Figure 5.44	Best Choice Ground Directional Element Logic .....	5.56
Figure 5.45	Negative-Sequence Voltage-Polarized Directional Element Logic .....	5.57
Figure 5.46	Zero-Sequence Voltage-Polarized Directional Element Logic .....	5.57
Figure 5.47	Zero-Sequence Current-Polarized Directional Element Logic.....	5.58
Figure 5.48	Ground Directional Element Output Logic Diagram .....	5.58
Figure 5.49	32P, Phase Directional Element Logic Diagram .....	5.61
Figure 5.50	32Q, Negative-Sequence Directional Element Logic Diagram.....	5.62
Figure 5.51	Load-Encroachment Logic Diagram .....	5.63
Figure 5.52	Load-Encroachment Characteristics.....	5.64
Figure 5.53	Phase Instantaneous/Definite-Time Overcurrent Elements (With Directional Control Option) .....	5.68
Figure 5.54	Residual-Ground Instantaneous/Definite-Time Overcurrent Elements (With Directional Control Option) .....	5.69
Figure 5.55	Negative-Sequence Instantaneous/Definite-Time Overcurrent Elements (With Directional Control Option) .....	5.70
Figure 5.56	A-Phase Transformer Inrush and Overexcitation Detection Element .....	5.71
Figure 5.57	Undervoltage Elements.....	5.72
Figure 5.58	Oversupply Elements.....	5.72

Figure 5.59	U.S. Moderately Inverse—U1 .....	5.80
Figure 5.60	U.S. Inverse—U2 .....	5.81
Figure 5.61	U.S. Very Inverse—U3 .....	5.82
Figure 5.62	U.S. Extremely Inverse—U4 .....	5.83
Figure 5.63	U.S. Short-Time Inverse—U5 .....	5.84
Figure 5.64	IEC Standard Inverse—C1 .....	5.85
Figure 5.65	IEC Very Inverse—C2 .....	5.86
Figure 5.66	IEC Extremely Inverse—C3 .....	5.87
Figure 5.67	IEC Long-Time Inverse—C4 .....	5.88
Figure 5.68	IEC Short-Time Inverse—C5 .....	5.89
Figure 5.69	Selectable Inverse-Time Overcurrent Element Logic Diagram .....	5.90
Figure 5.70	Primary Plant Connections .....	5.90
Figure 5.71	Complex Power Measurement Conventions .....	5.91
Figure 5.72	Overpower Element Logic .....	5.91
Figure 5.73	Load Flow Towards Load .....	5.92
Figure 5.74	Reverse Load Flow .....	5.92
Figure 5.75	Reactive Power Characteristic .....	5.93
Figure 5.76	Underpower Element Logic .....	5.93
Figure 5.77	Thermal Alarming and Tripping Logic .....	5.96
Figure 5.78	SOTF Logic Diagram .....	5.101
Figure 5.79	Required Zone Directional Settings .....	5.102
Figure 5.80	DCB Logic Diagram .....	5.105
Figure 5.81	Permissive Trip Receiver Logic Diagram .....	5.109
Figure 5.82	POTT Logic Diagram .....	5.110
Figure 5.83	Permissive Trip Received Logic Diagram .....	5.113
Figure 5.84	DCUB Logic Diagram .....	5.114
Figure 5.85	Trip Logic Diagram .....	5.118
Figure 5.86	Two Circuit Breakers Trip Logic Diagram .....	5.119
Figure 5.87	Trip Unlatch Logic .....	5.119
Figure 5.88	Circuit Breaker One-Status Logic Diagram .....	5.120
Figure 5.89	Breaker Failure Open-Phase Detection Logic .....	5.121
Figure 5.90	Circuit Breaker Failure to Interrupt Fault Current Logic Diagram When EBFLn = Y .....	5.122
Figure 5.91	EBFLn = Y1 Circuit Breaker Failure Logic .....	5.123
Figure 5.92	Circuit Breaker Failure Seal-In Logic Diagram .....	5.123
Figure 5.93	No Current/Residual Current Circuit Breaker Failure Protection Logic Diagram .....	5.124
Figure 5.94	Failure to Interrupt Load Current Logic Diagram .....	5.125
Figure 5.95	Flashover Protection Logic Diagram .....	5.127
Figure 5.96	Circuit Breaker Failure Trip Logic Diagram .....	5.127
Figure 5.97	Partial Breaker-and-a-Half or Partial Ring-Bus Breaker Arrangement .....	5.131
Figure 5.98	Synchronism-Check Voltages for Two Circuit Breakers .....	5.131
Figure 5.99	Synchronism-Check Settings .....	5.133
Figure 5.100	Synchronism-Check Relay Word Bits .....	5.134
Figure 5.101	Example Synchronism-Check Voltage Mapping in the SEL-451-6 .....	5.136
Figure 5.102	Synchronism-Check Voltage Reference .....	5.137
Figure 5.103	Normalized Synchronism-Check Voltage Sources VS1 and VS2 .....	5.138
Figure 5.104	Healthy Voltage Window and Indication .....	5.139
Figure 5.105	Synchronism-Check Voltage Difference Logic .....	5.139
Figure 5.106	Synchronism-Check Enable Logic .....	5.140
Figure 5.107	“No-Slip” System Synchronism-Check Element Output Response .....	5.142
Figure 5.108	“Slip—No Compensation” Synchronism-Check Element Output Response .....	5.143
Figure 5.109	“Slip—With Compensation” Synchronism-Check Element Output Response .....	5.145
Figure 5.110	Alternative Synchronism-Check Source 2 Example and Settings .....	5.147
Figure 5.111	Alternative Synchronism-Check Polarizing Voltage Selection Logic .....	5.148
Figure 5.112	Synchronism-Check Enable Logic, EISYNC = Y .....	5.150
Figure 5.113	Alternative Synchronism-Check Polarizing Voltage Example System .....	5.152
Figure 6.1	25 kV Overhead Distribution Line .....	6.2

Figure 6.2	Circuit Breaker Arrangement at Station S .....	6.4
Figure 6.3	25 kV Example Power System .....	6.19
Figure 6.4	Timing of Autoreclose Shots for the Four Operating Modes .....	6.20
Figure 6.5	Circuit Breaker Secondary Connections at Station S .....	6.21
Figure 6.6	138 kV Power System .....	6.26
Figure 7.1	Complex Power (P/Q) Plane.....	7.4
Figure 7.2	VSSI Blocking Logic.....	7.8
Figure 7.3	Voltage Sag Elements.....	7.9
Figure 7.4	Voltage Swell Elements.....	7.9
Figure 7.5	Voltage Interrupt Elements.....	7.10
Figure 7.6	Example VSSI Report .....	7.16
Figure 7.7	Sample HIF COMTRADE .HDR Header File .....	7.18
Figure 7.8	Sample HIF COMTRADE .CFG Configuration File Data (IEEE C37.1111-1999 Format Shown).....	7.21
Figure 7.9	Fixed Analog Section of the Event Report .....	7.23
Figure 7.10	Digital Section of the Event Report .....	7.25
Figure 7.11	Sample Digital Portion of the Event Report .....	7.27
Figure 7.12	Summary Section of the Event Report .....	7.28
Figure 7.13	Sample Event Summary Report .....	7.29
Figure 7.14	Sample Event History .....	7.30
Figure 7.15	Sample HIF Event Summary Report .....	7.31
Figure 7.16	Sample Compressed ASCII HIF Summary .....	7.34
Figure 7.17	Sample HIF Event History .....	7.34
Figure 7.18	Sample Compressed HIF History Report .....	7.35
Figure 9.1	Sample HIZ Report.....	9.8
Figure 9.2	Sample LOG HIF Command Response.....	9.9
Figure 9.3	Sample MET HIF Command Response .....	9.11
Figure 10.1	MAP 1:METER Command Example .....	10.8

**This page intentionally left blank**

# Preface

This manual provides information and instructions for installing and operating the SEL-451-6. This manual is for use by power engineers and others experienced in protective relaying applications. Included are detailed technical descriptions of the relay and application examples. While this manual gives reasonable examples and illustrations of relay uses, you must exercise sound judgment at all times when applying the relay in a power system.



## Differentiating Between Relay Versions

Unless otherwise indicated, the functionality of the SEL-451 discussed in this manual is common in both the traditional hardwired model (SEL-451) and the model that supports digital secondary system (DSS) technology (SEL-451-6).

The SEL-451-6 can be ordered as either a Sampled Values (SV) publisher, an SV subscriber, or an SEL TiDL relay. The supported DSS technology of the relay is locked at the time of order, and you cannot change the relay to support a DSS technology other than the one it was explicitly manufactured for; you can only use the SV subscriber version in SV networks that conform to IEC 61850-9-2LE, and you can only use the TiDL relay in an SEL TiDL system where it communicates with SEL TiDL Merging Units (TMUs). The SV publisher can be used in SV networks that conform to IEC 61850-9-2LE or as a traditional hardwired relay. The SV publisher can perform protection functions and publish SV at the same time.

The following table highlights the currently available relays for order and their corresponding instruction manuals.

### SEL-451 Versions

Relay Model	High-Level Overview	Instruction Manual
SEL-451 Traditional Relay		See the <i>SEL-451 Instruction Manual</i>
SEL-451 TiDL Relay With Axion <sup>a</sup>		See the <i>SEL-451 Instruction Manual</i>

**SEL-451 Versions**

<b>Relay Model</b>	<b>High-Level Overview</b>	<b>Instruction Manual</b>
SEL-451-6 SV Subscriber or SEL-451-6 SV Publisher	<p>The diagram illustrates the SEL-451-6 relay's connection to a process bus. The relay is shown with its control coil and contacts. It is connected to a central bus bar via a switch and a resistor. A blue line connects the relay to a 'Process Bus' cloud icon. Above the bus, a clock icon with a circled '1' indicates time synchronization. A note below the diagram states: '① Time synchronization is required for SV communications. You can establish time synchronization over a process bus or station bus.'</p>	Use this manual
SEL-451-6 TiDL Relay With the SEL-TMU	<p>The diagram shows the SEL-TMU integrated into the relay circuit. The SEL-TMU is represented by a dark blue block containing a clock icon and a 'T-Protocol' label. It is connected to the relay's control coil and contacts. A blue line connects the SEL-TMU to the SEL-451-6 relay, which is also connected to the process bus.</p>	Use this manual

<sup>a</sup> TiDL (EtherCAT) technology is no longer offered in the SEL-451. TiDL (T-Protocol) is available in the SEL-451-6.

## Overview

The SEL-451-6 manual set consists of two volumes:

- ▶ SEL-451-6 Instruction Manual
- ▶ SEL-400 Series Relays Instruction Manual

The SEL-451-6 manual set is a comprehensive work covering all aspects of relay application and use. Read the sections that pertain to your application to gain valuable information about using the SEL-451-6. For example, to learn about relay protection functions, read the protection sections of this manual and skim the automation sections, then concentrate on the operation sections or on the automation sections of this manual as your job needs and responsibilities dictate. An overview of each manual section and section topics follows.

## SEL-451-6 Instruction Manual

Preface. Describes manual organization and conventions used to present information, as well as safety information.

Section 1: Introduction and Specifications. Introduces the SEL-451-6 features, summarizes relay functions and applications, and lists relay specifications, type tests, and ratings.

Section 2: Installation. Discusses the ordering configurations and interface features (control inputs, control outputs, and analog inputs, for example). Provides information about how to design a new physical installation and secure the relay in a panel or rack. Details how to set relay board jumpers and make proper rear-panel connections (including connecting to merging units and a GPS receiver). Explains basic connections for the relay communications ports.

- Section 3: Testing.** Describes techniques for testing, troubleshooting, and maintaining the relay.
- Section 4: Front-Panel Operations.** Describes the LCD display messages and menu screens that are unique to the SEL-451.
- Section 5: Protection Functions.** Describes the function of various relay protection elements. Describes how the relay processes these elements. Gives detailed specifics on protection scheme logic for permissive overreaching transfer trip (POTT), directional comparison blocking (DCB), directional comparison unblocking (DCUB), and direct transfer trip (DTT). Provides trip logic diagrams, and current and voltage source selection details..
- Section 6: Protection Application Examples.** Provides examples of configuring the SEL-451-6 for some common applications.
- Section 7: Metering, Monitoring, and Reporting.** Describes SEL-451-specific metering, monitoring, and reporting features.
- Section 8: Settings.** Provides a list of all relay settings and defaults. The settings list is organized in the same order as in the relay and in the SEL Grid Configurator Software.
- Section 9: ASCII Command Reference.** Provides an alphabetical listing of all ASCII commands with examples for each ASCII command option.
- Section 10: Communications Interfaces.** Describes the SEL-451-specific communications characteristics.
- Section 11: Relay Word Bits.** Contains a summary of Relay Word bits.
- Section 12: Analog Quantities.** Contains a summary of analog quantities.
- Appendix A: Firmware, ICD File, and Manual Versions.** Lists the current firmware and manual versions and details differences between the current and previous versions.

## SEL-400 Series Relays Instruction Manual

- Preface.** Describes manual organization and conventions used to present information, as well as safety information.
- Section 1: Introduction.** Introduces SEL-400 series relay common features.
- Section 2: PC Software.** Explains how to use SEL-5037 Grid Configurator and ACCELERATOR QuickSet SEL-5030 Software.
- Section 3: Basic Relay Operations.** Describes how to perform fundamental operations such as applying power and communicating with the relay, setting and viewing passwords, checking relay status, viewing metering data, reading event reports and Sequential Events Recorder (SER) records, operating relay control outputs and control inputs, and using relay features to make relay commissioning easier.
- Section 4: Front-Panel Operations.** Describes the LCD messages and menu screens. Shows you how to use front-panel pushbuttons and read targets. Provides information about local substation control and how to make relay settings via the front panel.
- Section 5: Control.** Describes various control features of the relay, including circuit breaker operation, disconnect operation, remote bits, and one-line diagrams.

**Section 6: Autoreclosing.** Explains how to operate the two-circuit breaker multishot recloser. Describes how to set the relay for single-pole reclosing, three-pole reclosing, or both. Shows selection of the lead and follow circuit breakers.

**Section 7: Metering.** Provides information on viewing current, voltage, power, and energy quantities. Describes how to view other common internal operating quantities.

**Section 8: Monitoring.** Describes how to use the circuit breaker monitors and the substation dc battery monitors.

**Section 9: Reporting.** Explains how to obtain and interpret high-resolution raw data oscillograms, filtered event reports, event summaries, history reports, and SER reports. Discusses how to enter SER trigger settings.

**Section 10: Testing, Troubleshooting, and Maintenance.** Describes techniques for testing, troubleshooting, and maintaining the relay. Includes the list of status notification messages and a troubleshooting chart.

**Section 11: Time and Date Management.** Explains time keeping principles, synchronized phasor measurements, and estimation of power system states using the high-accuracy time-stamping capability. Presents real-time load flow/power flow application ideas.

**Section 12: Settings.** Provides a list of all common SEL-400 series relay settings and defaults.

**Section 13: SELOGIC Control Equation Programming.** Describes multiple setting groups and SELOGIC control equations and how to apply these equations. Discusses expanded SELOGIC control equation features such as PLC-style commands, math functions, counters, and conditioning timers. Provides a tutorial for converting older format SELOGIC control equations to new freeform equations.

**Section 14: ASCII Command Reference.** Provides an alphabetical listing of all ASCII commands with examples for each ASCII command option.

**Section 15: Communications Interfaces.** Explains the physical connection of the relay to various communications network topologies. Describes the various software protocols and how to apply these protocols to substation integration and automation. Includes details about Ethernet IP protocols, SEL ASCII, SEL Compressed ASCII, SEL Fast Meter, SEL Fast Operate, SEL Fast SER, and enhanced MIRRORED BITS communications.

**Section 16: DNP3 Communication.** Describes the DNP3 communications protocol and how to apply this protocol to substation integration and automation. Provides a Job Done example for implementing DNP3 in a substation.

**Section 17: IEC 61850 Communication.** Describes the IEC 61850 protocol and how to apply this protocol to substation automation and integration. Includes IEC 61850 protocol compliance statements.

**Section 18: Synchrophasors.** Describes the phasor measurement unit (PMU) functions of the relay. Provides details on synchrophasor measurement and real-time control. Describes the IEEE C37.118 synchrophasor protocol settings. Describes the SEL Fast Message synchrophasor protocol settings.

**Section 19: Digital Secondary Systems.** Describes the basic concepts of digital secondary systems (DSS). This includes both the Time-Domain Link (TiDL) system and UCA 61850-9-2LE Sampled Values.

Appendix A: Manual Versions. Lists the current manual version and details differences between the current and previous versions.

Appendix B: Firmware Upgrade Instructions. Describes the procedure to update the firmware stored in Flash memory.

Appendix C: Cybersecurity Features. Describes the various features of the relay that impact cybersecurity.

Glossary. Defines various technical terms used in the SEL-400 Series Relays instruction manuals.

## Safety Information

### Dangers, Warnings, and Cautions

This manual uses three kinds of hazard statements, defined as follows:

#### DANGER

Indicates an imminently hazardous situation that, if not avoided, **will** result in death or serious injury.

#### WARNING

Indicates a potentially hazardous situation that, if not avoided, **could** result in death or serious injury.

#### CAUTION

Indicates a potentially hazardous situation that, if not avoided, **may** result in minor or moderate injury or equipment damage.

## Safety Symbols

The following symbols are often marked on SEL products.

	<b>CAUTION</b> Refer to accompanying documents.	<b>ATTENTION</b> Se reporter à la documentation.
	Earth (ground)	Terre
	Protective earth (ground)	Terre de protection
	Direct current	Courant continu
	Alternating current	Courant alternatif
	Both direct and alternating current	Courant continu et alternatif
	Instruction manual	Manuel d'instructions

# Safety Marks

The following statements apply to this device.

## General Safety Marks

<b>! CAUTION</b> There is danger of explosion if the battery is incorrectly replaced. Replace only with Rayovac no. BR2335 or equivalent recommended by manufacturer. See Owner's Manual for safety instructions. The battery used in this device may present a fire or chemical burn hazard if mis-treated. Do not recharge, disassemble, heat above 100°C or incinerate. Dispose of used batteries according to the manufacturer's instructions. Keep battery out of reach of children.	<b>! ATTENTION</b> Une pile remplacée incorrectement pose des risques d'explosion. Remplacez seulement avec un Rayovac no BR2335 ou un produit équivalent recommandé par le fabricant. Voir le guide d'utilisateur pour les instructions de sécurité. La pile utilisée dans cet appareil peut présenter un risque d'incendie ou de brûlure chimique si vous en faites mauvais usage. Ne pas recharger, démonter, chauffer à plus de 100°C ou incinérer. Éliminez les vieilles piles suivant les instructions du fabricant. Gardez la pile hors de la portée des enfants.
<b>! CAUTION</b> To ensure proper safety and operation, the equipment ratings, installation instructions, and operating instructions must be checked before commissioning or maintenance of the equipment. The integrity of any protective conductor connection must be checked before carrying out any other actions. It is the responsibility of the user to ensure that the equipment is installed, operated, and used for its intended function in the manner specified in this manual. If misused, any safety protection provided by the equipment may be impaired.	<b>! ATTENTION</b> Pour assurer la sécurité et le bon fonctionnement, il faut vérifier les classements d'équipement ainsi que les instructions d'installation et d'opération avant la mise en service ou l'entretien de l'équipement. Il faut vérifier l'intégrité de toute connexion de conducteur de protection avant de réaliser d'autres actions. L'utilisateur est responsable d'assurer l'installation, l'opération et l'utilisation de l'équipement pour la fonction prévue et de la manière indiquée dans ce manuel. Une mauvaise utilisation pourrait diminuer toute protection de sécurité fournie par l'équipement.
For use in Pollution Degree 2 environment.	Pour l'utilisation dans un environnement de Degré de Pollution 2.

## Other Safety Marks (Sheet 1 of 3)

<b>! DANGER</b> Disconnect or de-energize all external connections before opening this device. Contact with hazardous voltages and currents inside this device can cause electrical shock resulting in injury or death.	<b>! DANGER</b> Débrancher tous les raccordements externes avant d'ouvrir cet appareil. Tout contact avec des tensions ou courants internes à l'appareil peut causer un choc électrique pouvant entraîner des blessures ou la mort.
<b>! DANGER</b> Contact with instrument terminals can cause electrical shock that can result in injury or death.	<b>! DANGER</b> Tout contact avec les bornes de l'appareil peut causer un choc électrique pouvant entraîner des blessures ou la mort.
<b>! WARNING</b> Use of this equipment in a manner other than specified in this manual can impair operator safety safeguards provided by this equipment.	<b>! AVERTISSEMENT</b> L'utilisation de cet appareil suivant des procédures différentes de celles indiquées dans ce manuel peut désarmer les dispositifs de protection d'opérateur normalement actifs sur cet équipement.
<b>! WARNING</b> Have only qualified personnel service this equipment. If you are not qualified to service this equipment, you can injure yourself or others, or cause equipment damage.	<b>! AVERTISSEMENT</b> Seules des personnes qualifiées peuvent travailler sur cet appareil. Si vous n'êtes pas qualifiés pour ce travail, vous pourriez vous blesser avec d'autres personnes ou endommager l'équipement.
<b>! WARNING</b> This device is shipped with default passwords. Default passwords should be changed to private passwords at installation. Failure to change each default password to a private password may allow unauthorized access. SEL shall not be responsible for any damage resulting from unauthorized access.	<b>! AVERTISSEMENT</b> Cet appareil est expédié avec des mots de passe par défaut. A l'installation, les mots de passe par défaut devront être changés pour des mots de passe confidentiels. Dans le cas contraire, un accès non-autorisé à l'équipement peut être possible. SEL décline toute responsabilité pour tout dommage résultant de cet accès non-autorisé.
<b>! WARNING</b> Do not look into the fiber ports/connectors.	<b>! AVERTISSEMENT</b> Ne pas regarder vers les ports ou connecteurs de fibres optiques.
<b>! WARNING</b> Do not look into the end of an optical cable connected to an optical output.	<b>! AVERTISSEMENT</b> Ne pas regarder vers l'extrémité d'un câble optique raccordé à une sortie optique.
<b>! WARNING</b> Do not perform any procedures or adjustments that this instruction manual does not describe.	<b>! AVERTISSEMENT</b> Ne pas appliquer une procédure ou un ajustement qui n'est pas décrit explicitement dans ce manuel d'instruction.
<b>! WARNING</b> During installation, maintenance, or testing of the optical ports, use only test equipment qualified for Class 1 laser products.	<b>! AVERTISSEMENT</b> Durant l'installation, la maintenance ou le test des ports optiques, utilisez exclusivement des équipements de test homologués comme produits de type laser de Classe 1.

**Other Safety Marks (Sheet 2 of 3)**

<b>⚠️ WARNING</b> Incorporated components, such as LEDs and transceivers are not user serviceable. Return units to SEL for repair or replacement.	<b>⚠️ AVERTISSEMENT</b> Les composants internes tels que les leds (diodes électroluminescentes) et émetteurs-récepteurs ne peuvent pas être entretenus par l'usager. Retourner les unités à SEL pour réparation ou remplacement.
<b>⚠️ CAUTION</b> Equipment components are sensitive to electrostatic discharge (ESD). Undetectable permanent damage can result if you do not use proper ESD procedures. Ground yourself, your work surface, and this equipment before removing any cover from this equipment. If your facility is not equipped to work with these components, contact SEL about returning this device and related SEL equipment for service.	<b>⚠️ ATTENTION</b> Les composants de cet équipement sont sensibles aux décharges électrostatiques (DES). Des dommages permanents non-détectables peuvent résulter de l'absence de précautions contre les DES. Raccordez-vous correctement à la terre, ainsi que la surface de travail et l'appareil avant d'en retirer un panneau. Si vous n'êtes pas équipés pour travailler avec ce type de composants, contacter SEL afin de retourner l'appareil pour un service en usine.
<b>⚠️ CAUTION</b> Equipment damage can result from connecting ac circuits to Hybrid (high-current interrupting) control outputs. Do not connect ac circuits to Hybrid control outputs. Use only dc circuits with Hybrid control outputs.	<b>⚠️ ATTENTION</b> Des dommages à l'appareil pourraient survenir si un circuit CA était raccordé aux contacts de sortie à haut pouvoir de coupure de type "Hybrid." Ne pas raccorder de circuit CA aux contacts de sortie de type "Hybrid." Utiliser uniquement du CC avec les contacts de sortie de type "Hybrid."
<b>⚠️ CAUTION</b> Substation battery systems that have either a high resistance to ground (greater than 10 kW) or are ungrounded when used in conjunction with many direct-coupled inputs can reflect a dc voltage offset between battery rails. Similar conditions can exist for battery monitoring systems that have high-resistance balancing circuits or floating grounds. For these applications, SEL provides optional ground-isolated (optoisolated) contact inputs. In addition, SEL has published an application advisory on this issue. Contact the factory for more information.	<b>⚠️ ATTENTION</b> Les circuits de batterie de postes qui présentent une haute résistance à la terre (plus grande que 10 kW) ou sont isolés peuvent présenter un biais de tension CC entre les deux polarités de la batterie quand utilisés avec plusieurs entrées à couplage direct. Des conditions similaires peuvent exister pour des systèmes de surveillance de batterie qui utilisent des circuits d'équilibrage à haute résistance ou des masses flottantes. Pour ce type d'applications, SEL peut fournir en option des contacts d'entrée isolés (par couplage optoélectronique). De surcroît, SEL a publié des recommandations relativement à cette application. Contacter l'usine pour plus d'informations.
<b>⚠️ CAUTION</b> If you are planning to install an INT4 I/O interface board in your relay, first check the firmware version of the relay. If the firmware version is R11I or lower, you must first upgrade the relay firmware to the newest version and verify that the firmware upgrade was successful before installing the new board. Failure to install the new firmware first will cause the I/O interface board to fail, and it may require factory service. Complete firmware upgrade instructions are provided when new firmware is ordered.	<b>⚠️ ATTENTION</b> Si vous avez l'intention d'installer une Carte d'Interface INT4 I/O dans votre relais, vérifiez en premier la version du logiciel du relais. Si la version est R11I ou antérieure, vous devez mettre à jour le logiciel du relais avec la version la plus récente et vérifier que la mise à jour a été correctement installée sur la nouvelle carte. Les instructions complètes de mise à jour sont fournies quand le nouveau logiciel est commandé.
<b>⚠️ CAUTION</b> Field replacement of I/O boards INT1, INT2, INT5, INT6, INT7, or INT8 with INT4 can cause I/O contact failure. The INT4 board has a pickup and dropout delay setting range of 0-1 cycle. For all other I/O boards, pickup and dropout delay settings (IN201PU-IN224PU, IN201DO-IN224DO, IN301PU-IN324PU, and IN301DO-IN324DO) have a range of 0-5 cycles. Upon replacing any I/O board with an INT4 board, manually confirm reset of pickup and dropout delays to within the expected range of 0-1 cycle.	<b>⚠️ ATTENTION</b> Le remplacement en chantier des cartes d'entrées/sorties INT1, INT2, INT5, INT6, INT7 ou INT8 par une carte INT4 peut causer la défaillance du contact d'entrée/sortie. La carte INT4 présente un intervalle d'ajustement pour les délais de montée et de retombée de 0 à 1 cycle. Pour toutes les autres cartes, l'intervalle de réglage du délai de montée et retombée (IN201PU-IN224PU, IN201DO-IN224DO, IN301PU-IN324PU, et IN301DO-IN324DO) est de 0 à 5 cycles. Quand une carte d'entrées/sorties est remplacée par une carte INT4, vérifier manuellement que les délais de montée et retombée sont dans l'intervalle de 0 à 1 cycle.
<b>⚠️ CAUTION</b> Do not install a jumper on positions A or D of the main board J21 header. Relay misoperation can result if you install jumpers on positions J21A and J21D.	<b>⚠️ ATTENTION</b> Ne pas installer de cavalier sur les positions A ou D sur le connecteur J21 de la carte principale. Une opération intempestive du relais pourrait résulter suite à l'installation d'un cavalier entre les positions J21A et J21D.
<b>⚠️ CAUTION</b> Insufficiently rated insulation can deteriorate under abnormal operating conditions and cause equipment damage. For external circuits, use wiring of sufficiently rated insulation that will not break down under abnormal operating conditions.	<b>⚠️ ATTENTION</b> Un niveau d'isolation insuffisant peut entraîner une détérioration sous des conditions anormales et causer des dommages à l'équipement. Pour les circuits externes, utiliser des conducteurs avec une isolation suffisante de façon à éviter les claquages durant les conditions anormales d'opération.
<b>⚠️ CAUTION</b> Relay misoperation can result from applying other than specified secondary voltages and currents. Before making any secondary circuit connections, check the nominal voltage and nominal current specified on the rear-panel nameplate.	<b>⚠️ ATTENTION</b> Une opération intempestive du relais peut résulter par le branchement de tensions et courants secondaires non conformes aux spécifications. Avant de brancher un circuit secondaire, vérifier la tension ou le courant nominal sur la plaque signalétique à l'arrière.

**Other Safety Marks (Sheet 3 of 3)**

<b>⚠ CAUTION</b> Severe power and ground problems can occur on the communications ports of this equipment as a result of using non-SEL cables. Never use standard null-modem cables with this equipment.	<b>⚠ ATTENTION</b> Des problèmes graves d'alimentation et de terre peuvent survenir sur les ports de communication de cet appareil si des câbles d'origine autre que SEL sont utilisés. Ne jamais utiliser de câble de modem nul avec cet équipement.
<b>⚠ CAUTION</b> Do not connect power to the relay until you have completed these procedures and receive instruction to apply power. Equipment damage can result otherwise.	<b>⚠ ATTENTION</b> Ne pas mettre le relais sous tension avant d'avoir complété ces procédures et d'avoir reçu l'instruction de brancher l'alimentation. Des dommages à l'équipement pourraient survenir autrement.
<b>⚠ CAUTION</b> Use of controls or adjustments, or performance of procedures other than those specified herein, may result in hazardous radiation exposure.	<b>⚠ ATTENTION</b> L'utilisation de commandes ou de réglages, ou l'application de tests de fonctionnement différents de ceux décrits ci-après peuvent entraîner l'exposition à des radiations dangereuses.

## General Information

The SEL-451 Instruction Manual uses certain conventions that identify particular terms and help you find information. To benefit fully from reading this manual, take a moment to familiarize yourself with these conventions.

### Typographic Conventions

There are three ways users typically communicate with the SEL-451-6:







- Using a command line interface on a PC terminal emulation window, such as Microsoft HyperTerminal
- Using the front-panel menus and pushbuttons
- Using QuickSet or SEL Grid Configurator

The instructions in this manual indicate these options with specific font and formatting attributes. The following table lists these conventions:

Example	Description
<b>STATUS</b>	Commands, command options, and command variables typed at a command line interface on a PC.
<b>n</b> <b>SUM n</b>	Variables determined based on an application (in bold if part of a command).
<b>&lt;Enter&gt;</b>	Single keystroke on a PC keyboard.
<b>&lt;Ctrl+D&gt;</b>	Multiple/combo keystroke on a PC keyboard.
<b>Start &gt; Settings</b>	PC software dialog boxes and menu selections. The > character indicates submenus.
<b>ENABLE</b>	Relay front- or rear-panel labels and pushbuttons.
<b>MAIN &gt; METER</b>	Relay front-panel LCD menus and relay responses visible on the PC screen. The > character indicates submenus.

# Logic Diagrams

Logic diagrams in this manual follow the conventions and definitions shown below.

<u>NAME</u>	<u>SYMBOL</u>	<u>FUNCTION</u>
Comparator		Input A is compared to Input B. Output C asserts if Input A is greater than Input B.
Input Flag		Input A comes from other logic.
OR		If either Input A or Input B asserts, Output C asserts.
Exclusive OR		If either Input A or Input B asserts, Output C asserts. If Input A and Input B are of the same state, Output C deasserts.
NOR		If neither Input A nor Input B asserts, Output C asserts.
AND		If Input A and Input B assert, Output C asserts.
AND w/ Inverted Input		If Input A asserts and Input B deasserts, Output C asserts. Inverter "O" inverts any input or output on any gate.
NAND		If Input A and/or Input B deassert, Output C asserts.
Time-Delayed Pick Up and/or Time-Delayed Drop Out		X is a time-delay-pickup value; Y is a time-delay-dropout value. Output B asserts Time X after Input A asserts; Output B does not assert if Input A does not remain asserted for Time X. If Time X is zero, Output B asserts when Input A asserts. If Time Y is zero, Input B deasserts when Input A deasserts.
Edge Trigger Timer		Rising edge of Input A starts timers. Output B asserts Time X after the rising edge of Input A. Output B remains asserted for Time Y. If Time Y is zero, Output B asserts for a single processing interval. Input A is ignored while the timers are running.
Set-Reset/Flip-Flop		Input S asserts Output Q until Input R asserts. Output Q deasserts or resets when Input R asserts.
Falling Edge		Output B asserts at the falling edge of Input A.
Rising Edge		Output B asserts at the rising edge of Input A.

## Trademarks

All brand or product names appearing in this document are the trademark or registered trademark of their respective holders. No SEL trademarks may be used without written permission.

SEL trademarks appearing in this manual are shown in the following table.

ACSELERATOR Architect®	MIRRORED BITS®
ACSELERATOR QuickSet®	SEL-2240 Axion®
Best Choice Ground Directional Element®	SELBOOT®
Connectorized®	SELOGIC®
Job Done®	

EtherCAT is registered trademark and patented technology, licensed by Beckhoff Automation GmbH, Germany.

## Technical Support

We appreciate your interest in SEL products and services. If you have questions or comments, please contact us at:

Schweitzer Engineering Laboratories, Inc.  
2350 NE Hopkins Court  
Pullman, WA 99163-5603 U.S.A.  
Tel: +1.509.338.3838  
Fax: +1.509.332.7990  
Internet: [selinc.com/support](http://selinc.com/support)  
Email: [info@selinc.com](mailto:info@selinc.com)

---

---

## S E C T I O N   1

---

# Introduction and Specifications

The SEL-451 is a distribution relay featuring autoreclosing with synchronism check, circuit breaker monitoring, and circuit breaker failure protection. The SEL-451-6 features extensive metering and data recording, including high-resolution data capture and reporting.

Three versions of the SEL-451-6 are available: a Sampled Values (SV) publisher, an SV subscriber, or an SEL Time-Domain Link (TiDL) relay. Only the SV publisher supports local line current or voltage data acquisition.

The SEL-451-6 SV Publisher and SV Subscriber profiles are compliant with UCA International Users Group’s “Implementation Guideline for Digital Interface to Instrument Transformers Using IEC 61850-9-2,” also known as UCA 61850-9-2LE or 9-2LE. The SV subscriber supports subscriptions for as many as seven SV merging units. See *Section 2: Installation* for more details about SV applications.

The SEL-451-6 TiDL relay is designed exclusively for SEL TiDL systems. SEL TiDL relays can communicate with as many as eight SEL TiDL Merging Units (TMUs) over direct, point-to-point fiber-optic connections. See *Section 2: Installation* for more details about TiDL applications.

The SEL-451 features expanded SELOGIC control equation programming for easy and flexible implementation of custom protection and control schemes. The relay has separate protection and automation SELOGIC control equation programming areas with extensive protection programming capability and 1000 lines of automation programming capability. You can organize automation of SELOGIC control equation programming into 10 blocks of 100 program lines each.

The SEL-451 provides extensive communications interfaces from standard SEL ASCII and enhanced MIRRORED BITS communications protocols to Ethernet connectivity with the Ethernet card. With the Ethernet card, you can employ the latest industry communications tools, including Telnet, FTP, IEC 61850, and DNP3 (serial and LAN/WAN) protocols.

Purchase of an SEL-451-6 includes the SEL-5037 Grid Configurator software package. Grid Configurator assists you in setting, controlling, and acquiring data from the relay. For the SEL TiDL relays, use Grid Configurator to configure and then commission your TiDL system. ACCELERATOR Architect SEL-5032 Software is included as well. Architect enables you to view and configure IEC 61850 GOOSE and MMS settings via a GUI. In SV relays, you can set your SV mapping settings in Architect or Grid Configurator.

The SEL-451 supports IEEE C37.118-2005, Standard for Synchrophasors for Power Systems.

The SEL-451 features bay control functionality. The SEL-451 provides a variety of user-selectable predefined mimic displays. The mimic display selected is displayed on the front-panel screen in one-line diagram format. The number of disconnects and breakers that can be controlled by the SEL-451 are a function of the selected mimic display screen. A maximum of 20 disconnects and 2 breakers can be supported in the mimic display. Control of the breakers and disconnects is

available through front-panel pushbuttons, ASCII interface, Fast Message, or SELOGIC control equations. See *Section 5: Control in the SEL-400 Series Relays Instruction Manual* for bay control logic and disconnect/circuit breaker operations.


A simple and robust hardware design features efficient digital signal processing. Combined with extensive self-testing, these features provide relay reliability and enhance relay availability.

This section introduces the SEL-451 and provides information on the following topics:


- *Features on page 1.2*
- *Models and Options on page 1.6*
- *Applications on page 1.7*
- *Product Characteristics on page 1.14*
- *Specifications on page 1.16*

## Features

The SEL-451-6 contains many protection, automation, and control features. *Figure 1.1* and *Figure 1.2* present simplified functional overviews of the SV publisher relay and the SV subscriber and TiDL relays, respectively.



**Figure 1.1 SEL-451-6 SV Publisher Functional Overview**



**Figure 1.2 SEL-451-6 SV Subscriber and TiDL Relay Functional Overview**

SEL-451 features include the following:

**IEC 61850 SV Publications (SEL-451-6 SV Publisher Only).** The SEL-451-6 SV Publisher supports as many as seven SV publications compliant with UCA 9-2LE guidelines. According to the guideline, each publication includes one Application Data Service Unit (ASDU) with four current and four voltage channels. The supported publication rate is 4.8 kHz for a 60 Hz power system and 4 kHz for a 50 Hz power system.

**IEC 61850 SV Subscription (SEL-451-6 SV Subscriber Only).** The SEL-451-6 SV Subscriber supports as many as seven SV subscriptions compliant with UCA 9-2LE guidelines. These guidelines include four current and four voltage channels per frame at a sampling rate of 4.8 kHz for a 60 Hz system or 4.0 kHz for a 50 Hz system.

**SEL TiDL Technology (SEL-451-6 TiDL Relay Only).** The SEL-451-6 TiDL relay supports communicating with as many as eight SEL-TMUs over direct, point-to-point fiber-optic connections.

**IEC 61850 Operating Modes.** The relay supports IEC 61850 standard operating modes such as Test, Blocked, On, and Off in addition to the separate IEC 61850 simulation mode.

**Digital Current Summation.** The relay can combine incoming current data digitally for mapped terminal inputs to simplify external wiring.

**Protection.** Use multiple instantaneous and time-overcurrent elements with SELOGIC control equations to customize distribution protection. Best Choice Ground Directional Element logic optimizes directional element performance and eliminates the need for many directional settings. Built-in communications-assisted tripping logic simplifies communication scheme implementation.

**Selective Protection Disabling.** The SEL-451-6 provides selective disabling of protection functions by using hard-coded logic or available torque-control equations in case of a loss of communication between your merging unit and relay that results in the loss of relevant analog data.

**Reclosing.** Incorporate programmable reclosing of one or two breakers into an integrated substation control system. Synchronism and voltage checks from multiple sources provide complete bay control.

**Breaker Failure.** Use high-speed (less than one cycle) open-pole detection logic to reduce coordination times for critical breaker failure applications. Apply the SEL-451 to supply three-pole breaker failure for one or two breakers. Necessary logic for three-pole breaker failure retrip and initiation of transfer tripping is included.

**Switch-On-Fault.** Relay switch-onto-fault (SOTF) logic permits specific protection elements to quickly trip after the circuit breaker closes, especially important when directional elements are being used with line-side PTs.

**Frequency Elements.** Any of the six levels of frequency elements can operate as either an underfrequency element or as an overfrequency element. The frequency elements are suited for applications such as underfrequency load shedding and restoration control systems.

**Voltage Elements.** The relay offers as many as six undervoltage and six overvoltage elements. Each of these 12 elements has two levels, for a total of 24 over- and undervoltage elements.

**Fault Locator.** Efficiently dispatch line crews to quickly isolate line problems and restore service faster.

**Primary Potential Redundancy.** Multiple voltage inputs to the SEL-451 provide primary input redundancy. At loss-of-potential (LOP) detection, configure the relay to use inputs from an electrically equivalent source. Protection remains in service without compromising security.

**Dual CT Input.** Apply with ring-bus, breaker-and-a-half, or other two-breaker schemes. Combine currents within the relay from two sets of CTs for protection functions, but keep them separately available for monitoring and station integration applications.

**Automation.** Take advantage of enhanced automation features that include programmable elements for local control, remote control, protection latching, and automation latching. Local metering on the large format front-panel LCD eliminates the need for separate panel meters. Use serial and Ethernet links to efficiently transmit key information, including metering data, protection element and control I/O status, SER reports, breaker monitor, relay summary event reports, and time synchronization. Use expanded SELOGIC control equations with math and comparison functions in control applications. Incorporate as many as 1000 lines of automation logic to speed and improve control actions.

**Monitoring.** Schedule breaker maintenance when accumulated breaker duty (independently monitored for each pole of two circuit breakers) indicates possible excess contact wear. Electrical and mechanical operating times

are recorded for both the last operation and the average of operations since function reset. Alarm contacts provide notification of substation battery voltage problems (two independent battery monitors) even if voltage is low only during trip or close operations.

**Comprehensive Metering.** View metering information for Line, Circuit Breaker 1, and Circuit Breaker 2. SEL-451 metering includes fundamental and rms metering, as well as energy import/export, demand, and peak demand metering data. Synchrophasor data can be used for time-synchronized state measurements across the system.

**Oscillography and Event Reporting.** Record voltages, currents, and internal logic points at as high as an 8 kHz sampling rate. Phasor and harmonic analysis features allow investigation of relay and system performance.

**Sequential Events Recorder (SER).** Record the last 1000 entries, including setting changes, power-ups, and selectable logic elements.

**High-Accuracy Time Stamping.** Time-tag binary COMTRADE event reports with real-time accuracy of better than 10  $\mu$ s. View system state information to an accuracy of better than 1/4 of an electrical degree.

**Digital Relay-to-Relay Communication.** Use enhanced MIRRORED BITS communications to monitor internal element conditions between relays within a station, or between stations, by using SEL fiber-optic transceivers. Send digital, analog, and virtual terminal data over the same MIRRORED BITS channel.

**Parallel Redundancy Protocol (PRP).** Provide seamless recovery from any single Ethernet network failure with this protocol, in accordance with IEC 62439-3. The station bus and process bus Ethernet networks support PRP.<sup>1</sup>

**Ethernet Access.** Access all relay functions through an Ethernet connection. Interconnect with automation systems through use of IEC 61850 or DNP3 LAN/WAN protocols directly or DNP3 through an SEL-2032 Communications Processor or SEL-3530 RTAC. Use File Transfer Protocol (FTP) for high-speed data collection.

**Increased Security.** The SEL-451 divides control and settings into seven relay access levels; the relay has separate breaker, protection, automation, and output access levels, among others. Set unique passwords for each access level.

**Rules-Based Settings Editor.** Communicate with and set the relay by using an ASCII terminal, or use the PC-based Grid Configurator to configure the SEL-451.

**Settings Reduction.** Internal relay programming shows only the settings for the functions and elements you have enabled.

**IEC 60255-Compliant Thermal Model.** Use the relay to provide a configurable thermal model for the protection of a wide variety of devices.

**Bay Control.** The SEL-451 provides bay control functionality with status indication and control of as many as 20 disconnects. The relay features control for as many as two breakers and status indication of as many as three breakers. Numerous predefined user-selectable mimic displays are available; the selected mimic is displayed on the front-panel screen in one-line diagram format. The one-line diagram includes user-configurable labels

---

<sup>1</sup> Only the five-port Ethernet card ordering option supports PRP on both the station bus and the process bus.

for disconnect switches, breakers, bay name, and display for as many as six analog quantities. The SEL-451 features SELOGIC programmable local control supervision of breaker and disconnect switch operations. See *Section 5: Control in the SEL-400 Series Relays Instruction Manual* for more information.

**Alias Settings.** Use as many as 200 aliases to rename any digital or analog quantity in the relay. The aliases are now available for use in customized programming, making the initial programming and maintenance much easier.

**High-Impedance Fault Detection.** The high-impedance fault (HIF) detection element operates for small current ground faults typically caused by downed conductors on ground surfaces such as earth, concrete, or other poorly conductive materials. HIF event data are made available in standard COMTRADE format. The **HIS HIF** command gives a history of HIF events available in the relay.

**Voltage Sag, Swell, and Interrupt (VSSI) Recording.** The SEL-451 provides the capability to monitor and record system VSSI at key capacitor bank locations within the power system. The VSSI recording provides four levels of recording rate: fast (4 times per power system cycle), medium (1 time per power system cycle), slow (1 time per 64 power system cycles), and daily (once per day). Recording rates are automatically set after a sag/swell/interruption event on the power system.

## Models and Options

---

Consider the following options when ordering and configuring the SEL-451-6.

- DSS connector type
- IEC 61850-9-2LE-compliant SV publisher
- IEC 61850-9-2LE-compliant SV subscriber
- SEL TiDL relay with T-Protocol
- Chassis size
  - SEL-451-6 SV Subscriber or TiDL relay supports 4U only (U is one rack unit—1.75 in or 44.45 mm)
  - SEL-451-6 SV Publisher supports 4U, 5U, or 6U

**Table 1.1 Interface Board Information**

Board Name	Inputs	Description	Outputs	Description
INT2	8	Optoisolated, independent, level-sensitive	13	Standard Form A
			2	Standard Form C
INT4	18	Two sets of 9 common optoisolated, level-sensitive	6	High-speed, high-current interrupting, Form A
			2	Standard Form A
INT7 <sup>a</sup>	8	Optoisolated, independent, level-sensitive	13	High-current interrupting, Form A
			2	Standard Form C
INT8 <sup>a</sup>	8	Optoisolated, independent, level-sensitive	8	High-speed, high-current interrupting, Form A
INTD <sup>a</sup>	18	Two sets of 9 common optoisolated, level-sensitive	8	Standard Form A
			6	Optoisolated, independent, level-sensitive

<sup>a</sup> Available for the SV publisher option only.

- Chassis orientation and type
  - Horizontal rack mount
  - Horizontal panel mount
  - Vertical rack mount
  - Vertical panel mount
- Power supply
  - 24–48 Vdc
  - 48–125 Vdc or 110–120 Vac
  - 125–250 Vdc or 110–240 Vac
- Ethernet card options
  - Four-port Ethernet card with port combinations of:
    - Four copper (10BASE-T/100BASE-TX)
    - Four fiber (100BASE-FX)
    - Two copper (10BASE-T/100BASE-TX) and two fiber (100BASE-FX)
  - Five-port Ethernet card with small form-factor pluggable (SFP) ports (100BASE-FX and 1000BASE-X)<sup>2</sup>
- Communications protocols
  - Complete group of SEL protocols  
(SEL ASCII, SEL Compressed ASCII, SEL Settings File Transfer, SEL Fast Meter, SEL Fast Operate, SEL Fast SER, resistance temperature detectors (RTDs), Enhanced MIRRORED BITS Communications, DNP3, and Synchrophasors (SEL Fast Message and IEEE C37.118 format))
  - Above protocols plus IEC 61850 Edition 2
- Connector type (publisher only)
  - Screw-terminal block inputs
  - Connectorized

---

**NOTE:** The SEL-451-6 can be ordered as an SV publisher or subscriber.

Contact the SEL factory or your local Technical Service Center for particular part number and ordering information (see *Technical Support on page 3.20*). You can also view the latest part number and ordering information on the SEL website at [selinc.com](http://selinc.com).

## Applications

---

Use the SEL-451 in a variety of distribution protection applications. For information on connecting the relay, see *Section 2: Installation*. See *Section 6: Protection Application Examples* for a description of various protection applications that use the SEL-451.

The SEL-451 has two sets of three-phase analog current inputs, IW and IX, and two sets of three-phase analog voltage inputs, VY and VZ. The drawings that follow use a two-letter acronym to represent all three phases of a relay analog input. For example, IW represents IAW, IBW, and ICW for A-, B-, and C-Phase current

---

<sup>2</sup> All ports support 100 Mbps speeds. PORT 5A and PORT 5B also support 1 Gbps speeds.


inputs on Terminal W, respectively. The drawings list a separate phase designator if you need only one or two phases of the analog input set (V<sub>AZ</sub> for the A-Phase voltage of the V<sub>Z</sub> input set, for example).

The following figures illustrate common SV merging unit and SV subscriber configurations. An SEL-401 Protection, Automation, and Control Merging Unit or SEL-451-6 SV Publishers are used in these examples as the SV publisher. A merging unit can connect directly to an SV relay or via a process bus network. *Figure 1.2* shows a point-to-point SV configuration between an SEL-401 and an SEL-451-6 SV Subscriber. Point-to-point SV configurations are appropriate for applications where a single merging unit is used. The SEL-451-6 SV Subscriber can connect to multiple merging units for SV and GOOSE communications, as shown in *Figure 1.3*.

## Single-Bus Application

In the SV version of the single-bus application, as shown in *Figure 1.3(a)*, an SEL-451-6 SV Subscriber is subscribing to a total of two SV streams from a single SEL-451-6 SV Publisher. The SV publisher and subscriber for this application are directly connected, point-to-point. Because a time source is required in SV applications, the station bus network is being used in this example for system time synchronization, using a Precision Time Protocol (PTP) time source while the process bus communicates GOOSE and SV data. See *Table 1.2* and *Table 1.3* for SV and GOOSE mapping between the SEL-451-6 SV Publisher and the SEL-451-6 SV Subscriber.

In the TiDL version of the single-bus application, as shown in *Figure 1.3(b)*, an SEL-451-6 TiDL relay is connected to a single 4 CT/4 PT SEL-TMU. A TiDL topology is configured and then commissioned via Grid Configurator with the mapping shown in *Table 1.5*.



① DC connections for breaker status and control

② No physical connection. Published data do not contain valid analog measurements.

**Figure 1.3 Single-Bus Application**

The SEL-451-6 SV Publisher has Relay Word bit VB001 set to trip breaker CB1 while VB002 is set to close CB1. The SEL-451-6 SV Subscriber receives GOOSE messages via VB001 to monitor the status of breaker CB1. For this example, both the SV subscriber and SV publisher have the same protection capabilities and can be set similarly to increase system redundancy. Refer to *Table 1.4* for details on possible applications that use subscribed analog data.

**Table 1.2 SEL-451-6 SV Subscriber IEC 61850 Subscriptions, Single Bus**

Merging Unit Publications	SEL-451 Subscriptions
<b>SEL-451-6 SV Publisher</b>	
IAW, IBW, ICW	IAW, IBW, ICW
VAY, VBY, VCY	VAY, VBY, VCY
VAZ, VBZ <sup>a</sup> , VBZ <sup>a</sup>	VAZ, VBZ
52AA1	VB001

<sup>a</sup> No physical connection. Published data do not contain valid analog measurements.

**Table 1.3 SEL-451-6 SV Subscriber IEC 61850 Publications, Single Bus**

Merging Unit Subscriptions	SEL-451 Publications
<b>SEL-451-6 SV Publisher</b>	
VB001, VB002	TRIP, CC1

**Table 1.4 SEL-451-6 SV Subscriber Single-Bus Applications**

Subscribed Analog Input	SV Subscriber Protection <sup>a</sup>
IW	Overcurrent
VY	Directional, Over/Undervoltage, Synchronism Check
VAZ	Synchronism Check, Circuit Breaker 1

<sup>a</sup> The SEL-451-6 SV Publisher can be configured with all of the same protection functions as the SEL-451-6 SV Subscriber.

**Table 1.5 SEL-451-6 TiDL System Mapping, Single Bus**

SEL-TMU Input	Signal/Control	SEL-451-6 Local I/O Mapping
I1	Line Current IA	IAW
I2	Line Current IB	IBW
I3	Line Current IC	ICW
I4	none	none
V1	Line Voltage VA	VAY
V2	Line Voltage VB	VBY
V3	Line Voltage VC	VCY
V4	Bus Voltage VA	VAZ
IN01	52AA1	IN301
OUT01	BK1 Close	OUT301
OUT05	BK1 Trip	OUT302


## Alternative Sources Application

For this application, the SEL-451-6 SV Subscribers are configured to receive two sets of SV current measurements and breaker statuses for each distribution line. To take advantage of the source selection logic in the SEL-451, you can configure a backup current and voltage source so the loss of a single SEL-401 does not compromise line protection.

Each SEL-451-6 SV Subscriber receives several different SV streams to collect primary and backup analogs along with the status of two different circuit breakers. The trip command published by each SEL-451 is mapped to a primary and a backup SEL-401 for breaker operation.

The SV publishers and subscribers for this application are connected through a process bus network switch. The same network switch is used to communicate GOOSE messages and time-synchronize the system by using a PTP time source.

SV and GOOSE mapping between SEL-401 merging units and the SEL-451-6 SV Subscriber are described in the following tables along with possible SEL-451 subscribed analog applications.



**Figure 1.4 Single Bus With Alternative Sources**

**Table 1.6 SEL-451-6 SV Subscriber #1 IEC 61850 Subscriptions, Alternative Sources**

Merging Unit Publications	SEL-451-6 #1 Subscriptions
<b>SEL-401 #1</b>	
IAW, IBW, ICW	IAW, IBW, ICW
52AA1	VB001
<b>SEL-401 #2</b>	
VAY, VBY, VCY	VAY, VBY, VCY
<b>SEL-401 #3</b>	
IAX, IBX, ICX VAZ, VBZ, VCZ	IAX, IBX, ICX VAZ, VBZ, VCZ
52AA2	VB002

**Table 1.7 SEL-451-6 SV Subscriber #1 IEC 61850 Publications, Alternative Sources**

Merging Unit Subscriptions	SEL-451-6 #1 Publications
<b>SEL-401 #1</b>	
VB001, VB002	TRIP, CC1
<b>SEL-401 #3</b>	
VB001, VB002	TRIP, CC1

The SEL-401 #1 has Relay Word bit VB001 set to trip breaker CB1 and Relay Word bit VB003 set to trip breaker CB2, while VB002 and VB004 close CB1 and CB2, respectively. Both SEL-451-6 SV Subscriber #1 and SEL-451-6 SV Subscriber #2 send these trip and close commands for added redundancy. SEL-401 #2 and SEL-401 #3 are configured similarly.

**Table 1.8 SEL-451-6 SV Subscriber #2 IEC 61850 Subscriptions, Alternative Sources**

Merging Unit Publications	SEL-451-6 #2 Subscriptions
SEL-401 #1	
IAX, IBX, ICX	IAX, IBX, ICX
52AA2	VB002
SEL-401 #2	
IAW, IBW, ICW VAY, VBY, VCY	IAW, IBW, ICW VAY, VBY, VCY
52AA1	VB001
SEL-401 #3	
VAZ, VBZ, VCZ	VAZ, VBZ, VCZ

**Table 1.9 SEL-451-6 SV Subscriber #2 IEC 61850 Publications, Alternative Sources**

Merging Unit Subscriptions	SEL-451-6 #2 Publications
SEL-401 #1	
VB003, VB004	TRIP, CC1
SEL-401 #2	
VB001, VB002	TRIP, CC1

**Table 1.10 SEL-451-6 SV Subscriber #3 IEC 61850 Subscriptions, Alternative Sources**

Merging Unit Publications	SEL-451-6 #3 Subscriptions
SEL-401 #2	
IAX, IBX, ICX	IAX, IBX, ICX
VAY, VBY, VCY	VAZ, VBZ, VCZ
52AA2	VB002
SEL-401 #3	
IAW, IBW, ICW	IAW, IBX, ICW
VAZ, VBZ, VCZ	VAY, VBY, VCY
52AA1	VB001

**Table 1.11 SEL-451-6 SV Subscriber #3 IEC 61850 Publications, Alternative Sources**


Merging Unit Subscriptions	SEL-451-6 #3 Publications
SEL-401 #2	
VB003, VB004	TRIP, CC1
SEL-401 #3	
VB003, VB004	TRIP, CC1

**Table 1.12 SEL-451-6 SV Subscriber Alternative Sources Applications**

Subscribed Analog Input	SV Subscriber Protection
IW	Overcurrent
IX	Overcurrent (alternative source)
VY	Under- and overvoltage, under- and overfrequency
VZ	Under- and overvoltage, under- overfrequency (alternative source)

## Single Bus With Tie Breaker SV Publisher Application

In this application, the SEL-487B-2 Bus Differential and Breaker Failure Relay With Sampled Values subscribes to seven IEC 61850 9-2 SV streams published by the SEL-451-6 SV Publishers. The SV publishers have their analog and digital mapping configured to form two zones of differential protection with the SEL-487B-2. The SV publishers and subscribers for this application connect through a process bus network switch. The same network switch is used to communicate GOOSE messages and time-synchronize the system by using a PTP time source.



**Figure 1.5 Single Bus With Bus-Tie Breaker Application (SV Publisher)**

# Application Highlights

Apply the SEL-451 in power system protection and control situations. *Table 1.13* lists applications and key features of the relay.

**Table 1.13 Application Highlights (Sheet 1 of 2)**

Application	Key Features
Distribution Lines	Best Choice Ground Directional Element Six selectable operating quantity time-overcurrent elements
IEC 61850 SV <sup>a</sup>	Compliant with UCA International Users Group's "Implementation Guideline for Digital Interface to Instrument Transformers Using IEC 61850-9-2" Supports one Application Data Service Unit (ASDU) SEL-451-6 SV Publisher: supports as many as seven SV publications SEL-451-6 SV Subscriber: supports as many as seven SV subscriptions
TiDL <sup>a</sup>	Communicate with as many as eight SEL-TMUs over a direct, point-to-point fiber-optic connection via T-Protocol.
Multiple-breaker tripping	Breaker failure protection
Reclosing and synchronism check	As many as four shots of autoreclose Leader/follower breaker arrangements Two-circuit breaker universal synchronism check and voltage checks
Long lines	Load-encroachment elements prevent unwanted trips on load Voltage elements detect local bus overvoltages Sensitive negative-sequence and residual overcurrent elements provide sensitive backup protection
Bus-tie or transfer circuit breakers	Multiple setting groups Match relay settings group to each line substitution Multiple CT inputs Eliminate current reversing switches Local or remote operator switches the setting groups
Subtransmission lines	Ground-directional overcurrent protection Torque-controlled time-overcurrent elements
Lines with transformers	Negative-sequence overcurrent protection
Short transmission lines	Directional-overcurrent elements and communications-assisted tripping schemes
Permissive overreaching transfer tripping (POTT) schemes	Current reversal guard logic Open breaker echo keying logic Weak-infeed and zero-infeed logic Time-step backup protection
Directional comparison unblocking tripping (DCUB) schemes	Includes all POTT logic All loss-of-channel logic is inside the relay Time-step backup protection
Permissive underreaching transfer tripping (PUTT) schemes	Supported by POTT logic Time-step backup protection
Directional comparison blocking trip (DCB) schemes	Current reversal guard logic Carrier coordinating timers Carrier send and receive extend logic Time-step backup protection
SCADA applications	Analog and digital data acquisition for station wide functions

**Table 1.13 Application Highlights (Sheet 2 of 2)**

Application	Key Features
Communications capability	SEL ASCII Enhanced MIRRORED BITS communications SEL Fast Meter, SEL Fast Operate, SEL Fast SER SEL Compressed ASCII Phasor measurement unit (PMU) protocols RTD Serial DNP3 DNP3 (Ethernet) FTP Telnet IEC 61850 Edition 2 IEC 61850 9-2 publish or subscribe, according to UCA 61850-9-2LE guideline (SV publishers or subscribers only) T-Protocol (TiDL relays only)
Customized protection and automation schemes	Separate protection and automation SELOGIC control equation programming areas Use timers and counters in expanded SELOGIC control equations for complete flexibility
Synchrophasors	The SEL-451 can function as a PMU at the same time as it provides best-in-class protective relay functions. IEEE C37.118 message format allows as many as 12 current and 8 voltage synchronized measurements, as many as 60 messages per second (on a 60 Hz nominal power system). Five unique data streams, three choices of filter response, settable angle correction, and a choice of numeric representation makes the data usable for a variety of synchrophasor applications. SEL Fast Operate commands are available on the synchrophasor communications ports, allowing control actions initiated by the synchrophasor processor. Records as much as 120 seconds of IEEE C37.118 synchrophasor data based on a trigger. Recorded files follow the IEEE C37.232 file naming convention. SEL Fast Message Synchrophasor format is also available as legacy, with as many as four current and four voltage synchronized measurements.
Bay Control	Numerous preconfigured/user-selectable one-line diagrams with user-configurable labels for breakers, disconnect switches, and bay names. One-line diagrams support as many as 20 disconnect switches (control and status indications), control for as many as 2 breakers, status indications of as many as 3 breakers, and display of as many as 6 user-selectable analog quantities.
Voltage sag, swell, interruption (VSSI) reporting	The SEL-451 provides VSSI reporting for recording and analyzing system voltage transients. Transient, short, long, and daily recordings are taken automatically as system voltage conditions change.

<sup>a</sup> If your SEL-451-6 uses DSS, relay operating times are delayed. For SV applications, operating times are delayed by the configured channel delay, CH\_DL.Y. See *SV Network Delays* on page 17.25 in the SEL-400 Series Relays Instruction Manual for more details. For TiDL applications, the operating times are delayed by a fixed 1 millisecond. Use caution when setting relay coordination to account for this added delay.

## Product Characteristics

Each SEL-400 series relay shares common features but has unique characteristics. The following table summarizes the unique characteristics of the SEL-451.

**Table 1.14 SEL-451 Characteristics (Sheet 1 of 2)**

Characteristic	Value
Standard processing rate	8 times per cycle
Battery monitor	2
Autorecloser	Three-pole

**Table 1.14 SEL-451 Characteristics (Sheet 2 of 2)**

<b>Characteristic</b>	<b>Value</b>
MBG protocol	Supported
<b>SELOGIC</b>	
Protection freeform	250 lines
Automation freeform	10 blocks of 100 lines each
SELOGIC variables	64 protection 256 automation
SELOGIC math variables	64 protection 256 automation
Conditioning timers	32 protection 32 automation
Sequencing timers	32 protection 32 automation
Counters	32 protection 32 automation
Latch bits	32 automation 32 protection
<b>Control</b>	
Remote bits	64
Local bits	64
Breakers	Two for control and three for status: 1, 2, 3 Three-Pole only
Disconnects	20
Bay control	Supported
<b>Metering</b>	
Maximum/minimum metering	Supported
Energy metering	Supported
Demand metering	Supported

# Specifications

**Note:** If your SEL-451-6 uses DSS, relay operating times are delayed. For SV applications, operating times are delayed by the configured channel delay, CH\_DLY. See *SV Network Delays on page 17.25 in the SEL-400 Series Relays Instruction Manual* for more details. For TiDL applications, the operating times are delayed by a fixed 1 millisecond. Use caution when setting relay coordination to account for this added delay.

**Note:** The metering and protection element accuracies specified for the SEL-451-6 are valid only when using SEL merging units. For SV applications, third-party SV publisher devices are supported but hardware accuracies and analog filtering need to be considered to determine the effect on SEL-451-6 SV Subscriber performance.

## Compliance

Designed and manufactured under an ISO 9001 certified quality management system

### FCC Compliance Statement

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference in which case the user will be required to correct the interference at his own expense.

UL Listed to U.S. and Canadian safety standards  
(File E212775; NRGU, NRGU7)

CE Mark

RCM Mark

## General

### AC Analog Inputs

Sampling Rate: 8 kHz

### AC Current Input (Secondary Circuit)

Current Range Rating (With DC Offset at X/R = 10, 1.5 Cycles)

1 A Nominal: 0.1–18.2 A

5 A Nominal: 0.5–91 A

### Continuous Thermal Rating

1 A Nominal: 3 A  
4 A (+55°C)

5 A Nominal: 15 A  
20 A (+55°C)

### Saturation Current (Linear) Rating

1 A Nominal: 20 A  
5 A Nominal: 100 A

### A/D Current Limit (Peak)

1 A Nominal: 49.5 A  
5 A Nominal: 247.5 A

**Note:** Signal clipping can occur beyond this limit.

### One-Second Thermal Rating

1 A Nominal: 100 A  
5 A Nominal: 500 A

### One-Cycle Thermal Rating

1 A Nominal: 250 A peak  
5 A Nominal: 1250 A peak

### Burden Rating

1 A Nominal: ≤0.1 VA @ 1 A  
5 A Nominal: ≤0.5 VA @ 5 A

## AC Voltage Inputs

Three-phase, four-wire (wye) connections are supported.

Rated Voltage Range: 55–250 V<sub>LN</sub>

Operational Voltage Range: 0–300 V<sub>LN</sub>

Ten-Second Thermal Rating: 600 Vac

Burden: ≤0.1 VA @ 125 V

## Frequency and Rotation

System Frequency: 50/60 Hz

Phase Rotation: ABC or ACB

Nominal Frequency Rating: 50 ±5 Hz

60 ±5 Hz

Frequency Tracking  
(Requires PTs): Tracks between 40.0–65.0 Hz  
Below 40 Hz = 40 Hz  
Above 65.0 Hz = 65 Hz

Maximum Slew Rate: 30 Hz per s

## Power Supply

### 24–48 Vdc

Rated Voltage: 24–48 Vdc

Operational Voltage Range: 18–60 Vdc

Vdc Input Ripple: 15% per IEC 60255-26:2013

Interruption: 20 ms at 24 Vdc, 100 ms at 48 Vdc  
per IEC 60255-26:2013

### Burden

SV Relay: <35 W

TiDL Relay: <40 W

### 48–125 Vdc or 110–120 Vac

Rated Voltage: 48–125 Vdc, 110–120 Vac

Operational Voltage Range: 38–140 Vdc  
85–140 Vac

Rated Frequency: 50/60 Hz

Operational Frequency Range: 30–120 Hz

Vdc Input Ripple: 15% per IEC 60255-26:2013

Interruption: 14 ms at 48 Vdc, 160 ms at 125 Vdc per  
IEC 60255-26:2013

### Burden

SV Relay: <35 W, <90 VA

TiDL Relay: <40 W, <90 VA

### 125–250 Vdc or 110–240 Vac

Rated Voltage: 125–250 Vdc, 110–240 Vac

Operational Voltage Range: 85–300 Vdc  
85–264 Vac

Rated Frequency: 50/60 Hz

Operational Frequency Range: 30–120 Hz

Vdc Input Ripple: 15% per IEC 60255-26:2013

Interruption: 46 ms at 125 Vdc, 250 ms at 250 Vdc  
per IEC 60255-26:2013

### Burden

SV Relay: <35 W, <90 VA

TiDL Relay: <40 W, <90 VA

**Control Outputs****Note:** IEEE C37.90-2005 and IEC 60255-27:2013

Update Rate:	1/8 cycle
Make (Short Duration Contact Current):	30 Adc 1,000 operations at 250 Vdc 2,000 operations at 125 Vdc
Limiting Making Capacity:	1000 W at 250 Vdc (L/R = 40 ms)
Mechanical Endurance:	10,000 operations
Standard	
Rated Voltage:	24–250 Vdc 110–240 Vrms
Operational Voltage Range:	0–300 Vdc 0–264 Vrms
Operating Time:	Pickup ≤6 ms (resistive load) Dropout ≤6 ms (resistive load)
Short-Time Thermal Withstand:	50 A for 1 s
Continuous Contact Current:	6 A at 70°C 4 A at 85°C
Contact Protection:	MOV protection across open contacts 264 Vrms continuous voltage 300 Vdc continuous voltage
Limiting Breaking Capacity/ Electrical Endurance:	10,000 operations 10 operations in 4 seconds, followed by 2 minutes idle

Rated Voltage	Resistive Break	Inductive Break L/R = 40 ms (DC) PF = 0.4 (AC)
24 Vdc	0.75 Adc	0.75 Adc
48 Vdc	0.63 Adc	0.63 Adc
125 Vdc	0.30 Adc	0.30 Adc
250 Vdc	0.20 Adc	0.20 Adc
110 Vrms	0.30 Arms	0.30 Arms
240 Vrms	0.20 Arms	0.20 Arms

**Hybrid (High-Current Interrupting)**

Rated Voltage:	24–250 Vdc
Operational Voltage Range:	0–300 Vdc
Operating Time:	Pickup ≤6 ms (resistive load) Dropout ≤6 ms (resistive load)
Short-Time Thermal Withstand:	50 Adc for 1 s
Continuous Contact Current:	6 Adc at 70°C 4 Adc at 85°C
Contact Protection:	MOV protection across open contacts 300 Vdc continuous voltage
Limiting Breaking Capacity/ Electrical Endurance:	10,000 operations 4 operations in 1 second, followed by 2 minutes idle

Rated Voltage	Resistive Break	Inductive Break
24 Vdc	10 Adc	10 Adc (L/R = 40 ms)
48 Vdc	10 Adc	10 Adc (L/R = 40 ms)
125 Vdc	10 Adc	10 Adc (L/R = 40 ms)
250 Vdc	10 Adc	10 Adc (L/R = 20 ms)

**Note:** Do not use hybrid control outputs to switch ac control signals.**Fast Hybrid (High-Speed High-Current Interrupting)**

Rated Voltage:	48–250 Vdc
----------------	------------

Operational Voltage Range:	0–300 Vdc
Operating Time:	Pickup ≤10 µs (resistive load) Dropout ≤8 ms (resistive load)
Short Time Thermal Withstand:	50 Adc for 1 s
Continuous Contact Current:	6 Adc at 70°C 4 Adc at 85°C
Contact Protection:	MOV protection across open contacts 300 Vdc continuous voltage
Limiting Breaking Capacity/ Electrical Endurance:	10,000 operations 4 operations in 1 second, followed by 2 minutes idle

Rated Voltage	Resistive Break	Inductive Break
24 Vdc	10 Adc	10 Adc (L/R = 40 ms)
48 Vdc	10 Adc	10 Adc (L/R = 40 ms)
125 Vdc	10 Adc	10 Adc (L/R = 40 ms)
250 Vdc	10 Adc	10 Adc (L/R = 20 ms)

**Note:** Do not use hybrid control outputs to switch ac control signals.**Control Inputs**

## Optoisolated (For Use With AC or DC Signals)

INT2, INT7, and INT8 Interface Boards:	8 inputs with no shared terminals
INT4 and INTD Interface Boards:	6 inputs with no shared terminals 18 inputs with shared terminals (2 groups of 9 inputs with each group sharing one terminal)
Voltage Options:	24, 48, 110, 125, 220, 250 V
Current Draw:	<5 mA at nominal voltage <8 mA for 110 V option
Sampling Rate:	2 kHz

DC Thresholds (Dropout thresholds indicate level-sensitive option)

24 Vdc:	Pickup 19.2–30.0 Vdc Dropout <14.4 Vdc
48 Vdc:	Pickup 38.4–60.0 Vdc; Dropout <28.8 Vdc
110 Vdc:	Pickup 88.0–132.0 Vdc; Dropout <66.0 Vdc
125 Vdc:	Pickup 105–150 Vdc; Dropout <75 Vdc
220 Vdc:	Pickup 176–264 Vdc; Dropout <132 Vdc
250 Vdc:	Pickup 200–300 Vdc; Dropout <150 Vdc

## AC Thresholds (Ratings met only when recommended control input settings are used)

24 Vac:	Pickup 16.4–30.0 Vac rms Dropout <10.1 Vac rms
48 Vac:	Pickup 32.8–60.0 Vac rms; Dropout <20.3 Vac rms
110 Vac:	Pickup 75.1–132.0 Vac rms; Dropout <46.6 Vac rms
125 Vac:	Pickup 89.6–150.0 Vac rms; Dropout <53.0 Vac rms
220 Vac:	Pickup 150.3–264.0 Vac rms; Dropout <93.2 Vac rms
250 Vac:	Pickup 170.6–300 Vac rms; Dropout <106 Vac rms

Current Drawn:	<5 mA at nominal voltage <8 mA for 110 V option
Sampling Rate:	2 kHz

### Communications Ports

EIA-232: 1 front and 3 rear  
Serial Data Speed: 300–57600 bps

### Ethernet Card Slot for the Four-Port Ethernet Card

Ordering Options: 10/100BASE-T  
Mode: RJ45  
Ordering Options: 100BASE-FX fiber-optic Ethernet  
Mode: Multi  
Wavelength (nm): 1300  
Source: LED  
Connector Type: LC  
Min. TX Pwr. (dBm): -19  
Max. TX Pwr. (dBm): -14  
RX Sens. (dBm): -32  
Sys. Gain (dB): 13

### Ethernet Card Slot for the Five-Port Ethernet Card

Ordering Option: 100BASE-FX fiber-optic Ethernet SFP transceiver  
Part Number: 8103-01 or 8109-01  
Mode: Multi  
Wavelength (nm): 1310  
Source: LED  
Connector Type: LC  
Min. TX Pwr. (dBm): -24  
Max. TX Pwr. (dBm): -14  
Min. RX Sens. (dBm): -31  
Max. RX Sens. (dBm): -12  
Approximate Range: 2 km  
Transceiver Internal Temperature Accuracy: ±3.0°C  
Transmitter Average Optical Power Accuracy: ±3.0 dB  
Received Average Optical Input Power Accuracy: ±3.0 dB  
Ordering Option: 1000BASE-LX fiber-optic Ethernet SFP transceiver  
Part Number: 8130-01, 8130-02, 8130-03, or 8130-04  
Mode: Single  
Wavelength (nm): 1310  
Source: LED  
Connector Type: LC

	Part Number			
	8130-01	8130-02	8130-03	8130-04
Min. TX Pwr. (dBm)	-9.5	-6	-5	-2
Max. TX Pwr. (dBm)	-3	-1	0	3
Min. RX Sens. (dBm)	-21	-22	-24	-24
Max. RX Sens. (dBm)	-3	-3	-3	-3
Approximate Range (km)	10	20	30	40

Transceiver Internal Temperature Accuracy: ±3.0°C

Transmitter Average Optical Power Accuracy: ±3.0 dB  
Received Average Optical Input Power Accuracy: ±3.0 dB  
Ordering Option: 1000BASE-XD fiber-optic Ethernet SFP transceiver

Part Number: 8130-05  
Mode: Single  
Wavelength (nm): 1550  
Source: LED  
Connector Type: LC  
Min. TX Pwr. (dBm): -5  
Max. TX Pwr. (dBm): 0  
Min. RX Sens. (dBm): -24  
Max. RX Sens. (dBm): -3  
Approximate Range: 50 km  
Transceiver Internal Temperature Accuracy: ±3.0°C  
Transmitter Average Optical Power Accuracy: ±3.0 dB  
Received Average Optical Input Power Accuracy: ±3.0 dB  
Ordering Option: 1000BASE-ZX fiber-optic Ethernet SFP transceiver  
Part Number: 8130-06, 8130-08, or 8130-10  
Mode: Single  
Wavelength (nm): 1550  
Source: LED  
Connector Type: LC

	Part Number		
	8130-06	8130-08	8130-10
Min. TX Pwr. (dBm)	0	1	5
Max. TX Pwr. (dBm)	5	5	8
Min. RX Sens. (dBm)	-24	-36	-36
Max. RX Sens. (dBm)	-3	-10	-10
Approximate Range (km)	80	160	200

Transceiver Internal Temperature Accuracy: ±3.0°C  
Transmitter Average Optical Power Accuracy: ±3.0 dB  
Received Average Optical Input Power Accuracy: ±3.0 dB  
Ordering Option: 1000BASE-SX fiber-optic Ethernet SFP transceiver  
Part Number: 8131-01  
Mode: Multi  
Wavelength (nm): 850  
Source: LED  
Connector Type: LC  
Min. TX Pwr. (dBm): -9  
Max. TX Pwr. (dBm): -2.5  
Min. RX Sens. (dBm): -18  
Max. RX Sens. (dBm): 0  
Approximate Range: 300 m for 62.5/125 µm; 550 m for 50/125 µm

Transceiver Internal  
Temperature Accuracy:  $\pm 3.0^{\circ}\text{C}$

Transmitter Average  
Optical Power Accuracy:  $\pm 3.0 \text{ dB}$

Received Average Optical  
Input Power Accuracy:  $\pm 3.0 \text{ dB}$

#### Optional TiDL Communications Ports

Number of Ports: 8  
Protocol: T-Protocol

Supported SFP Transceivers: 8103-01 or 8109-01

**Note:** For SFP Transceiver specification, see *Ethernet Card Slot for the Five-Port Ethernet Card on page 1.18*.

#### Time Inputs

##### IRIG-B Input—Serial PORT 1

Input: Demodulated IRIG-B  
Rated I/O Voltage: 5 Vdc  
Operating Voltage Range: 0–8 Vdc  
Logic High Threshold:  $\geq 2.8 \text{ Vdc}$   
Logic Low Threshold:  $\leq 0.8 \text{ Vdc}$   
Input Impedance:  $2.5 \text{ k}\Omega$

##### IRIG-B Input—BNC Connector

Input: Demodulated IRIG-B  
Rated I/O Voltage: 5 Vdc  
Operating Voltage Range: 0–8 Vdc  
Logic High Threshold:  $\geq 2.2 \text{ Vdc}$   
Logic Low Threshold:  $\leq 0.8 \text{ Vdc}$   
Input Impedance:  $>1 \text{ k}\Omega$   
Rated Insulation Voltage: 150 Vdc

##### PTP

Input: IEEE 1588 PTPv2  
Profiles: Default, C37.238-2011 (Power Profile), IEC/IEEE 61850-9-3-2016 (Power Utility Automation Profile)  
Synchronization Accuracy:  $\pm 100 \text{ ns}$  @ 1-second synchronization intervals when communicating directly with master clock

#### Operating Temperature

$-40^{\circ}$  to  $+85^{\circ}\text{C}$  ( $-40^{\circ}$  to  $+185^{\circ}\text{F}$ )

**Note:** LCD contrast impaired for temperatures below  $-20^{\circ}$  and above  $+70^{\circ}\text{C}$ . Stated temperature ranges not applicable to UL applications.

#### Humidity

5% to 95% without condensation

#### Weight (Maximum)

##### SV Publisher Relay

4U Rack Unit: 10.2 kg (22.5 lb)  
5U Rack Unit: 11.8 kg (26 lb)  
6U Rack Unit: 13.5 kg (30 lb)

##### SV Subscriber Relay

4U Rack Unit: 6.57 kg (14.47 lb)  
TiDL Relay  
4U Rack Unit: 6.74 kg (14.87 lb)

#### Terminal Connections

Rear Screw-Terminal Tightening Torque, #8 Ring Lug

Minimum: 1.0 Nm (9 in-lb)  
Maximum: 2.0 Nm (18 in-lb)

User terminals and stranded copper wire should have a minimum temperature rating of  $105^{\circ}\text{C}$ . Ring terminals are recommended.

#### Wire Sizes and Insulation

Wire sizes for grounding (earthing) and contact connections are dictated by the terminal blocks and expected load currents. You can use the following table as a guide in selecting wire sizes:

Connection Type	Min. Wire Size	Max. Wire Size
Grounding (Earthing) Connection	14 AWG (2.5 mm <sup>2</sup> )	N/A
Contact I/O	18 AWG (0.8 mm <sup>2</sup> )	10 AWG (5.3 mm <sup>2</sup> )
Other Connection	18 AWG (0.8 mm <sup>2</sup> )	10 AWG (5.3 mm <sup>2</sup> )

#### Type Tests

##### Installation Requirements

Overtoltage Category: 2  
Pollution Degree: 2

##### Safety

Product Standards	IEC 60255-27:2013 IEEE C37.90-2005 21 CFR 1040.10
Dielectric Strength:	IEC 60255-27:2013, Section 10.6.4.3 2.5 kVac, 50/60 Hz for 1 min: Analog Inputs, Contact Outputs, Digital Inputs 3.6 kVac for 1 min: Power Supply, Battery Monitors 2.5 kVac for 1 min: IRIG-B 1.1 kVac for 1 min: Ethernet
Impulse Withstand:	IEC 60255-27:2013, Section 10.6.4.2 IEEE C37.90-2005 Common Mode: $\pm 1.0 \text{ kV}$ : Ethernet $\pm 2.5 \text{ kV}$ : IRIG-B $\pm 5.0 \text{ kV}$ : All other ports Differential Mode: $0 \text{ kV}$ : Analog Inputs, Ethernet, IRIG-B, Digital Inputs $\pm 5.0 \text{ kV}$ : Standard Contact Outputs, Power Supply Battery Monitors $+5.0 \text{ kV}$ : Hybrid Contact Outputs

Insulation Resistance:	IEC 60255-27:2013, Section 10.6.4.4 $>100 \text{ M}\Omega$ @ 500 Vdc
Protective Bonding:	IEC 60255-27:2013, Section 10.6.4.5.2 $<0.1 \text{ }\Omega$ @ 12 Vdc, 30 A for 1 min
Ingress Protection:	IEC 60529:2001 + CRGD:2003 IEC 60255-27:2013 IP30 for front and rear panel IP10 for rear terminals with installation of ring lug IP40 for front panel with installation of serial port cover
Max Temperature of Parts and Materials:	IEC 60255-27:2013, Section 7.3
Flammability of Insulating Materials:	IEC 60255-27:2013, Section 7.6 Compliant

### Electromagnetic (EMC) Immunity

Product Standards:	IEC 60255-26:2013 IEC 60255-27:2013 IEEE C37.90-2005	Power Supply Immunity: IEC 61000-4-11:2004 IEC 61000-4-17:1999/A1:2001/ A2:2008 IEC 61000-4-29:2000 AC Dips & Interruptions Ripple on DC Power Input DC Dips & Interruptions Gradual Shutdown/Startup (DC only) Discharge of Capacitors Slow Ramp Down/Up Reverse Polarity (DC only)
Surge Withstand Capability (SWC):	IEC 61000-4-18:2006 + A:2010 IEEE C37.90.1-2012 Slow Damped Oscillatory, Common and Differential Mode: ±1.0 kV ±2.5 kV Fast Transient, Common and Differential Mode: ±4.0 kV	Damped Oscillatory Magnetic Field: IEC 61000-4-10:2016 Level 5: 100 A/m
Electrostatic Discharge (ESD):	IEC 61000-4-2:2008 IEEE C37.90.3-2001 Contact: ±8 kV Air Discharge: ±15 kV	EMC Compatibility Product Standards: IEC 60255-26:2013 Emissions: IEC 60255-26:2013, Section 7.1 Class A 47 CFR Part 15B Class A Canada ICES-001 (A) / NMB-001 (A)
Radiated RF Immunity:	IEEE C37.90.2-2004 IEC 61000-4-3:2006 + A1:2007 + A2:2010 20 V/m (>35 V/m, 80% AM, 1 kHz) Sweep: 80 MHz to 1 GHz Spot: 80, 160, 450, 900 MHz 10 V/m (>15 V/m, 80% AM, 1 kHz) Sweep: 80 MHz to 1 GHz Sweep: 1.4 GHz to 2.7 GHz Spot: 80, 160, 380, 450, 900, 1850, 2150 MHz	Environmental Product Standards: IEC 60255-27:2013 Cold, Operational: IEC 60068-2-1:2007 Test Ad: 16 hours at -40°C Cold, Storage: IEC 60068-2-1:2007 Test Ad: 16 hours at -40°C Dry Heat, Operational: IEC 60068-2-2:2007 Test Bd: 16 hours at +85°C Dry Heat, Storage: IEC 60068-2-2:2007 Test Bd: 16 hours at +85°C Damp Heat, Cyclic: IEC 60068-2-30:2005 Test Db: +25 °C to +55 °C, 6 cycles (12 + 12-hour cycle), 95% RH Damp Heat, Steady State: IEC 60068-2-78:2013 Severity: 93% RH, +40 °C, 10 days Vibration Resistance: EC 60255-21-1:1988 Class 2 Endurance, Class 2 Response Shock Resistance: IEC 60255-21-2:1988 Class 1 Shock Withstand, Class 1 Bump Withstand, Class 2 Shock Response Seismic: IEC 60255-21-3:1993 Class 2 Quake Response
Electrical Fast Transient Burst (EFTB):	IEC 61000-4-4:2012 Zone A: ±2 kV: Communication ports ±4 kV: All other ports	
Surge Immunity:	IEC 61000-4-5:2005 Zone A: ±2 kV <sub>L-L</sub> ±4 kV <sub>L-E</sub> ±4 kV: Communication Ports <b>Note:</b> Cables connected to IRIG-B ports shall be less than 10 m in length for Zone A compliance. Zone B: ±2 kV: Communication Ports	
Conducted Immunity:	IEC 61000-4-6:2013 20 V/m; (>35 V/m, 80% AM, 1 kHz) Sweep: 150 kHz–80 MHz Spot: 27, 68 MHz	
Power Frequency Immunity (DC Inputs):	IEC 61000-4-16:2015 Zone A: Differential: 150 V <sub>RMS</sub> Common Mode: 300 V <sub>RMS</sub>	
Power Frequency Magnetic Field:	IEC 61000-4-8:2009 Level 5: 100 A/m; ≥60 Seconds; 50/60 Hz 1000 A/m 1 to 3 Seconds; 50/60 Hz <b>Note:</b> 50G1P ≥0.05 (ESS = N, 1, 2) 50G1P ≥0.1 (ESS = 3, 4)	

### EMC Compatibility

Product Standards:	IEC 60255-26:2013
Emissions:	IEC 60255-26:2013, Section 7.1 Class A 47 CFR Part 15B Class A Canada ICES-001 (A) / NMB-001 (A)

### Environmental

Product Standards:	IEC 60255-27:2013
Cold, Operational:	IEC 60068-2-1:2007 Test Ad: 16 hours at -40°C
Cold, Storage:	IEC 60068-2-1:2007 Test Ad: 16 hours at -40°C
Dry Heat, Operational:	IEC 60068-2-2:2007 Test Bd: 16 hours at +85°C
Dry Heat, Storage:	IEC 60068-2-2:2007 Test Bd: 16 hours at +85°C
Damp Heat, Cyclic:	IEC 60068-2-30:2005 Test Db: +25 °C to +55 °C, 6 cycles (12 + 12-hour cycle), 95% RH
Damp Heat, Steady State:	IEC 60068-2-78:2013 Severity: 93% RH, +40 °C, 10 days
Vibration Resistance:	EC 60255-21-1:1988 Class 2 Endurance, Class 2 Response
Shock Resistance:	IEC 60255-21-2:1988 Class 1 Shock Withstand, Class 1 Bump Withstand, Class 2 Shock Response
Seismic:	IEC 60255-21-3:1993 Class 2 Quake Response

### Event Reports

#### High-Resolution Data

Rate:	8000 samples/second 4000 samples/second 2000 samples/second 1000 samples/second
Output Format:	Binary COMTRADE

**Note:** Per IEEE C37.111-1999 and IEEE C37.111-2013, *IEEE Standard Common Format for Transient Data Exchange (COMTRADE) for Power Systems*.

#### Event Reports

Storage:	35 quarter-second events or 24 half-second events
Maximum Duration:	Five records of 24 seconds each of 4000 samples/second

#### Event Summary

Storage:	100 summaries
----------	---------------

**HIF Event Reports**

Length:	2–20 minutes (based on the HIFLER setting)
Nonvolatile Memory:	At least two 20-minute reports or twenty 2-minute reports
Resolution:	1 sample per 2 power system cycles

**Breaker History**

Storage:	128 histories
----------	---------------

**Sequential Events Recorder (SER)**

Storage:	1000 entries
Trigger Elements:	250 relay elements
Resolution:	0.5 ms for contact inputs 1/8 cycle for all elements

**Processing Specifications****AC Voltage and Current Inputs**

8000 samples per second, 3 dB low-pass analog filter cut-off frequency of 3000 Hz.

**Digital Filtering**

Full-cycle cosine and half-cycle Fourier filters after low-pass analog and digital filtering.

**Protection and Control Processing**

8 times per power system cycle.  
Reclosing logic runs once per power system cycle.

**HIF Detection Processing**

Once every 50 cycles for FNOM = 50  
Once every 60 cycles for FNOM = 60

**Control Points**

64 remote bits  
64 local control bits  
32 latch bits in protection logic  
32 latch bits in automation logic

**Relay Element Pickup Ranges and Accuracies****Instantaneous/Definite-Time Overcurrent Elements****Phase, Residual Ground, and Negative-Sequence****Pickup Range**

5 A Model:	OFF, 0.25–100.00 A secondary, 0.01 A steps
1 A Model:	OFF, 0.05–20.00 A secondary, 0.01 A steps

**Accuracy (Steady State)**

5 A Model:	±0.05 A plus ±3% of setting
1 A Model:	±0.01 A plus ±3% of setting
Transient Overreach:	<5% of pickup
Time Delay:	0.000–16000 cycles, 0.125 cycle steps
Timer Accuracy:	±0.125 cycle plus ±0.1% of setting
Maximum Operating Time:	1.5 cycles

**Time-Overcurrent Elements****Pickup Range**

5 A Model:	0.25–16.00 A secondary, 0.01 A steps
1 A Model:	0.05–3.20 A secondary, 0.01 A steps

**Accuracy (Steady State)**

5 A Model:	±0.05 A plus ±3% of setting
1 A Model:	±0.01 A plus ±3% of setting

**Time-Dial Range**

U.S.:	0.50–15.00, 0.01 steps
IEC:	0.05–1.00, 0.01 steps

Curve Timing Accuracy: ±1.50 cycles plus ±4% of curve time (for current between 2 and 30 multiples of pickup)

Reset: 1 power cycle or Electromechanical Reset Emulation time

**Harmonic Elements (2nd, 4th, 5th)**

Pickup Range: OFF, 5–100% of fundamental

Pickup Accuracy: 1 A nominal ±5% ±0.02 A

5 A nominal ±5% ±0.10 A

Time-Delay Accuracy: ±0.1% plus ±0.125 cycle

**Ground Directional Elements****Neg.-Seq. Directional Impedance Threshold (Z2F, Z2R)**

5 A Model: -64 to 64 Ω secondary

1 A Model: -320 to 320 Ω secondary

**Zero-Sq. Directional Impedance Threshold (Z0F, Z0R)**

5 A Model: -64 to 64 Ω secondary

1 A Model: -320 to 320 Ω secondary

**Supervisory Overcurrent Pickup (50FP, 50RP)**

5 A Model: 0.25 to 5.00 A 3I0 secondary  
0.25 to 5.00 A 3I2 secondary

1 A Model: 0.05 to 1.00 A 3I0 secondary  
0.05 to 1.00 A 3I2 secondary

**Directional Power Elements****Pickup Range**

5 A Model: -20000.00 to 20000 VA, 0.01 VA steps

1 A Model: -4000.00 to 4000 VA, 0.01 VA steps

Accuracy (Steady State): ±5 VA plus ±3% of setting at nominal frequency and voltage

Time-Delay: 0.00–16000.00 cycles, 0.25 cycle steps

Timer Accuracy: ±0.25 cycle plus ±0.1% of setting

**Undervoltage and Overvoltage Elements****Pickup Ranges****300 V Maximum Inputs**

Phase Elements: 2–300 V secondary, 0.01 V steps

Phase-to-Phase Elements: 4–520 V secondary, 0.01 V steps

**Accuracy (Steady State)**

Phase Elements: ±0.5 V plus ±3% of setting

Sequence Elements: ±0.5 V plus ±5% of setting

Transient Overreach: <5% of pickup

**Underfrequency and Overfrequency Elements**

Pickup Range: 40.01–69.99 Hz, 0.01 Hz steps

Accuracy, Steady State plus Transient: ±0.005 Hz for frequencies between 40.00 and 70.00 Hz

Maximum Pickup/Dropout Time: 3.0 cycles

Time-Delay Range: 0.04–400.0 s, 0.01 s increments

Time-Delay Accuracy: ±0.1% ± 0.0042 s

Pickup Range, Undervoltage Blocking: 20–200 V<sub>LN</sub> (Wye)

Pickup Accuracy, Undervoltage Blocking: ±2% ±0.5 V

**Optional RTD Elements  
(Models Compatible With SEL-2600 Series RTD Module)**

12 RTD Inputs via SEL-2600 Series RTD Module and SEL-2800 Fiber-Optic Transceiver

Monitor Ambient or Other Temperatures

PT 100, NI 100, NI 120, and CU 10 RTD-Types Supported, Field Selectable  
 Pickup Range: Off, -50 to 250°C, 1°C step  
 Accuracy: ±2°C  
 As long as 500 m Fiber-Optic Cable to SEL-2600 Series RTD Module

#### Breaker Failure Instantaneous Overcurrent

Setting Range  
 5 A Model: 0.50–50.0 A, 0.01 A steps  
 1 A Model: 0.10–10.0 A, 0.01 A steps  
 Accuracy  
 5 A Model: ±0.05 A plus ±3% of setting  
 1 A Model: ±0.01 A plus ±3% of setting  
 Transient Overreach: <5% of setting  
 Maximum Pickup Time: 1.5 cycles  
 Maximum Reset Time: 1 cycle  
 Timers Setting Range: 0–6000 cycles, 0.125 cycle steps (All but BFIDOn, BFISPn)  
 0–1000 cycles, 0.125 cycle steps (BFIDOn, BFISPn)  
 Time-Delay Accuracy: 0.125 cycle plus ±0.1% of setting

#### Synchronization-Check Elements

Slip Frequency Pickup Range: 0.005–0.500 Hz, 0.001 Hz steps  
 Slip Frequency  
 Pickup Accuracy: ±0.0025 Hz plus ±2% of setting  
 Close Angle Range: 3–80°, 1° steps  
 Close Angle Accuracy: ±3° plus ±5% of setting

#### Load-Encroachment Detection

Setting Range  
 5 A Model: 0.05–64 Ω secondary, 0.01 Ω steps  
 1 A Model: 0.25–320 Ω secondary, 0.01 Ω steps  
 Forward Load Angle: -90° to +90°  
 Reverse Load Angle: +90° to +270°  
 Accuracy  
 Impedance Measurement: ±3%  
 Angle Measurement: ±2°

#### High-Impedance Fault Detection

Minimum Current  
 5 A Model: 0.25 A  
 1 A Model: 0.05 A  
 Accuracy  
 5 A Model: 0.25 A ±2.5 mA  
 1 A Model: 0.05 A ±0.5 mA

#### Timer Specifications

**Setting Ranges**

Breaker Failure:	0–6000 cycles, 0.125 cycle steps (All but BFIDOn, BFISPn)
	0–1000 cycles, 0.125 cycle steps (BFIDOn, BFISPn)
Communications-Assisted Tripping Schemes:	0.000–16000 cycles, 0.125 cycle steps
Pole Open Timer:	0.000–60 cycles, 0.125 cycle steps
Recloser:	1–999999 cycles, 1 cycle steps

#### Switch-On-to-Fault

CLOEND, 52AEND: OFF, 0.000–16000 cycles, 0.125 cycle steps  
 SOTFD: 0.500–16000 cycles, 0.125 cycle steps

#### Synchronization-Check Timers

TCLSBK1, TCLSBK2: 1.00–30.00 cycles, 0.25 cycle steps

#### Station DC Battery System Monitor Specifications

Rated Voltage:	24–250 Vdc
Operational Voltage Range:	0–300 Vdc
Sampling Rate:	DC1: 2 kHz DC2: 1 kHz
Processing Rate:	1/8 cycle
Operating Time:	Less than 1.5 cycles (all elements except ac ripple) Less than 1.5 seconds (ac ripple element)
Setting Range	15–300 Vdc, 1 Vdc steps (all elements except ac ripple) 1–300 Vac, 1 Vac steps (ac ripple element)
Accuracy	Pickup Accuracy: ±3% ± 2 Vdc (all elements except ac ripple) ±10% ± 2 Vac (ac ripple element)

#### Metering Accuracy

All metering accuracy is at 20°C, and nominal frequency unless otherwise noted.

#### Currents

##### Phase Current Magnitude

5 A Model:	±0.2% plus ±4 mA (2.5–15 A sec)
1 A Model:	±0.2% plus ±0.8 mA (0.5–3 A sec)
Phase Current Angle	All Models: ±0.2° in the current range 0.5 • I <sub>NOM</sub> to 3.0 • I <sub>NOM</sub>

##### Sequence Currents Magnitude

5 A Model:	±0.3% plus ±4 mA (2.5–15 A sec)
1 A Model:	±0.3% plus ±0.8 mA (0.5–3 A sec)

##### Sequence Current Angle

All Models:	±0.3° in the current range 0.5 • I <sub>NOM</sub> to 3.0 • I <sub>NOM</sub>
-------------	---

#### Voltages

Phase and Phase-to-Phase Voltage Magnitude:	±0.1% (33.5–300 V <sub>L-N</sub> )
Phase and Phase-to-Phase Angle:	±0.5° (33.5–300 V <sub>L-N</sub> )
Sequence Voltage Magnitude:	±0.1% (33.5–300 V <sub>L-N</sub> )
Sequence Voltage Angle:	±0.5° (33.5–300 V <sub>L-N</sub> )

#### Frequency (Input 40–65 Hz)

Accuracy:	±0.01 Hz
-----------	----------

#### Power

MW (P), Per Phase (Wye), 3φ (Wye or Delta) Per Terminal	±1% (0.1–1.2) • I <sub>NOM</sub> , 33.5–300 Vac, PF = 1, 0.5 lead, lag (1φ) ±0.7% (0.1–1.2) • I <sub>NOM</sub> , 33.5–300 Vac, PF = 1, 0.5 lead, lag (3φ)
MVA (S), Per Phase (Wye), 3φ (Wye or Delta) Per Terminal	±1% (0.1–1.2) • I <sub>NOM</sub> , 33.5–300 Vac, PF = 1, 0.5 lead, lag (1φ) ±0.7% (0.1–1.2) • I <sub>NOM</sub> , 33.5–300 Vac, PF = 1, 0.5 lead, lag (3φ)

PF, Per Phase (Wye), 3 $\phi$  (Wye or Delta) Per Terminal  
 $\pm 1\% (0.1\text{--}1.2) \cdot I_{NOM}$ , 33.5–300 Vac, PF = 1, 0.5 lead, lag (1 $\phi$ )  
 $\pm 0.7\% (0.1\text{--}1.2) \cdot I_{NOM}$ , 33.5–300 Vac, PF = 1, 0.5 lead, lag (3 $\phi$ )

### Energy

MWh (P), Per Phase (Wye), 3 $\phi$  (Wye or Delta)  
 $\pm 1\% (0.1\text{--}1.2) \cdot I_{NOM}$ , 33.5–300 Vac, PF = 1, 0.5 lead, lag (1 $\phi$ )  
 $\pm 0.7\% (0.1\text{--}1.2) \cdot I_{NOM}$ , 33.5–300 Vac, PF = 1, 0.5 lead, lag (3 $\phi$ )

### Synchrophasors

Number of Synchrophasor Data Streams:	5
Number of Synchrophasors for Each Stream:	15 phase synchrophasors (6 voltage and 9 currents) 5 positive-sequence synchrophasors (2 voltage and 3 currents)
Number of User Analogs for Each Stream:	16 (any analog quantity)
Number of User Digitals for Each Stream:	64 (any Relay Word bit)
Synchrophasor Protocol:	IEEE C37.118-2005, SEL Fast Message (Legacy)
Synchrophasor Data Rate:	As many as 60 messages per second
Synchrophasor Accuracy:	Voltage Accuracy: $\pm 1\%$ Total Vector Error (TVE) Range 30–150 V, $f_{NOM} \pm 5$ Hz Current Accuracy: $\pm 1\%$ Total Vector Error (TVE) Range (0.1–20) $\cdot I_{NOM}$ A, $f_{NOM} \pm 5$ Hz
Synchrophasor Data Recording:	Records as much as 120 s IEEE C37.232-2011 File Naming Convention

**This page intentionally left blank**

---

---

## S E C T I O N   2

---

# Installation

The first steps in applying the SEL-451-6 are installing and connecting the relay. This section describes common installation features and particular installation requirements for the many physical configurations of the SEL-451. You can order the relay in horizontal and vertical orientations, and in panel-mount and rack-mount versions. SEL also provides various expansion I/O interface boards to tailor the relay to your specific needs.

To install and connect the relay safely and effectively, you must be familiar with relay configuration features and options and relay jumper configuration. You should carefully plan relay placement, cable connection, and relay communication. Consider the following when installing the SEL-451:

- *Shared Configuration Attributes on page 2.1*
- *Plug-In Boards on page 2.11*
- *Jumpers on page 2.13*
- *Relay Placement on page 2.22*
- *Connection on page 2.23*
- *AC/DC Connection Diagrams on page 2.37*

It is also very important to limit access to the SEL-451 settings and control functions by using passwords. For information on relay access levels and passwords, see *Changing the Default Passwords in the Terminal on page 3.11* in the *SEL-400 Series Relays Instruction Manual*.

For more introductory information on using the relay, see *Section 2: PC Software* and *Section 3: Basic Relay Operations in the SEL-400 Series Relays Instruction Manual*.

## Shared Configuration Attributes

---

There are common or shared attributes among the many possible configurations of SEL-451 relays. This section discusses the main shared features of the relay.


### Relay Sizes

SEL produces the SEL-451 in horizontal and vertical rack-mount versions and horizontal and vertical panel-mount versions. Relay sizes correspond to height in rack units, U, where U is approximately 1.75 in or 44.45 mm. The SEL-451-6 is only available in a 4U chassis when ordered as a Sampled Values (SV) Subscriber or an SEL Time-Domain Link (TiDL) relay. The SEL-451-6 is available in a 4U, 5U, or 6U chassis when ordered as an SV publisher.

## Front-Panel Templates

The horizontal front-panel template shown in *Figure 2.1* is the same for all 4U, 5U, and 6U horizontal versions of the relay. The vertical front-panel template (shown in *Figure 2.1*) is the same for all 4U, 5U, and 6U vertical versions of the relay.

The SEL-451 front panel has three pockets for slide-in labels: one pocket for the target LED label, and two pockets for the operator control labels. *Figure 2.1* shows the front-panel pocket areas and openings for typical horizontal and vertical relay orientations; dashed lines denote the pocket areas. Refer to the instructions included in the Configurable Label kit for information on reconfiguring front-panel LED and pushbutton labels.



**Figure 2.1** Horizontal Front-Panel Template (a); Vertical Front-Panel Template (b)

## Rear Panels

Rear panels are identical for the horizontal and the vertical configurations of the relay. See *Figure 2.2–Figure 2.5* for representative 4U, 5U, and 6U relay rear panels (large drawings are in *Figure 2.24–Figure 2.27*).

## Connector Types

### Screw-Terminal Connectors—I/O and Monitor/Power

Connect to the relay I/O and Monitor/Power terminals on the rear panel through screw-terminal connectors. You can remove the entire screw-terminal connector from the back of the relay to disconnect relay I/O, dc battery monitor, and power without removing each wire connection. The screw-terminal connectors are keyed (see *Figure 2.30*), so you can replace the screw-terminal connector on the rear panel only at the location from which you removed the screw-terminal connector. In addition, the receptacle key prevents you from inverting the screw-terminal connector, making removal and replacement easier.


### Secondary Circuit Connectors Fixed Terminal Blocks

Connect PT and CT inputs to the fixed terminal blocks in the bottom row of the relay rear panel.

You cannot remove these terminal blocks from the relay rear panel. These terminals offer a secure high-reliability connection for PT and CT secondaries.

### Connectorized

The Connectorized SEL-451 features receptacles that accept plug-in/plug-out connectors for terminating PT and CT inputs; this requires ordering a wiring harness (SEL-WA0421) with mating plugs and wire leads. *Figure 2.3* shows the relay 4U chassis with Connectorized CT and PT analog inputs (see *Connectorized on page 2.31* for more information).




Five-port Ethernet card ordering option depicted.

**Figure 2.2 SEL-451-6 SV Publisher, 4U Rear Panel, With Fixed Terminal Block**

## 2.4 Installation


### Shared Configuration Attributes



i7209d

Five-port Ethernet card ordering option depicted.


**Figure 2.3 SEL-451-6 SV Publisher, 6U Rear Panel, With Connectorized Terminal Block**



i7285b

Five-port Ethernet card ordering option depicted.

**Figure 2.4 SEL-451-6 SV Subscriber Relay, 4U Rear Panel**



Four-port Ethernet card ordering option depicted.

i7285a

**Figure 2.5 SEL-451-6 TiDL Relay, 4U Rear Panel**

## Secondary Circuits

### SV Subscribers and TiDL Relays

The SEL-451-6 relays that subscribe to data (through SV or TiDL communications) do not contain secondary circuits on the relay. The relay uses a merging unit to supply the voltages and currents through a networked connection (for the SV subscriber) or a direct point-to-point connection (for the TiDL relay). Both the SV subscriber version and the TiDL version must be configured to match the nominal secondary current of the mapped current inputs of the connected merging units. The SV subscriber and TiDL relay both, by default, assume 5 A as the nominal current selection. For 1 A scaling, use the **CFG CTNOM** command (see *Table 14.28 in the SEL-400 Series Relays Instruction Manual* for more information).

## SV Publishers

The SEL-451-6 SV Publisher is a very low burden load on the CT secondaries and PT secondaries. For both the CT and PT inputs, the frequency range is 40–65 Hz.

The relay accepts two sets of three-phase currents from power system CT inputs:

- IAW, IBW, and ICW
- IAX, IBX, and ICX

### **⚠ WARNING**

Before working on a CT circuit, first apply a short to the secondary winding of the CT.

For 5 A relays, the rated nominal input current,  $I_{NOM}$ , is 5 A. For 1 A relays, the rated nominal input current,  $I_{NOM}$ , is 1 A.

Input current for both relay types can range to  $20 \cdot I_{NOM}$ .

See *AC Current Input (Secondary Circuit) on page 1.16* for complete CT input specifications.

The relay also accepts two sets of three-phase, four-wire (wye) potentials from power system PT or capacitively coupled voltage transformer (CCVT) secondaries:

- VAY, VBY, and VCY
- VAZ, VBZ, and VCZ

The nominal line-to-neutral input voltage for the PT inputs is 67 V with a range of 0–300 V. The PT burden is less than 0.5 VA at 67 V, L-N. See *AC Voltage Inputs on page 1.16* for complete PT input specifications.

Some applications do not use all three phases of a source; for example, voltage synchronization sources can be single phase. See *Section 6: Protection Application Examples* for examples of connections to the potential inputs.

See *Secondary Circuit Connections on page 2.30* for information on connecting power system secondary circuits to these inputs.

## Control Inputs

### Optoisolated

**NOTE:** The I/O interface boards have optoisolated contact inputs that can be used in either polarity.

The SEL-451 inputs on the optional I/O interface boards (INT2, INT4, INTD, INT7, or INT8 I/O boards—see *Models and Options on page 1.6*), are fixed pickup threshold, optoisolated, control inputs. The pickup voltage level is determined for each board at ordering time.

Inputs can be independent or common. Independent inputs have two separate ground-isolated connections, with no internal connections among inputs. Common inputs share one input leg in common; all input legs of common inputs are ground-isolated. Each group of common inputs is isolated from all other groups.

Nominal current drawn by these inputs is 8 mA or less with six voltage options covering a wide range of voltages, as listed in *Control Inputs on page 1.17*. You can debounce the control input pickup delay and dropout delay separately for each input, or you can use a single debounce setting that applies to all the contact input pickup and dropout times (see *Global Settings on page 8.2*).

## AC Control Signals

Optoisolated control inputs can be used with ac control signals, within the ratings shown in *Control Inputs on page 1.17*. Specific pickup and dropout time-delay settings are required to achieve the specified ac thresholds, as shown in *Table 2.1*.

It is possible to mix ac and dc control signal detection on the same interface board with optoisolated contact inputs, provided that the two signal types are not present on the same set of combined inputs. Use standard debounce time settings (usually the same value in both the pickup and dropout settings) for the inputs being used with dc control voltages.

**Table 2.1 Required Settings for Use With AC Control Signals**

Global Settings <sup>a</sup>	Prompt	Entry <sup>b</sup>	Relay Recognition Time for AC Control Signal state change
INnmmPU <sup>c</sup>	Pickup Delay	0.1250 cycles	0.625 cycles maximum (assertion)
INnmmDO <sup>c</sup>	Dropout Delay	1.0000 cycle	1.1875 cycles maximum (deassertion)

<sup>a</sup> First set Global setting EICIS := Y to gain access to the individual input pickup and dropout timer settings.

<sup>b</sup> These are the only setting values that SEL recommends for detecting ac control signals. Other values may result in inconsistent operation.

<sup>c</sup> Where n is 2 for Interface Board 1, 3 for Interface Board 2, and 3 for Interface Board 3.  
mm = number of available contact inputs depending on the type of board.

The recognition times listed in *Table 2.1* are only valid when:

- The ac signal applied is at the same frequency as the power system.
- The signal is within the ac threshold pickup ranges defined in *Optoisolated (For Use With AC or DC Signals) on page 1.17*.
- The signal contains no dc offset.

The SEL-451 samples the optoisolated inputs at 2 kHz (see *Data Processing on page 9.1 in the SEL-400 Series Relays Instruction Manual*).

## Control Outputs

I/O control outputs from the relay include standard outputs, hybrid (high-current interrupting) outputs, and high-speed, high-current interrupting outputs. High-speed, high-current interrupting outputs are available on the optional INT4 and INT8 I/O interface boards. A metal-oxide varistor (MOV) protects against excess voltage transients for each contact. Each output is individually isolated, except Form C outputs, which share a common connection between the NC (normally closed) and NO (normally open) contacts.


The relay updates control outputs eight times per cycle. Updating of relay control outputs does not occur when the relay is disabled. When the relay is re-enabled, the control outputs assume the state that reflects the present protection processing.

For the SEL-451-6 TiDL relay, the control outputs of the connected SEL-TMUs map to local I/O of the relay (in the 300, 400, and 500 level of I/O) based on your configured TiDL topology in Grid Configurator. Because any control output on the SEL-TMU can be shared across the connected SEL TiDL relays, the SEL-TMU provides the state (asserted/deasserted) of each output to all connected SEL TiDL relays. The SEL TiDL relays then map the SEL-TMU output states to local output states based on the configured TiDL topology.

## Standard Control Outputs

**NOTE:** You can use ac or dc circuits with standard control outputs.

The standard control outputs are “dry” Form A contacts rated for tripping duty. Ratings for standard outputs are 30 A make, 6 A continuous, and 0.75 A or less break (depending on circuit voltage). Standard contact outputs have a maximum voltage rating of 250 Vac/330 Vdc. Maximum break time is 6 ms (milliseconds) with a resistive load. The maximum pickup time for the standard control outputs is 6 ms (see *Figure 2.6*).



**Figure 2.6 Standard Control Output Connection**

See *Control Outputs on page 1.17* for complete standard control output specifications.

## Hybrid (High-Current Interrupting) Control Outputs


### ⚠ CAUTION

Equipment damage can result from connecting ac circuits to Hybrid (high-current interrupting) control outputs. Do not connect ac circuits to Hybrid control outputs. Use only dc circuits with Hybrid control outputs.

The hybrid (high-current interrupting) control outputs are polarity-dependent and are capable of interrupting high-current, inductive loads. Hybrid control outputs use an insulated-gate bipolar junction transistor (IGBT) in parallel with a mechanical contact to interrupt (break) highly inductive dc currents. The contacts can carry continuous current, while eliminating the need for heat sinking and providing security against voltage transients.

With any hybrid output, break time varies according to the circuit inductive/resistive (L/R) ratio. As the L/R ratio increases, the time needed to interrupt the circuit fully increases also. The reason for this increased interruption delay is that circuit current continues to flow through the output MOV after the output deasserts, until all of the inductive energy dissipates. Maximum dropout (break) time is 6 ms with a resistive load, the same as for the standard control outputs. The other ratings of these control outputs are similar to the standard control outputs, except that the hybrid outputs can break current as great as 10 A. Hybrid contact outputs have a maximum voltage rating of 330 Vdc.

The maximum pickup time for the hybrid control outputs is 6 ms. *Figure 2.7* shows a representative connection for a Form A hybrid control output.



**Figure 2.7 Hybrid Control Output Connection**

See *Section 1: Introduction and Specifications*, for complete hybrid control output specifications.

Short transient inrush current can flow at the closing of an external switch in series with open high-current interrupting contacts. This transient will not energize the circuits in typical relay-coil control applications (trip coils and close coils), and standard auxiliary relays will not pick up. However, an extremely sensitive digital input or light-duty, high-speed auxiliary relay can pick up for this condition. This false pickup transient occurs when the capacitance of the high-speed, high-current interrupting output circuitry charges (creating a momentary short circuit that a fast, sensitive device sees as a contact closure). When using I/O boards other than INT8, avoid possible false pickups of the output contact by connecting an external resistor across the output contact (see the high-speed, high-current interrupting, and the high-speed, high-current output discussions for more details).


## High-Speed, High-Current Interrupting Control Outputs

**NOTE:** You can use only dc circuits with high-speed, high-current interrupting outputs.

In addition to the standard control outputs and the hybrid control outputs, the INT4 and INT8 I/O interface boards offer high-speed high-current interrupting control outputs. A metal-oxide varistor (MOV) protects against excess voltage transients for each contact. These control outputs have a resistive load contact closing time of 10 µs, which is much faster than the 6 ms contact closing time of

the standard and hybrid control outputs. The high-speed contact outputs open at a maximum time of 8 ms. The maximum voltage rating is 330 Vdc. See *Control Outputs on page 2.7* for more information.


*Figure 2.8* shows a representative connection for a Form A high-speed contact output on the INT4 I/O interface terminals. The HS marks are included to indicate that this is a high-speed control output.



**Figure 2.8 INT4 High-Speed Control Output Connection**


*Figure 2.9* shows a representative connection for a Form A fast hybrid control output on the INT8 I/O interface terminals.

The INT8 high-speed contact output uses three terminal positions, while the INT4 high-speed contact output uses two. The third terminal of each INT8 high-speed control output is connected to precharge resistors that can be used to mitigate transient inrush current conditions, as explained below. A similar technique can be used with INT4 board high-speed control outputs using external resistors. Short transient inrush current can flow at the closing of an external switch in series with open high-speed contacts. This transient will not energize the circuits in typical relay-coil control applications (trip coils and close coils), and standard auxiliary relays will not pick up. However, an extremely sensitive digital input or light-duty, high-speed auxiliary relay can pick up for this condition. This false pickup transient occurs when the capacitance of the high-speed output circuitry charges (creating a momentary short circuit that a fast, sensitive device sees as a contact closure). A third terminal (03 in *Figure 2.9*) provides an internal path for precharging the high-speed output circuit capacitance when the circuit is open.



**Figure 2.9 High-Speed Control Output Typical Terminals, INT8**

*Figure 2.10* shows some possible connections for this third terminal that will eliminate the false pickup transients when closing an external switch. In general, you must connect the third terminal to the dc rail (positive or negative) that is on the same side as the open external switch condition. If an open switch exists on either side of the output contact, then you can accommodate only one condition because two open switches (one on each side of the contact) defeat the precharge circuit.



**Figure 2.10 Precharging Internal Capacitance of High-Speed Output Contacts, INT8**

For wiring convenience, on the INT8 I/O interface board, the precharge resistors shown in *Figure 2.10* are built into the I/O board, and connected to a third terminal. On the INT4 I/O interface board, there are no built-in precharge resistors, and each high-speed control output has only two terminal connections.

## IRIG-B Inputs

The SEL-451 has a regular IRIG-B timekeeping mode, and a high-accuracy IRIG-B (HIRIG) timekeeping mode. The IRIG-B serial data format consists of a 1-second frame containing 100 pulses divided into fields, from which the relay decodes the second, minute, hour, and day fields and sets the internal time clock upon detecting valid time data in the IRIG time mode. There is one IRIG-B input on the SEL-451 rear panel, capable of supporting the HIRIG mode.

### IRIG-B Pins of Serial PORT 1

This IRIG-B input is capable of regular IRIG mode timekeeping only. Timing accuracy for the IRIG time mode is 500  $\mu$ s.

### IRIG-B BNC Connector

This IRIG-B input is capable of both modes of timekeeping. If the connected timekeeping source is qualified as high-accuracy, the relay enters the HIRIG mode, which has a timing accuracy of 1  $\mu$ s. If both inputs are connected, the SEL-451 uses the IRIG-B signal from the BNC connection (if a signal is available).

## Battery-Backed Clock

If relay input power is lost or removed, a lithium battery powers the relay clock, providing date and time backup. The battery is a 3 V lithium coin cell, Rayovac No. BR2335 or equivalent. If power is lost or disconnected, the battery discharges to power the clock. At room temperature (25°C), the battery will operate for approximately 10 years at rated load.

When the SEL-451 is operating with power from an external source, the self-discharge rate of the battery only is very small. Thus, battery life can extend well beyond the nominal 10-year period because the battery rarely discharges after the relay is installed. The battery cannot be recharged. *Figure 2.17* shows the clock battery location (at the front of the main board).

If the relay does not maintain the date and time after power loss, replace the battery (see *Replacing the Lithium Battery* on page 10.27 in the *SEL-400 Series Relays Instruction Manual*).

## Communications Interfaces

The SEL-451 has several communications interfaces you can use to communicate with other IEDs via EIA-232 ports: **PORT 1**, **PORT 2**, **PORT 3**, and **PORT F**. See *Section 10: Communications Interfaces* for more information and options for connecting your relay to the communications interfaces.

The Ethernet card gives the relay access to popular Ethernet networking standards including TCP/IP, File Transfer Protocol (FTP), Telnet, DNP3, IEEE C37.118 Synchrophasors, and IEC 61850 over local area and wide area networks. For information on DNP3 applications, see *Section 16: DNP3 Communication in the SEL-400 Series Relays Instruction Manual*. For more information on IEC 61850 applications, see *Section 17: IEC 61850 Communication in the SEL-400 Series Relays Instruction Manual*.


## Plug-In Boards

**NOTE:** Ordering the 5U and 6U relays with partial I/O allows for future system expansion and future use of additional relay features.


The relay is available in many input/output configuration options. The relay base model is a 4U chassis with one I/O board (there are no I/O on the main board) and screw-terminal connector connections (see *Figure 2.2*). Other ordering options include versions of the relay in larger enclosures (5U and 6U) with all, partial, or no extra I/O boards installed.

## I/O Interface Boards


You can choose among seven input/output interface boards for the I/O slots of the 4U, 5U, and 6U chassis. The I/O interface boards are INT2, INT4, INTD, INT7, and INT8. *Figure 2.11–Figure 2.15* show the rear screw-terminal connectors associated with these interface boards.




**Figure 2.11 INT2 I/O Interface Board (Standard)**




**Figure 2.12 INT4 I/O Interface Board (High-Speed, High-Current)**



**Figure 2.13 INTD I/O Interface Board (Standard)**



**Figure 2.14 INT7 I/O Interface Board (High-Current)**



**Figure 2.15 INT8 I/O Interface Board (High-Speed, High-Current)**

The I/O interface boards carry jumpers that identify the board location (see *Jumpers* on page 2.13).

## I/O Interface Board Inputs

The INT4 and INTD I/O interface boards have two groups of 9 common contacts (18 total) and 6 independent control inputs. The INT2, INT7, and INT8 I/O interface boards have eight independent control inputs. All independent inputs are isolated from other inputs. These control inputs are optoisolated and hence are not polarity-sensitive, i.e., the relay will detect input changes with voltage applied at either polarity, or ac signals when properly configured, (see *Optoisolated* on page 2.31).

### CAUTION

Substation battery systems that have either a high resistance to ground (greater than 10 kΩ) or are ungrounded when used in conjunction with many direct-coupled inputs can reflect a dc voltage offset between battery rails. Similar conditions can exist for battery monitoring systems that have high-resistance balancing circuits or floating grounds. For these applications, SEL provides optional ground-isolated (optoisolated) contact inputs. In addition, SEL has published an application advisory on this issue. Contact the factory for more information.

Table 2.2 is a comparison of the I/O board input capacities; the table also shows the absence of I/O inputs on the main board. See *Control Inputs* on page 1.17 for complete control input specifications.

**Table 2.2 I/O Interface Boards Control Inputs**

Board	Independent Contact Pairs	Common Contacts
INT2 <sup>a</sup>	8	0
INT4 <sup>a</sup>	6	Two sets of 9
INTD <sup>a</sup>	6	Two sets of 9
INT7 <sup>a</sup>	8	0
INT8 <sup>a</sup>	8	0
Main Board	0	0

<sup>a</sup> The INT2, INT4, INTD, INT7, and INT8 control inputs are optoisolated and are not polarity-sensitive.

## I/O Interface Board Outputs

**NOTE:** Form A control outputs cannot be jumpered to Form B.

The I/O interface boards vary by the type and amount of output capabilities. *Table 2.3* lists the outputs of the I/O interface boards. Information about the standard and hybrid (high-current interrupting) control outputs is in *Control Outputs on page 2.32*.

**Table 2.3 I/O Interface Boards Control Outputs**

<b>Board</b>	<b>Standard</b>		<b>High-Speed, High-Current Interrupting</b>	<b>Hybrid<sup>a</sup></b>
	<b>Form A</b>	<b>Form C</b>	<b>Form A</b>	<b>Form A</b>
INT2	13	2	0	0
INT4	2	0	6	0
INTD	8	0	0	0
INT7	0	2	0	13
INT8	0	0	8	0
Main Board	0	0	0	0

<sup>a</sup> High-current interrupting.

## Ethernet Card

Factory-installed in the rear relay **PORT 5**, the Ethernet card provides Ethernet ports for industrial applications that process data traffic between the relay and a LAN.

## Jumpers

The SEL-451 contains jumpers that configure the relay for certain operating modes. The jumpers are located on the main board (the top board) and the I/O interface boards (one or two boards located immediately below the main board).

### Main Board Jumpers

The jumpers on the main board of the SEL-451 perform these functions:

- ▶ Temporary/emergency password disable
- ▶ Circuit breaker and disconnect control enable

*Figure 2.17* shows the positions of the main board jumpers. The main board jumpers are in two locations. The password disable jumper and circuit breaker control jumper are at the front of the main board. The serial port jumpers are on the EIA-232 card.


### Password and Circuit Breaker Jumpers

You can access the password disable jumper and circuit breaker control jumper without removing the main board from the relay cabinet. Remove the SEL-451 front cover to view these jumpers (use appropriate ESD precautions). The password and circuit breaker jumpers are located on the front of the main board, immediately left of the power connector (see *Figure 2.16*).

**CAUTION**

Do not install a jumper on positions A or D of the main board J18 header. Relay misoperation can result if you install jumpers on positions J18A and J18D.

There are four jumpers, denoted D, BREAKER, PASSWORD, and A from left to right (position D is on the left). Position **PASSWORD** is the password disable jumper; position **BREAKER** is the circuit breaker control enable jumper. Positions **D** and **A** are for SEL use. *Figure 2.16* shows the jumper header with the circuit breaker/control jumper in the **ON** position and the password jumper in the **OFF** position; these are the normal jumper positions for an in-service relay. *Table 2.4* lists the jumper positions and functions.



**Figure 2.16 Jumper Location on the Main Board**

**Table 2.4 Main Board Jumpers**

Jumper	Jumper Location	Jumper Position <sup>a</sup>	Function
A	Front	OFF	For SEL use only
PASSWORD	Front	OFF	Enable password protection (normal and shipped position)
		ON	Disable password protection (temporary or emergency only)
BREAKER	Front	OFF	Disable circuit breaker commands ( <b>OPEN</b> and <b>CLOSE</b> ) and output <b>PULSE</b> commands <sup>b</sup> (shipped position)
		ON	Enable circuit breaker commands ( <b>OPEN</b> and <b>CLOSE</b> ) and output <b>PULSE</b> commands <sup>b</sup>
D	Front	OFF	For SEL use only

<sup>a</sup> ON is the jumper shorting both pins of the jumper. Place the jumper over one pin only for OFF.

<sup>b</sup> Also affects the availability of the Fast Operate Breaker Control Messages and the front-panel LOCAL CONTROL > BREAKER CONTROL, and front-panel LOCAL CONTROL > OUTPUT TESTING screens.

The password disable jumper, **PASSWORD**, is for temporary or emergency suspension of the relay password protection mechanisms. Under no circumstance should you install **PASSWORD** on a long-term basis. The SEL-451 ships with the **PASSWORD** jumper in the **OFF** position (passwords enabled).

The circuit breaker control enable jumper, **BREAKER**, supervises the **CLOSE n** command, the **OPEN n** command, the **PULSE OUTnnn** command, and front-panel local bit control. To use these functions, you must install the **BREAKER** jumper. The relay checks the status of the **BREAKER** jumper when you issue the **CLOSE n**, **OPEN n**, or **PULSE OUTnnn** command, and when you use the front panel to close or open circuit breakers, control a local bit, or pulse an output. The SEL-451 ships with the **BREAKER** jumper in the **OFF** position. For commissioning

and testing of the SEL-451 contact outputs, it may be convenient to set the **BREAKER** jumper to **ON**, so that the **PULSE OUTnnn** commands can be used to check output wiring. The **BREAKER** jumper must also be set to **ON** if SCADA control of the circuit breaker via Fast Operate is required, or if the **LOCAL CONTROL > BREAKER CONTROL** screens are going to be used.




Figure 2.17 Major Component Locations on the SEL-451 Main Board


## Serial Port Jumpers

Place jumpers on the EIA-232 board to connect +5 Vdc to Pin 1 of each of the three rear-panel EIA-232 serial ports. The maximum current available from this Pin 1 source is 0.5 A. The Pin 1 source is useful for powering an external modem. *Table 2.5* describes the **JMP1** and **JMP2** positions. Refer to *Figure 2.17* for the locations of these jumpers. The SEL-451 ships with the **JMP1A**, **JMP2A**, and **JMP2B** jumpers in the **OFF** position (no +5 Vdc on Pin 1).

**Table 2.5 Serial Port Jumpers**

Jumper	Jumper Location	Jumper Position <sup>a</sup>	Function
JMP1	A	OFF ON	Serial PORT 1, Pin 1 = not connected Serial PORT 1, Pin 1 = +5 Vdc
	B	—	Not used
JMP2	A	OFF ON	Serial PORT 2, Pin 1 = not connected Serial PORT 2, Pin 1 = +5 Vdc
	B	OFF ON	Serial PORT 3, Pin 1 = not connected Serial PORT 3, Pin 1 = +5 Vdc

<sup>a</sup> ON is the jumper shorting both pins of the jumper. Place the jumper over one pin only for OFF.



**Figure 2.18 Main Components of the EIA-232 Board, Showing the Location of Serial Port Jumpers JMP1 and JMP2**

## Changing Serial Port Jumpers

### DANGER

Contact with instrument terminals can cause electrical shock that can result in injury or death.

### WARNING

Have only qualified personnel service this equipment. If you are not qualified to service this equipment, you can injure yourself or others, or cause equipment damage.

### CAUTION


Equipment components are sensitive ESD. Undetectable permanent damage can result if you do not use proper ESD procedures. Ground yourself, your work surface, and this equipment before removing any cover from this equipment. If your facility is not equipped to work with these components, contact SEL about returning this device and related SEL equipment for service.

You must remove the EIA-232 board to access the serial port jumpers. Perform the following steps to change the **JMP1A**, **JMP2A**, and **JMP2B** jumpers in an SEL-451:


- Step 1. Follow your company standard to remove the merging unit from service.
- Step 2. Disconnect power from the merging unit.
- Step 3. Retain the **GND** connection, if possible, and ground the equipment to an ESD mat.
- Step 4. Unscrew the keeper screws and disconnect any serial cables connected to the **PORT 1**, **PORT 2**, and **PORT 3** rear-panel receptacles. Disconnect the IRIG-B cable from the BNC connector.
- Step 5. Loosen the screws retaining the serial port plug-in card and remove the card.
- Step 6. Locate the jumper you want to change (see *Figure 2.18*).
- Step 7. Install or remove the jumper as needed (see *Table 2.5* for jumper position descriptions).
- Step 8. Reinstall the relay EIA-232 board and tighten the keeper screws.
- Step 9. Reconnect any serial cables that you removed from the EIA-232 ports in the disassembly process.
- Step 10. Follow your company standard procedure to return the merging unit to service.

## I/O Interface Board Jumpers


Jumpers on the I/O interface boards identify the particular I/O board configuration and I/O board control address. The jumpers on these I/O interface boards are at the front of each board.




**Figure 2.19 Major Jumper and Connector Locations on the INT2 I/O Board**



**Figure 2.20 Major Jumper and Connector Locations on the INT4 I/O Board**



**Figure 2.21 Major Jumper and Connector Locations on the INT8 I/O Board**



**Figure 2.22 Major Jumper and Connector Locations on the INT7 I/O Board**

To confirm the positions of your I/O board jumpers, remove the front panel and visually inspect the jumper placements. *Table 2.6* lists the four jumper positions for I/O interface boards. Refer to *Figure 2.19* and *Figure 2.20* for the locations of these jumpers.

The I/O board control address has a hundreds-series prefix attached to the control inputs and control outputs for that particular I/O board chassis slot. A 4U chassis has a 200-addresses slot for inputs IN201, IN202, etc., and outputs OUT201,

OUT202, etc. A 5U chassis has a 200-addresses slot and a 300-addresses slot. A 6U chassis has a 200-addresses slot, a 300-addresses slot, and a 400-addresses slot.

The drawout tray on which each I/O board is mounted is keyed. See *Installing Optional I/O Interface Boards on page 10.30 in the SEL-400 Series Relays Instruction Manual* for information on the key positions for the 200-addresses slot trays, 300-addresses slot trays, and 400-addresses slot trays.

**Table 2.6 I/O Board Jumpers**

I/O Board Control Address	JMP1A/ JMP49A <sup>a</sup>	JMP1B/ JMP49B <sup>a</sup>	JMP2A/ JMP50A <sup>a</sup>	JMP2B/ JMP50B <sup>a</sup>
2XX	OFF	OFF	OFF	OFF
3XX	ON	OFF	ON	OFF
4XX	OFF	ON	OFF	ON

<sup>a</sup> INT4 and INTD I/O interface board jumper numbering.

## Relay Placement

---

Proper placement of the SEL-451 helps ensure that you receive years of trouble-free power system protection. Use the following guidelines for proper physical installation of the SEL-451.

### Physical Location

You can mount the SEL-451 in a sheltered indoor environment (a building or an enclosed cabinet) that does not exceed the temperature and humidity ratings for the relay.

The relay is rated at Installation/Overvoltage Category II and Pollution Degree 2. This rating allows mounting the relay indoors or in an outdoor (extended) enclosure where the relay is protected against exposure to direct sunlight, precipitation, and full wind pressure, but neither temperature nor humidity are controlled.

You can place the relay in extreme temperature and humidity locations. The temperature range over which the relay operates is  $-40^{\circ}$  to  $+185^{\circ}\text{F}$  ( $-40^{\circ}$  to  $+85^{\circ}\text{C}$ , see *Operating Temperature on page 1.19*). The relay operates in a humidity range from 5 to 95 percent, no condensation, and is rated for installation at a maximum altitude of 2000 m (6560 ft) above mean sea level.

### Rack Mounting

When mounting the SEL-451 in a rack, use the reversible front flanges to either semiflush mount or projection mount the relay.

The semiflush mount gives a small panel protrusion from the relay rack rails of approximately 1.1 in or 27.9 mm. The projection mount places the front panel approximately 3.5 in or 88.9 mm in front of the relay rack rails.

See *Figure 2.23* for exact mounting dimensions for both the horizontal and vertical rack-mount relays. Use four screws of the appropriate size for your rack.




Figure 2.23 SEL-451 Chassis Dimensions

## Panel Mounting

Place the panel-mount versions of the SEL-451 in a switchboard panel. See the drawings in *Figure 2.23* for panel cut and drill dimensions (these dimensions apply to both the horizontal and vertical panel-mount relay versions). Use the supplied mounting hardware to attach the relay.

## Connection

### CAUTION

Insufficiently rated insulation can deteriorate under abnormal operating conditions and cause equipment damage. For external circuits, use wiring of sufficiently rated insulation that will not break down under abnormal operating conditions.

The SEL-451-6 is available as an SV subscriber or publisher or as a TiDL relay. This section presents a representative sample of relay rear-panel configurations and the connections to these rear panels. Only horizontal chassis are shown; rear panels of vertical chassis are identical to horizontal chassis rear panels for each of the 4U, 5U, and 6U sizes.


When connecting the SEL-451, refer to your company plan for wire routing and wire management. Be sure to use wire that is appropriate for your installation with an insulation rating of at least 90°C.

## Rear-Panel Layout

*Figure 2.24 through Figure 2.28 show available SEL-451 rear panels.*


All relay versions have screw-terminal connectors for I/O, power, and battery monitor. You can order the relay with fixed terminal blocks for the CT and PT connections, or you can order SEL Connectorized rear-panel configurations that feature plug-in/plug-out PT connectors and shorting CT connectors for relay analog inputs.

For more information on the I/O interface board control inputs and control outputs, see *I/O Interface Board Jumpers on page 2.17*.



Five-port Ethernet card ordering option depicted.


**Figure 2.24 4U Rear, SEL-451-6 SV Publisher**



Five-port Ethernet card ordering option depicted.


i7208c

**Figure 2.25 5U Rear, SEL-451-6 SV Publisher**



Five-port Ethernet card ordering option depicted.


i7209d

**Figure 2.26 6U Rear, SEL-451-6 SV Publisher**

Five-port Ethernet card ordering option depicted.

i7285b

**Figure 2.27 SEL-451-6 SV Subscriber Rear Panel**




Four-port Ethernet card ordering option depicted.

i7285a

**Figure 2.28 SEL-451-6 TiDL Relay, 4U Rear Panel**

## Rear-Panel Symbols

There are important safety symbols on the rear of the SEL-451 (see *Figure 2.29*). Observe proper safety precautions when you connect the relay at terminals marked by these symbols. In particular, the danger symbol located on the rear panel corresponds to the following: Contact with instrument terminals can cause electrical shock that can result in injury or death. Be careful to limit access to these terminals.



**Figure 2.29 Rear-Panel Symbols**

## Screw-Terminal Connectors

Terminate connections to the SEL-451 screw-terminal connectors with ring-type crimp lugs. Use a #8 ring lug with a maximum width of 9.1 mm (0.360 in). The screws in the rear-panel screw-terminal connectors are #8-32 binding head, slotted, nickel-plated brass screws. Tightening torque for the terminal connector screws is 1.0 Nm to 2.0 Nm (9 in-lb to 18 in-lb).

You can remove the screw-terminal connectors from the rear of the SEL-451 by unscrewing the screws at each end of the connector block. Perform the following steps to remove a screw-terminal connector:

Step 1. Remove the connector by pulling the connector block straight out.

Note that the receptacle on the relay circuit board is keyed; you can insert each screw-terminal connector in only one location on the rear panel.

Step 2. To replace the screw-terminal connector, confirm that you have the correct connector and push the connector firmly onto the circuit board receptacle.

Step 3. Reattach the two screws at each end of the block.


## Changing Screw-Terminal Connector Keying

You can rotate a screw-terminal connector so that the connector wire dress position is the reverse of the factory-installed position (for example, wires entering the relay panel from below instead of from above). In addition, you can move similar function screw-terminal connectors to other locations on the rear panel. To move these connectors to other locations, you must change the screw-terminal connector keying.


Inserts in the circuit board receptacles key the receptacles for only one screw-terminal connector in one orientation. Each screw-terminal connector has a missing web into which the key fits (see *Figure 2.30*).

If you want to move a screw-terminal connector to another circuit board receptacle or reverse the connector orientation, you must rearrange the receptacle keys to match the screw-terminal connector block. Use long-nosed pliers to move the keys.

*Figure 2.31* shows the factory-default key positions.



**Figure 2.30 Screw-Terminal Connector Keying**



**Figure 2.31 Rear-Panel Receptacle Keying**

## Grounding


Connect the grounding terminal (#Z31) labeled **GND** on the rear panel to a rack frame ground or main station ground for proper safety and performance.

This protective earthing terminal is in the lower right side of the relay panel (see *Figure 2.24* through *Figure 2.27*). The symbol that indicates the grounding terminal is shown in *Figure 2.29*.

Use 2.5 mm<sup>2</sup> (14 AWG) or larger wire less than 2 m (6.6 feet) in length for this connection. This terminal connects directly to the internal chassis ground of the SEL-451.

## Power Connections

The terminals labeled **POWER** on the rear panel (#Z29 and #Z30) must connect to a power source that matches the power supply characteristics that your SEL-451 specifies on the rear-panel serial number label. (See *Power Supply* on page 1.16, for complete power input specifications.) For the relay models that accept dc input, the serial number label specifies dc with the symbol shown in *Figure 2.29*.



**Figure 2.32 Power Connection Area of the Rear Panel**

---

**NOTE:** The combined voltages applied to the **POWER** and **MONITOR** terminals must not exceed 600 V (rms or dc).

The **POWER** terminals are isolated from chassis ground. Use 0.8 mm<sup>2</sup> (18 AWG) or larger size wire to connect to the **POWER** terminals. Connection to external power must comply with IEC 60947-1 and IEC 60947-3 and must be identified as the disconnect device for the equipment.

Place an external disconnect device, switch/fuse combination, or circuit breaker in the **POWER** leads for the SEL-451; this device must interrupt both the hot (**H/+**) and neutral (**N/-**) power leads. The current rating for the power disconnect circuit breaker or fuse must be 20 A maximum. Be sure to locate this device within 3.0 m (9.8 ft) of the relay.

Operational power is internally fused by power supply fuse F1. *Table 2.7* lists the SEL-451 power supply fuse requirements. Be sure to use fuses that comply with IEC 127-2.

You can order the SEL-451 with one of three operational power input ranges listed in *Table 2.7*. Each of the three supply voltage ranges represents a power supply ordering option. Model numbers for the relay with these power supplies begin 04516bbbn, where *n* is 2, 4, or 6, to indicate low, middle, and high-voltage input power supplies, respectively. Note that each power supply range covers two widely used nominal input voltages. The SEL-451 power supply operates from 30 Hz to 120 Hz when ac power is used for the **POWER** input.

**Table 2.7 Fuse Requirements for the Power Supply**

<b>Rated Voltage</b>	<b>Operational Voltage Range</b>	<b>Fuse F1</b>	<b>Fuse Description</b>
24–48 Vdc	18–60 Vdc	T5.0AH250V	5x20 mm, time-lag, 5.0 A, high break capacity, 250 V
48–125 V or 110–120 Vac	38–140 Vdc or 85–140 Vac (30–120 Hz)		
125–250 V or 110–240 Vac	85–300 Vdc or 85–264 Vac (30–120 Hz)	T3.15AH250V	5x20 mm, time-lag, 3.15 A, high break capacity, 250 V

The SEL-451 accepts dc power input for all three power supply models. The 48–125 Vdc supply also accepts 110–120 Vac; the 125–250 Vdc supply also accepts 110–240 Vac. When connecting a dc power source, you must connect the source with the proper polarity, as indicated by the + (Terminal #Z29) and - (Terminal #Z30) symbols on the power terminals. When connecting to an ac power source, the + Terminal #Z29 is hot (H), and the - Terminal #Z30 is neutral (N).

Each model of the SEL-451 internal power supply exhibits low power consumption and a wide input voltage tolerance. For more information on the power supplies, see *Power Supply on page 1.16*.

## Monitor Connections (DC Battery)

The SEL-451 monitors two dc battery systems. For information on the battery monitoring function, see *Station DC Battery System Monitor Specifications on page 1.22*.

**NOTE:** The combined voltages applied to the **POWER** and **MONITOR** terminals must not exceed 600 V (rms or dc).

Connect the positive lead of Battery System 1 to Terminal #Z25 and the negative lead of Battery System 1 to Terminal #Z26. (Usually Battery System 1 is also connected to the rear-panel **POWER** input terminals.) For Battery System 2, connect the positive lead to Terminal #Z27, and the negative lead to Terminal #Z28.

## Secondary Circuit Connections SV Subscriber and Publisher Relays

The SEL-451-6 SV Subscriber does not have secondary circuit connections but rather relies on the Ethernet ports connected to an Ethernet network to subscribe to published voltage and current signals by a merging unit.

The SEL-451-6 SV Publisher has two sets of three-phase current inputs and two sets of three-phase voltage inputs. *Secondary Circuits on page 2.5* describes these inputs in detail. The alert symbol and the word **DANGER** on the rear panel indicate that you should use all safety precautions when connecting secondary circuits to these terminals.

To verify these connections, use SEL-451 metering (see *Examining Metering Quantities on page 3.34 in the SEL-400 Series Relays Instruction Manual*). You can also review metering data in an event report that results when you issue the **TRIGGER** command (see *Triggering Data Captures and Event Reports on page 9.7 in the SEL-400 Series Relays Instruction Manual*).

### !**CAUTION**

Relay misoperation can result from applying anything other than specified secondary voltages and currents. Before making any secondary circuit connections, check the nominal voltage and nominal current specified on the rear-panel nameplate.

### !**DANGER**

Contact with instrument terminals can cause electrical shock that can result in injury or death.

## TiDL Relays

The SEL-451-6 TiDL relay does not have secondary circuit connections but rather relies on direct, point-to-point fiber-optic cable connections with SEL-TMUs. For supported fiber-optic cable types and connectors, see *Specifications on page 1.16*.

## Fixed Terminal Blocks

Connect the secondary circuits to the Z terminal blocks on the relay rear panel. Note the polarity dots above the odd-numbered terminals #Z01, #Z03, #Z05, #Z07, #Z09, and #Z11 for CT inputs. Similar polarity dots are above the odd-numbered terminals #Z13, #Z15, #Z17, #Z19, #Z21, and #Z23 for PT inputs.

## Connectorized

For the Connectorized SEL-451, order the wiring harness kit, SEL-WA0421. The wiring harness contains four prewired connectors for the relay current and voltage inputs.

You can order the wiring harness with various wire sizes and lengths. Contact your local Technical Service Center or the SEL factory for ordering information.

Perform the following steps to install the wiring harness:

- Step 1. Plug the CT shorting connectors into terminals #Z01 through #Z06 for the IW inputs, and #Z07 through #Z12 for the IX inputs, as appropriate. Odd-numbered terminals are the polarity terminals.
- Step 2. Secure the connector to the relay chassis with the two screws located on each end of the connector.  
  
When you remove the CT shorting connector, pull straight away from the relay rear panel.  
  
As you remove the connector, internal mechanisms within the connector separately short each power system CT.  
  
You can install these connectors in only one orientation.
- Step 3. Plug the PT voltage connectors into terminals #Z13 to #Z18 for the VY inputs, and #Z19 to #Z24 for the VZ inputs, as appropriate.  
  
Odd-numbered terminals are the polarity terminals. You can install these connectors in only one orientation.

## Control Circuit Connections

You can configure the SEL-451 with many combinations of control inputs and control outputs. See and *I/O Interface Boards on page 2.11* for information about I/O configurations. This section provides details about connecting these control inputs and outputs. Refer to *Figure 2.2*, for representative rear-panel screw-terminal connector locations.

### Control Inputs Optoisolated

---

**NOTE:** The combined voltages applied to the INnnn and OUTnnn terminals must not exceed 600 V (rms or dc).

Optoisolated control inputs are not polarity-sensitive. These inputs respond to voltage of either polarity and can be used with ac control signals when properly configured.

Note that INT4 and INTD I/O interface boards have two sets of nine inputs that share a common leg (see *Figure 2.9*).

## Assigning

To assign the functions of the control inputs, see *Operating the Relay Inputs and Outputs on page 3.55* in the *SEL-400 Series Relays Instruction Manual* for more details. You can also use ACCELERATOR QuickSet SEL-5030 Software to set and verify operation of the inputs.

## Control Outputs

The SEL-451 has three types of outputs:

- Standard outputs
- Hybrid (high-current interrupting) outputs
- High-speed, high-current interrupting outputs


See *Control Outputs on page 2.32* for more information.

You can connect the standard outputs in either ac or dc circuits. Connect the high-speed, high-current interrupting and hybrid (high-current interrupting) outputs to dc circuits only. The screw-terminal connector legends alert you about this requirement by showing polarity marks on the hybrid (high-current interrupting) contacts and polarity and HS marks on the high-speed, high-current interrupting contacts.

## Alarm Output

The relay monitors internal processes and hardware in continual self-tests. Also see *Relay Self-Tests on page 10.19* in the *SEL-400 Series Relays Instruction Manual*. If the relay senses an out-of-tolerance condition, the relay declares a Status Warning or a Status Failure. The relay signals a Status Warning by pulsing the HALARM Relay Word bit (hardware alarm) to a logical 1 for five seconds. For a Status Failure, the relay latches the HALARM Relay Word bit at logical 1.

To provide remote alarm status indication, connect the b contact of an output contact to your control system remote alarm input. *Figure 2.33* shows the configuration of the a and b contacts of control output OUT215, using INT2 as an example.



**Figure 2.33 Control Output OUT215**

Program OUT215 to respond to NOT HALARM by entering the following SELOGIC control equation with a communications terminal, with QuickSet.

**OUT215 := NOT HALARM**

When the relay is operating normally, the NOT HALARM signal is at logical 1 and the b contacts of control output OUT215 are open.

When a status warning condition occurs, the relay pulses the NOT HALARM signal to logical 0 and the b contacts of OUT215 close momentarily to indicate an alarm condition.

For a status failure, the relay disables all control outputs and the OUT215 b contacts close to trigger an alarm. Also, when relay power is off, the OUT215 b contacts close to generate a power-off alarm. See *Relay Self-Tests on page 10.19 in the SEL-400 Series Relays Instruction Manual* for information on relay self-tests.

The relay pulses the SALARM Relay Word bit for software programmed conditions; these conditions include settings changes, access level changes, alarming after three unsuccessful password entry attempts, and Ethernet firmware upgrade attempts.

The relay also pulses the BADPASS Relay Word bit after three unsuccessful password entry attempts.

You can add the software alarm SALARM to the alarm output by entering the following SELOGIC control equation.

**OUT215 := NOT (HALARM OR SALARM)**

## Tripping and Closing Outputs

To assign the control outputs for tripping and closing, see *Setting Outputs for Tripping and Closing on page 3.61 in the SEL-400 Series Relays Instruction Manual*. In addition, you can use the **SET O** command (see *Output Settings on page 8.35* for more details). You can also use the front panel to set and verify operation of the outputs (see *Set/Show on page 4.26 in the SEL-400 Series Relays Instruction Manual*).

## IRIG-B Input Connections

The SEL-451 accepts a demodulated IRIG-B signal through two types of rear-panel connectors. These IRIG-B inputs are the BNC connector labeled **IRIG-B** and Pin 4 (+) and Pin 6 (-) of the DB-9 rear-panel serial port labeled **PORT1**. When you use the **PORT1** input, ensure that you connect Pins 4 and 6 with the proper polarity. See *Communications Ports Connections on page 2.34* for other DB-9 connector pinouts and additional details.

These inputs accept the dc shift time code generator output (demodulated) IRIG-B signal with positive edge on the time mark. For more information on IRIG-B and the SEL-451, see *IRIG-B Inputs on page 2.10*.

The **PORT1** IRIG-B input connects to a 2.5 k $\Omega$  grounded resistor and goes through a single logic signal buffer. The **PORT1** IRIG-B is equipped with robust ESD and overvoltage protection but is not optically isolated. When you are using the **PORT1** input, ensure that you connect Pin 4 (+) and Pin 6 (-) with the proper polarity.

The IRIG network should be properly terminated with an external termination resistor (SEL 240-1802, BNC Tee, and SEL 240-1800, BNC terminator, 50  $\Omega$ ) placed on the unit that is farthest from the source. This termination provides impedance matching of the cable for the best possible signal-to-noise ratio.

Where distance between the SEL-451 and the IRIG-B sending device exceeds the cable length recommended for conventional EIA-232 metallic conductor cables, you can use transceivers to provide isolation and to establish communication to remote locations.

Conventional fiber-optic and telephone modems do not support IRIG-B signal transmission. The SEL-2810 Fiber-Optic Transceiver/Modem includes a channel for the IRIG-B time code. These transceivers enable you to synchronize time precisely from IRIG-B time code generators (such as the SEL-2032 Communications Processor) over a fiber-optic communications link.

## Communications Ports Connections


The SEL-451 has three rear-panel EIA-232 serial communications ports labeled **PORt 1**, **PORt 2**, and **PORt 3** and one front-panel port, **PORt F**. For information on serial communication, see *Establishing Communication on page 3.3*, *Serial Communication on page 15.2*, and *Serial Port Hardware Protocol on page 15.4* in the *SEL-400 Series Relays Instruction Manual*.

In addition, the rear-panel features a **PORt 5** for an Ethernet card. For additional information about communications topologies and standard protocols that are available in the SEL-451, see *Section 15: Communications Interfaces*, *Section 16: DNP3 Communication*, and *Section 17: IEC 61850 Communication* in the *SEL-400 Series Relays Instruction Manual* and *Section 10: Communications Interfaces* in this manual.

## Serial Ports

The SEL-451 serial communications ports use EIA-232 standard signal levels in a D-subminiature 9-pin (DB-9) connector. To establish communication between the relay and a data terminal equipment (DTE) device (a computer terminal, for example) with a DB-9 connector, use an SEL-C234A cable. Alternatively, you can use an SEL-C662 cable to connect to a USB port.

*Figure 2.34* shows the configuration of the SEL-C234A cable that you can use for basic ASCII and binary communication with the relay. A properly configured ASCII terminal, terminal emulation program, or QuickSet along with the SEL-C234A cable provide communication with the relay in most cases.



\*DTE = Data Terminal Equipment (Computer, Terminal, etc.)

**Figure 2.34 SEL-451 to Computer-D-Subminiature 9-Pin Connector**

## Serial Cables

### ⚠ CAUTION

Severe power and ground problems can occur on the communications ports of this equipment as a result of using non-SEL cables. Never use standard null-modem cables with this equipment.

Using an improper cable can cause numerous problems or failure to operate, so you must be sure to specify the proper cable for application of your SEL-451. Several standard SEL communications cables are available for use with the relay.

The following list provides additional rules and practices you should follow for successful communication through use of EIA-232 serial communications devices and cables:

- Route communications cables well away from power and control circuits. Switching spikes and surges in power and control circuits can cause noise in the communications circuits if power and control circuits are not adequately separated from communications cables.
- Keep the length of the communications cables as short as possible to minimize communications circuit interference and also to minimize the magnitude of hazardous ground potential differences that can develop during abnormal power system conditions.
- Ensure that EIA-232 communications cable lengths never exceed 50 feet, and always use shielded cables for communications circuit lengths greater than 10 feet.
- Modems provide communication over long distances and give isolation from ground potential differences that are present between device locations (examples are the SEL-2800 series transceivers).
- Lower data speed communication is less susceptible to interference and will transmit greater distances over the same medium than higher data speeds. Use the lowest data speed that provides an adequate data transfer rate.

## Ethernet Network Connections

### ! CAUTION

Use of controls or adjustments, or performance of procedures other than those specified herein, may result in hazardous radiation exposure.

### ! WARNING

Do not look into the fiber ports/connectors.

**NOTE:** The five-port Ethernet card uses SFP ports for its fiber-optic connections. SFP transceivers are not included with the card and must be ordered separately. See Table 15.7 in the SEL-400 Series Relays Instruction Manual or [selinc.com/products/sfp](http://selinc.com/products/sfp) for a list of compatible SFP transceivers.


The Ethernet card for the SEL-451 is available with either four or five Ethernet ports. These ports can work together to provide a primary and backup interface. Other operating modes are also available. The following list describes the Ethernet card port options.

- **10/100BASE-T.** 10 Mbps or 100 Mbps communication through the use of Cat 5 cable (Category 5 twisted-pair) and an RJ45 connector (four-port Ethernet card only)
- **100BASE-FX.** 100 Mbps communication over multimode fiber-optic cable through the use of an LC connector
- **1000BASE-X.** 1 Gbps communication over fiber-optic cable through the use of an LC connector (**PORT 5A** and **PORT 5B** on the five-port Ethernet card only)


For SV applications, your process bus and stations bus port designations depend on certain settings and on which Ethernet card is installed. For more information, see *Section 17: IEC 61850 Communication in the SEL-400 Series Relays Instruction Manual*.

## Ethernet Card Rear-Panel Layout


Rear-panel layouts for the Ethernet card port configurations are shown in *Figure 2.35–Figure 2.38*.




**Figure 2.35 Four 100BASE-FX Port Configuration**



**Figure 2.36 Four 10/100BASE-T Port Configuration**



**Figure 2.37 100BASE-FX and 10/100BASE-T Port Configuration**



**Figure 2.38 Two 100/1000BASE and Three 100BASE SFP Ports**

## Twisted-Pair Networks

**NOTE:** Use caution with UTP cables as these cables do not provide adequate immunity to interference in electrically noisy environments unless additional shielding measures are employed.

While Unshielded Twisted-Pair (UTP) cables dominate office Ethernet networks, Shielded Twisted-Pair (STP) cables are often used in industrial applications. The four-port Ethernet card is compatible with standard UTP cables for Ethernet networks as well as STP cables for Ethernet networks.

Typically UTP cables are installed in relatively low-noise environments including offices, homes, and schools. Where noise levels are high, you must either use STP cable or shield UTP by using grounded ferrous raceways such as a steel conduit.

Several types of STP bulk cable and patch cables are available for use in Ethernet networks. If noise in your environment is severe, you should consider using fiber-optic cables. SEL strongly advises against using twisted-pair cables for segments that leave or enter the control house.

If you use twisted-pair cables, you should use care to isolate these cables from sources of noise to the maximum extent possible. Do not install twisted-pair cables in trenches, raceways, or wireways with unshielded power, instrumentation, or control cables. Do not install twisted-pair cables in parallel with power, instrumentation, or control wiring within panels, rather make them perpendicular to the other wiring.

You must use a cable and connector rated as Cat 5 to operate the twisted-pair interface (10/100BASE-T) at 100 Mbps. Because lower categories are becoming rare and because you may upgrade a 10 Mbps network to 100 Mbps, SEL recommends using all Cat 5 or better components.

Some industrial Ethernet network devices use 9-pin connectors for STP cables. The Ethernet card RJ45 connectors are grounded so you can ground the shielded cable by using a standard, externally shielded jack with cables terminating at the Ethernet card.

## AC/DC Connection Diagrams

You can apply the SEL-451-6 SV Publisher in many power system protection schemes. *Figure 2.39* shows one particular application scheme with connections that represent typical interfaces to the relay for a single circuit breaker connection. *Figure 2.40* depicts typical connections for a dual circuit breaker protection scheme.





Figure 2.39 Typical External AC/DC Connections—Single Circuit Breaker



**Figure 2.40 Typical External AC/DC Connections—Dual Circuit Breaker**

**This page intentionally left blank**

---

---

## S E C T I O N   3

---

# Testing

This section contains guidelines for determining and establishing test routines for the SEL-451-6. Follow the standard practices of your company in choosing testing philosophies, methods, and tools. *Section 10: Testing, Troubleshooting, and Maintenance in the SEL-400 Series Relays Instruction Manual* addresses the concepts related to testing. This section provides supplemental information specific to testing the SEL-451.

Topics presented in this section include the following:

- *Low-Level Test Interface on page 3.1*
- *Relay Test Connections on page 3.3*
- *Checking Relay Operation on page 3.8*
- *Testing Selective Protection Disabling on page 3.19*
- *Technical Support on page 3.20*

## Low-Level Test Interface

---

**NOTE:** The low-level test interface is only applicable to the SEL-451-6 SV Publisher.

### ⚠ CAUTION

Equipment components are sensitive to ESD. Undetectable permanent damage can result if you do not use proper ESD procedures. Ground yourself, your work surface, and this equipment before removing any cover from this equipment. If your facility is not equipped to work with these components, contact SEL about returning this device and related SEL equipment for service.

**NOTE:** The relay front, I/O, and CAL boards are not hot-swappable. Remove all power from the relay before altering ribbon cable connections.

You can test the relay in two ways: by using secondary injection testing or by applying low-magnitude ac voltage signals to the low-level test interface. This section describes the low-level test interface between the calibrated input module and the processing module.


The top circuit board is the relay main board and the bottom circuit board is the input module board. At the right side of the relay main board (the top board) is the processing module. The input to the processing module is multipin connector J24, the analog or low-level test interface connection. Receptacle J24 is on the right side of the main board; for a locating diagram, see *Figure 2.14*.

*Figure 3.1* shows the low-level interface connections. Note the nominal voltage levels, current levels, and scaling factors listed in *Figure 3.1* that you can apply to the relay. Never apply voltage signals greater than 6.6 Vp-p sinusoidal signal (2.33 Vrms) to the low-level test interface.

To use the low-level test interface, perform the following steps:

- Step 1. Remove any cables connected to serial ports on the front panel.
- Step 2. Loosen the four front-panel screws (they remain attached to the front panel), and remove the relay front panel.
- Step 3. Remove the 34-pin ribbon cable from the front panel by pushing the extraction ears away from the connector.
- Step 4. Remove the ribbon cable from the main board J24 receptacle.
- Step 5. Substitute a test cable with the signals specified in *Figure 3.1*.
- Step 6. Reconnect the cables removed in *Step 4* and replace the relay front-panel cover.

Step 7. Reconnect any cables previously connected to serial ports on the front panel.



Input Module Output (J3): 66.6 mV At Nominal Current (1 A or 5 A)  
 446 mV at Nominal Voltage ( $67 \text{ V}_{\text{LN}}$ )

Processing Module Input (J24): 6.6 Vp-p Maximum  
 U.S. Patent 5,479,315

**Figure 3.1 Low-Level Test Interface**

Use signals from the SEL-4000 Low-Level Relay Test System to test the relay processing module. Apply appropriate signals to the low-level test interface J24 from the SEL-4000 Relay Test System (see *Figure 3.1*). These signals simulate power system conditions, taking into account PT ratio and CT ratio scaling. Use relay metering to determine whether the applied test voltages and currents produce correct relay operating quantities.

The UUT Database entries for the SEL-451 in the SEL-5401 Relay Test System Software are shown in *Table 3.1* and *Table 3.2*.

**Table 3.1 UUT Database Entries for SEL-5401 Relay Test System Software—5 A Relay**

	<b>Label</b>	<b>Scale Factor</b>	<b>Unit</b>
1	IAW	75	A
2	IBW	75	A
3	ICW	75	A
4	IAX	75	A
5	IBX	75	A
6	ICX	75	A
7	VAY	150	V
8	VBY	150	V
9	VCY	150	V
10	VAZ	150	V
11	VBZ	150	V
12	VCZ	150	V

**Table 3.2 UUT Database Entries for SEL-5401 Relay Test System Software—1 A Relay (Sheet 1 of 2)**

	<b>Label</b>	<b>Scale Factor</b>	<b>Unit</b>
1	IAW	15	A
2	IBW	15	A
3	ICW	15	A
4	IAX	15	A
5	IBX	15	A
6	ICX	15	A

**Table 3.2 UUT Database Entries for SEL-5401 Relay Test System Software—A Relay (Sheet 2 of 2)**

	<b>Label</b>	<b>Scale Factor</b>	<b>Unit</b>
7	VAY	150	V
8	VBY	150	V
9	VCY	150	V
10	VAZ	150	V
11	VBZ	150	V
12	VCZ	150	V

## Relay Test Connections

**NOTE:** The procedures specified in this section are for initial testing only. Follow your company policy for connecting the relay to the power system.

### ⚠️ WARNING


Before working on a CT circuit, first apply a short to the secondary winding of the CT.

The SEL-451 is a flexible tool that you can use to implement many protection and control schemes. Although you can connect the relay to the power system in many ways, connecting basic bench test sources helps you model and understand more complex relay field connection schemes.

For each relay element test, you must apply ac voltage and current signals to the relay or merging unit. The text and figures in this section describe the test source connections you need for relay protection element checks. You can use these connections to test protective elements and simulate all fault types.

If testing an SV subscriber or TiDL relay, create a simple connection between your merging unit and SEL-451-6, as shown in *Figure 3.2*. See *IEC 61850-9-2 Sampled Values (SV) on page 19.23 in the SEL-400 Series Relays Instruction Manual* for guidance on how to configure a Sampled Values (SV) network. See *Time-Domain Link (TiDL) on page 19.1* in the *SEL-400 Series Relays Instruction Manual* for guidance on configuring and commissioning an SEL TiDL system.

In the SEL-451-6, use the **CFG CTNOM** command (See *CFG CTNOM on page 14.10 in the SEL-400 Series Relays Instruction Manual*) to match your CT nominal current.




① SV configurations require time synchronization; for more information, see *IEC 61850-9-2 Sampled Values (SV) on page 19.23 in the SEL-400 Series Relays Instruction Manual*.

② Figure 3.3–Figure 3.7

**Figure 3.2 Test Network Topology and Mapping**

## Connections for Three Voltage Sources and Three Current Sources


*Figure 3.3* shows the connections to use when you have three voltage sources and three current sources available.




**Figure 3.3 Test Connections for Using Three Voltage and Three Current Sources**

## Connections for Three Voltage Sources and Two Current Sources

*Figure 3.4* and *Figure 3.5* show connections to use when you have three voltage sources and two current sources. You can use the connections shown in *Figure 3.4* to simulate phase-to-phase, phase-to-ground, and two-phase-to-ground faults. Use the connections shown in *Figure 3.5* to simulate three-phase faults.




**Figure 3.4 Test Connections for Using Two Current Sources for Phase-to-Phase, Phase-to-Ground, and Two-Phase-to-Ground Faults**




**Figure 3.5 Test Connections for Using Two Current Sources for Three-Phase Faults**

## Connections for Three Voltage Sources and One Current Source

*Figure 3.6 and Figure 3.7 show connections to use when you have three voltage sources and a single current source. You can use the connections shown in Figure 3.6 to simulate phase-to-ground faults. Use the connections shown in Figure 3.7 to simulate phase-to-phase faults.*



**Figure 3.6 Test Connections for Using a Single Current Source for a Phase-to-Ground Fault**



**Figure 3.7 Test Connections for Using a Single Current Source for a Phase-to-Phase Fault**

## Checking Relay Operation

You can perform tests on the relay to verify proper relay operation, but you do not need to test every relay element, timer, and function in this evaluation. The following checks are valuable for confirming proper SEL-451 connections and operation:

- AC connection check (metering)
- Commissioning tests
- Functional tests
- Element verification

An ac connection check uses relay metering to verify that the mapped relay current and voltage inputs are the proper magnitude and phase rotation (see *Examining Metering Quantities on page 3.34* in the *SEL-400 Series Relays Instruction Manual*).

## Testing SV

The SEL-451-6 can be ordered with either SV publication or SV subscription capabilities. Because remote data acquisition is key to both features, SEL provides methods to verify this functionality on both types of devices.

**NOTE:** While in SEL test mode, SEL SV publishers, including the SEL-451-6 SV Publisher and the SEL-401, substitute SV test data for the outgoing publications only. The local metering and protection functions continue to use the analog data from the terminal inputs.

The SEL-451-6 SV Subscriber does not support copper connections to instrument transformers. Because of this, it requires a check on the validity of the digital samples. To provide assistance with this validity check, the SEL-451 supports the TEST SV mode. This mode operates differently depending on whether the SEL-451 publishes or subscribes to SV streams.

The following example uses the **TEST SV** command and the **COM SV** command. Refer to *Section 14: ASCII Command Reference in the SEL-400 Series Relays Instruction Manual* for descriptions of the **TEST SV** and **COM SV** commands.

The ac connection check does not apply to the SEL-451-6 SV Subscriber. For the SEL-451-6 SV Subscriber, you can use the TEST SV feature to test remote data acquisition (see *Example 3.1*).

### Example 3.1 Checking SV

A SV-based DSS is comprised of merging units, also known as SV publishers, the process bus communication network, and the SV relays. SEL created the TEST SV mode as a commissioning tool to help users perform easy validation of the process bus communication and the SV samples.

While in TEST SV mode, the SEL merging unit generates test signals on all configured SV streams. The test bit in the quality attribute asserts for all published SV messages. The published signals are scaled from secondary (*Table 3.3*) to primary, in accordance with the CT and PT ratio setting as follows:

- CTRW is used for both IW and IX scaling
- PTRY is used for both VY and VZ scaling

**Table 3.3 Secondary Quantities for the SEL-451-6 SV Publisher**

<b>IEC</b>	<b>SEL</b>	<b>Magnitude (RMS)</b>		<b>Angle (Degrees)</b>	
		<b>5 A<sup>a</sup></b>	<b>1 A<sup>a</sup></b>	<b>ABC Rotation</b>	<b>ACB Rotation</b>
I1	IA	5	1	0	0
I2	IB	5	1	-120	120
I3	IC	5	1	120	-120
I4	IN	0 <sup>b</sup>	0 <sup>b</sup>	0 <sup>b</sup>	0 <sup>b</sup>
V1	VA	67	67	0	0
V2	VB	67	67	-120	120
V3	VC	67	67	120	-120
V4	VN	0 <sup>b</sup>	0 <sup>b</sup>	0 <sup>b</sup>	0 <sup>b</sup>

<sup>a</sup> 1 A or 5 A nominal current.

<sup>b</sup> The neutral channel is the sum of the waveforms for A-, B-, and C-Phase.

The neutral channel is the sum of the waveforms for A-, B-, and C-Phase. The published SV message rate is determined by the NFREQ setting.

Whenever the **TEST SV** command is entered, the relay starts or restarts a 15-minute timer to run in TEST SV mode before terminating TEST SV mode.

See the following procedure for verifying SV process bus communications between configured merging units and SV relays.

**Example 3.1 Checking SV (Continued)**

**NOTE:** Users can also see TEST SV mode indications from the ASCII commands **COM SV**, **STA A**, and **CST**.

On a merging unit that is configured to publish the desired current and voltage channels, enter TEST SV mode by issuing the **TEST SV** command.

- Step 1. Issue the **COM SV** command to view the publication status (shown in *Figure 3.8*).
- Step 2. Issue the **TAR SVPTST** command to view the TEST SV mode indicator, as shown in *Figure 3.9*. If SVPTST asserts, the merging unit is operating in TEST SV mode.

```
=>>TEST SV <Enter>
WARNING: Test mode is not a regular operation.
Actual values will be overridden by test values.

Are you sure (Y/N)?Y
Relay 1                               Date: 05/04/2000  Time: 10:42:33:331
Station A                             Serial Number: 0000000000

Test mode active. Use TEST SV OFF to exit test mode.
Test mode will automatically terminate after 15 minutes.

=>>COM SV <Enter>
IEC 61850 Mode/Behavior: On
SEL TEST SV Mode: OFF
SIMULATED Mode: OFF
SV Publication Information
MultiCastAddr  Ptag:Vlan AppID  smpSynch

A0421_7P_006_ICD_1CFG/LLNO$MSSMSVCB01
01-OC-CD-04-00-66 4:1      4000      1
SV ID: 4000
Data Set: A0421_7P_006_ICD_1CFG/LLNO$PhsMeas1
A0421_7P_006_ICD_1CFG/LLNO$MSSMSVCB02
01-OC-CD-04-00-67 4:1      4000      1
SV ID: 4000
Data Set: A0421_7P_006_ICD_1CFG/LLNO$PhsMeas1

=>>
```

**Figure 3.8 TEST SV Mode Status in the COM SV Response**

```
=>>TAR SVPTST <Enter>
*          SVPTST   *          *          *          *          *
0           1         0         0         0         0         0         0

=>>
```

**Figure 3.9 TEST SV Mode Indicator**

On the SEL-451 that is configured to subscribe to the desired current and voltage channels from the published SV streams, enter TEST SV mode by issuing the **TEST SV** command.

- Step 1. Issue the **COM SV** command to view the subscription status, as shown in *Figure 3.10*. *Figure 3.10* also shows that before entering the TEST SV mode, the relay indicates **INVALID QUAL** for the incoming SV stream. After the relay enters the TEST SV mode, the relay recognizes the quality and indicates that the quality attribute test bit asserts by displaying the **QUALITY (TEST)** code.

**Example 3.1 Checking SV (Continued)**

```
=>>COM SV <Enter>
IEC 61850 Mode/Behavior: On
SEL TEST SV Mode: OFF
SIMULATED Mode: OFF
SV Subscription Status
MultiCastAddr Ptag:Vlan AppID smpSynch Code Network Delay(ms)
A0421_7P_006_ICD_1CFG/LLN0$MSSMSVCB01
01-OC-CD-04-00-66 4:1 4000 1 INVALID QUAL NA
SV ID: 4000
Data Set: A0421_7P_006_ICD_1CFG/LLN0$PhsMeas1
A0421_7P_006_ICD_1CFG/LLN0$MSSMSVCB02
01-OC-CD-04-00-67 4:1 4000 1 INVALID QUAL NA
SV ID: 4000
Data Set: A0421_7P_006_ICD_1CFG/LLN0$PhsMeas1
=>>TEST SV <Enter>
WARNING: Test mode is not a regular operation.
Actual values will be overridden by test values.
Are you sure (Y/N)?Y
Relay 1 Date: 05/04/2000 Time: 10:49:39:552
Station A Serial Number: 0000000000
Test mode active. Use TEST SV OFF to exit test mode.
Test mode will automatically terminate after 15 minutes.
=>>COM SV <Enter>
IEC 61850 Mode/Behavior: On
SEL TEST SV Mode: ON
SIMULATED Mode: OFF
SV Subscription Status
MultiCastAddr Ptag:Vlan AppID smpSynch Code Network Delay(ms)
A0421_7P_006_ICD_1CFG/LLN0$MSSMSVCB01
01-OC-CD-04-00-66 4:1 4000 1 QUALITY (TEST) 0.63
SV ID: 4000
Data Set: A0421_7P_006_ICD_1CFG/LLN0$PhsMeas1
A0421_7P_006_ICD_1CFG/LLN0$MSSMSVCB02
01-OC-CD-04-00-67 4:1 4000 1 QUALITY (TEST) 0.63
SV ID: 4000
Data Set: A0421_7P_006_ICD_1CFG/LLN0$PhsMeas1
=>>
```

**Figure 3.10 Enter TEST SV Mode in the Relay**

Step 2. Issue the **TAR SVTST** command to view the TEST SV mode indicator, as shown in *Figure 3.11*.

```
=>>TAR SVTST <Enter>
SVSALM SVTST SVCC * * * * *
0 1 1 0 0 0 0 0
=>>
```

**Figure 3.11 TEST SV Mode Indicator**

Step 3. Issue the **MET** command to verify that the relay current and voltage inputs are the proper magnitude and phase rotation (see *Examining Metering Quantities on page 3.34 in the SEL-400 Series Relays Instruction Manual*). *Figure 3.12* shows the output of the **MET** command in this example.

**Example 3.1 Checking SV (Continued)**

```
=>>MET <Enter>
Relay 1
Station A
Date: 05/04/2000 Time: 11:10:59:782
Serial Number: 0000000000

Phase Currents
    IA      IB      IC
I MAG (A) 999.293 999.319 999.317
I ANG (DEG) -0.00   -120.00  120.00

Phase Voltages
    VA      VB      VC
V MAG (kV) 133.903 133.903 133.903
V ANG (DEG) -0.00   -120.00  120.00
Phase-Phase Voltages
    VAB     VBC     VCA
                231.925 231.930 231.923
                30.00   -90.00  150.00

Sequence Currents (A)
    I1      3I2      3I0
MAG        999.310  0.008  0.059
ANG (DEG)  -0.00   1.46   -177.41
Sequence Voltages (kV)
    V1      3V2      3V0
                133.903 0.000  0.000
                0.00   137.62  173.77

A          B          C          3P
P (MW)    133.81    133.81    133.81    401.43
Q (MVAR)   0.00      0.00      -0.00      0.00
S (MVA)    133.81    133.81    133.81    401.43
POWER FACTOR 1.00      1.00      1.00      1.00
                LAG       LAG       LEAD      LAG

FREQ (Hz) 60.00

=>>
```

**Figure 3.12 MET Command Response**

Commissioning tests help you verify that you have properly connected the relay to the power system and all auxiliary equipment. These tests confirm proper connection of control inputs and control outputs as well (see *Operating the Relay Inputs and Outputs on page 3.55* in the SEL-400 Series Relays Instruction Manual).

Brief functional tests and element verification confirm correct internal relay processing.

This section discusses tests of the following relay elements:

- Overcurrent element: negative-sequence instantaneous, 50Q1
- Directional element: negative-sequence portion, F32Q/R32Q, of the phase directional element, F32P/R32P

If testing these elements for an SEL-451-6 SV relay, the DSS must be set up properly for the SV relay.

## Testing Overcurrent Elements

Overcurrent elements operate by detecting power system sequence quantities and asserting when these quantities exceed a preset threshold.

Apply current to the analog current inputs, and compare the relay operation to the element pickup settings to test the instantaneous and definite-time overcurrent elements. Be sure to apply the test current to the proper input set (IW or IX), according to the Global Current and Voltage Source Selection settings (ESS and ALINEI, for example) to accept the input. See *Current and Voltage Source Selection on page 5.3* for more information.

## Phase Overcurrent Elements

The SEL-451 phase overcurrent elements compare the per-phase current with the phase overcurrent element pickup setting. The relay asserts the phase overcurrent elements when any of the three-phase currents exceeds the corresponding element pickup setting.

## Negative-Sequence Overcurrent Elements

The SEL-451 negative-sequence overcurrent elements compare a negative-sequence calculation of the three-phase currents with the corresponding negative-sequence overcurrent element pickup setting. The relay makes this negative-sequence calculation (assuming ABC rotation):

$$3I_2 = \text{A-Phase} + \text{B-Phase (shifted by } -120^\circ) + \text{C-Phase (shifted by } 120^\circ)$$

The relay asserts negative-sequence overcurrent elements when the  $3I_2$  calculation exceeds the corresponding negative-sequence current pickup setting. If balanced currents are applied to the relay, the relay reads  $3I_2 \approx 0$  (load conditions) and does not pick up the negative-sequence overcurrent elements.

For testing, apply current to a single phase of the relay, causing the negative-sequence overcurrent elements to operate. For example, assume 1 A of current on A-Phase and zero current input on the B-Phase and C-Phase:

$$3I_2 = 1 \text{ A} + 0 \text{ (shifted } -120^\circ) + 0 \text{ (shifted } 120^\circ) = 1 \text{ A} \text{ (a simulated ground fault condition)}$$

## Ground Overcurrent Elements

The SEL-451 ground overcurrent elements compare a residual-ground calculation of the three-phase currents with the residual-overcurrent setting. The relay makes this residual current calculation:

$$3I_0 = \text{A-Phase} + \text{B-Phase} + \text{C-Phase}$$

The relay asserts ground overcurrent elements when the  $3I_0$  calculation exceeds the ground current element pickup setting. If balanced currents are mapped to the relay, the relay reads  $3I_0 = 0$  (load conditions) because the currents cancel in the calculation; the relay does not pick up the ground overcurrent elements.

For testing, apply current to a single mapped phase of the merging unit, causing the residual overcurrent elements to operate. For example, assume 1 A of current on A-Phase and zero current input on B-Phase and C-Phase:

$$3I_0 = 1 \text{ A} + 0 + 0 = 1 \text{ A} \text{ (a simulated ground fault condition)}$$


## Checking the Negative-Sequence Instantaneous Overcurrent Element, 50Q1

**NOTE:** As you perform this test, other protection elements can assert. This causes the relay to assert other targets and possibly close control outputs. Be sure to isolate the relay from the power system to avoid unexpected system effects.

The procedure in the following steps tests the 50Q1 negative-sequence overcurrent element. Use a similar procedure to test other overcurrent elements. This section assumes you are familiar with Grid Configurator. For steps on navigating Grid Configurator, see *Section 2: PC Software* in the *SEL-400 Series Relays Instruction Manual*.

Step 1. Configure the relay.

- Establish communications between your relay and Grid Configurator, then read the present configuration on the SEL-451.
- From the Available Protection Elements list in Grid Configurator, add a 50Q element to the Enabled Elements window (see *Getting Started on page 2.6* in the *SEL-400 Series Relays Instruction Manual*).
- For this test, set the **50Q1P** level to **1.00** and leave the default value of **67Q1TC** as **NOT ILBK**, as shown in *Figure 3.13*.



**Figure 3.13 Negative-Sequence Instantaneous Overcurrent Element Settings: Grid Configurator**

- Upload the new setting to the SEL-451 by clicking **Send**.
- Display the 50Q1 Relay Word bit on the front-panel LCD screen.
  - Access the front-panel LCD MAIN MENU.
  - Highlight RELAY ELEMENTS and press ENT.
  - Press ENT to go to the ELEMENT SEARCH submenu shown in *Figure 3.14*.
  - Use the navigation keys to highlight 5 and then press ENT to enter characters in the text input field.
  - Enter the 0, Q, and 1 characters in turn.
  - Highlight ACCEPT and press ENT.

The relay displays the screen containing the 50Q1 element, as shown in *Figure 3.15*.




Figure 3.14 ELEMENT SEARCH Screen

RELAY ELEMENTS		
ROW 26	ROW 27	
67Q4 =0	*	=0
67Q3 =0	*	=0
67Q2 =0	*	=0
67Q1 =0	*	=0
5004 =0	67Q4T =0	
5003 =0	67Q3T =0	
5002 =0	67Q2T =0	
50Q1 =0	67Q1T =0	

Figure 3.15 RELAY ELEMENTS Screen Containing Element 50Q1

Step 4. Connect a test source to the merging unit.

- a. Set the current output of a test source to zero output level.
- b. Connect a single-phase current output of the test source to the analog input of the merging unit that maps to IAW in the SEL-451.

Step 5. Increase the current source to produce a current magnitude greater than 1.00 A secondary in the relay.

You will see that the 50Q1 element state changes on the LCD screen from 50Q1 = 0 to 50Q1 = 1.

## Negative-Sequence Directional Element for Phase Faults

The SEL-451 features a phase directional element (represented by Relay Word bits F32P/R32P) to supervise the phase-distance elements and to control phase directional elements. The negative-sequence directional element, F32Q/R32Q, is a part of the phase directional element, F32P/R32P. Whenever the negative-sequence directional element asserts, the phase directional element asserts.

The relay also contains a ground-directional element, F32G/R32G, for directional control of the ground-distance elements and ground overcurrent elements. For more information on directional elements, see *Ground Directional Element Equations on page 5.59*, and *Section 6: Protection Application Examples*.

The SEL-451 calculates the negative-sequence impedance Z2 from the magnitudes and angles of the negative-sequence voltage and current. *Equation 3.1* defines this function (the ‘c’ in Z2c indicates “calculated”).

**Equation 3.1**

where:

V2 = the negative-sequence voltage

I2 = the negative-sequence current

Z1ANG = the positive-sequence line impedance angle

$$\begin{aligned} Z_{2c} &= \frac{\operatorname{Re}[(V_2 \cdot 1\angle Z1ANG \cdot I_2)^*]}{|I_2|^2} \\ &= \frac{|V_2|}{|I_2|} \cdot \cos \angle V_2 - \angle Z1ANG - \angle I_2 \end{aligned}$$

**Re** = the real part of the term in brackets, for example,  $(\operatorname{Re}[A + jB] = A)$

**\*** = the complex conjugate of the expression in parentheses,  
 $(A + jB)^* = (A - jB)$

The result of *Equation 3.1* is an impedance magnitude that varies with the magnitude and angle of the applied current. Normally, a forward fault results in a negative  $Z_{2c}$  relay calculation.

## Test Current

Solve *Equation 3.1* to find the test current values that you need to apply to the merging unit to test the element. For the negative-sequence current  $I_2$ , the result is:

$$|I_2| = \frac{|V_2|}{Z_{2c}}$$

**Equation 3.2**

when:

$$\angle I_2 = \angle V_2 - \angle Z1ANG$$

**Equation 3.3**

Multiply the quantities in *Equation 3.2* by three to obtain  $3I_2$ , the negative-sequence current that the relay processes. With a fixed applied negative-sequence voltage  $V_A$ , the relay negative-sequence voltage is  $3V_2$ . Set  $Z_{2c} = Z_{2F}$  to find the test current magnitude at the point where the impedance calculation equals the forward fault impedance threshold. *Equation 3.2* becomes:

$$|I_{TEST}| = |3I_2| = \frac{|3V_2|}{Z_{2c}} = \frac{|3V_2|}{Z_{2F}}$$

**Equation 3.4**

when:

$$\angle I_{TEST} = \angle 3I_2 = \angle 3V_2 - \angle Z1ANG$$

**Equation 3.5**

For a reverse fault impedance threshold, where  $Z_{2c} = Z_{2R}$ , *Equation 3.2* becomes:

$$|I_{TEST}| = |3I_2| = \frac{|3V_2|}{Z_{2c}} = \frac{|3V_2|}{Z_{2R}}$$

**Equation 3.6**

when the angle calculation is the same as *Equation 3.5*.

For more information on the directional elements, see *Ground Directional Element Equations on page 5.59*. For settings and application information, see *Section 6: Protection Application Examples*.

## Checking the Negative-Sequence Directional Element (Phase Faults)

**NOTE:** As you perform this test, other protection elements can assert. This causes the relay to assert other targets and possibly close control outputs. Be sure to isolate the relay from the power system to avoid unexpected system effects.

This test confirms operation of the F32Q and the R32Q negative-sequence directional elements. This test procedure is for a 5 A relay and merging unit; scale values appropriately for a 1 A relay or merging unit.

This section assumes you are familiar with Grid Configurator. For steps on navigating Grid Configurator, see *Section 2: PC Software* in the *SEL-400 Series Instruction Manual*.

Step 1. Configure the relay.

- Establish communications between your relay and Grid Configurator, then read the present configuration on the SEL-451.
- Within the Grid Configurator settings tree, navigate to the **Relay Configuration** page under Group 1 and verify or set ELOP to N.

Step 2. Set test values in the relay.

- Navigate to **Group 1 > Line Configuration** via the settings tree.
- Verify or set Z1MAG at **2.14** and Z1ANG at **68.86**.
- Navigate to **Group 1 > Set 1 > Relay Configuration > Directional**.
- Verify or set ORDER := QV. Then verify the following settings that are determined automatically by the E32 := AUTO setting:
  - > 50FP := 0.60
  - > 50RP := 0.40
  - > Z2F := 3.90
  - > Z2R := 4.00
  - > a2 := 0.10
  - > k2 := 0.2.

**Table 3.4 Negative-Sequence Directional Element Settings AUTO Calculations**

Setting	Calculation
50FP	$0.12 \cdot I_{NOM}$
50RP	$0.08 \cdot I_{NOM}$
Z2F	$0.5 \cdot Z1MAG$
Z2R	$Z2F + 1/(2 \cdot I_{NOM})$
a2	0.1
k2	0.2

- Step 3. Upload the new settings to the SEL-451 by clicking **Send**. A successful setting send is indicated on the status page when the new settings are loaded in the relay.


Step 4. Display the F32Q and R32Q Relay Word bits on the front-panel LCD screen.

- Access the front-panel LCD MAIN MENU.
- Highlight RELAY ELEMENTS and press ENT.

You will see a RELAY ELEMENTS screen with SEARCH highlighted at the bottom of the screen.

- Press ENT to go to the ELEMENT SEARCH submenu shown in *Figure 3.14*.
- Enter characters in the text input field by using the navigation keys.
- Highlight F and press ENT to enter the F character.
- Enter the 3, 2, and Q characters in like manner.
- Highlight ACCEPT and press ENT.

The relay displays the screen containing the F32Q and R32Q elements, as shown in *Figure 3.16*.



**Figure 3.16 RELAY ELEMENTS LCD Screen Containing Elements F32Q and R32Q**

Step 5. Calculate impedance thresholds.

- For this test, apply an A-Phase voltage of  $V_A = 3V_2 = 18.0 \angle 180^\circ$  V secondary.
- Use *Equation 3.6* to find the current that is equal to the reverse impedance threshold Z2R:

$$|I_{TEST}| = |3I_2| = \frac{|3V_2|}{Z2R} = \frac{|18.0 \angle 180^\circ V|}{4.00} = 4.50 \text{ A}$$

**Equation 3.7**

Step 6. Use *Equation 3.4* to find the current that is equal to the forward impedance threshold Z2F:

$$|I_{TEST}| = |3I_2| = \frac{|3V_2|}{Z2RF} = \frac{|18.0 \angle 180^\circ V|}{3.90} = 4.62 \text{ A}$$

**Equation 3.8**

Step 7. Use *Equation 3.5* to determine the applied current angle ( $\angle I_{TEST}$ ):

$$\angle I_{TEST} = \angle 3I_2 = \angle 3V_2 - \angle Z1ANG = 180^\circ - 68.86^\circ = 111.14^\circ$$

Step 8. Apply a test current to confirm operation of R32Q and F32Q.

- Connect a single current test source to the merging unit terminal that is mapped to VAY and IAW in the SEL-451.
- Apply an A-Phase voltage of  $V_A = 18.0 \angle 180^\circ$  V secondary.
- Set the current source for  $I_A = 0.0 \angle 111.14^\circ$  A.

- d. Slowly increase the magnitude of  $I_A$  to apply the source test current and observe the RELAY ELEMENT LCD screen.

Relay Word bit R32Q asserts when  $|I_A| = 0.4$  A, indicating that the relay negative-sequence current is greater than the 50RP pickup threshold.

R32Q deasserts when  $|I_A| = 4.5$  A, indicating that the relay negative-sequence calculation Z2c is now less than the Z2 reverse threshold Z2R (see *Forward Threshold on page 5.59* and *Reverse Threshold on page 5.59*).

- e. Continue to increase the current source while you observe the RELAY ELEMENT LCD screen.

Relay Word bit F32Q asserts when  $|I_A| = 4.62$  A, indicating that the relay negative-sequence calculation Z2c is less than the Z2 forward threshold Z2F.

## Testing Selective Protection Disabling

This test confirms the blocking of the F32Q and R32Q negative-sequence directional elements caused by a loss of data. Selective protection disabling of the directional elements is automatically provided by the relay.

Step 1. Repeat Step 1–Step 7 under *Checking the Negative-Sequence Directional Element (Phase Faults) on page 3.17*.

Step 2. Apply a test current to confirm operation and block of R32Q by performing the following:

- a. Connect a single current test source to the merging unit terminal that is mapped to VAY and IAW in the SEL-451.

- b. Apply an A-Phase voltage of  $VA = 18.0 \angle 180^\circ$  V secondary.

- c. Set the current source for  $IA = 0.0 \angle 96^\circ$  A.

- d. Slowly increase the magnitude of  $IA$  to apply the source test current and observe the RELAY ELEMENT LCD screen.

Relay Word bit R32Q asserts when  $|IA| = 0.4$  A, indicating that the relay negative-sequence current is greater than the 50RP pickup threshold.

- e. Remove the fiber connection between the merging unit and the relay and observe the RELAY ELEMENT LCD screen.

Relay Word bit R32Q deasserts.

- f. Navigate to the ILBK and VLBK Relay Word bits. Verify both equal 1.

- g. Reconnect the fiber connection between the merging unit and the relay and observe the RELAY ELEMENT LCD screen.

Relay Word bits ILBK and VLBK now equal zero. Navigate back to R32Q and verify R32Q = 1. R32Q deasserts when  $|IA| = 4.5$  A,

# Technical Support

---

We appreciate your interest in SEL products and services. If you have questions or comments, please contact us at:

Schweitzer Engineering Laboratories, Inc.  
2350 NE Hopkins Court  
Pullman, WA 99163-5603 U.S.A.  
Tel: +1.509.338.3838  
Fax: +1.509.332.7990  
Internet: [selinc.com/support](http://selinc.com/support)  
Email: [info@selinc.com](mailto:info@selinc.com)

---

---

## S E C T I O N   4

---

# Front-Panel Operations

The SEL-451-6 front panel makes power system data collection and system control quick and efficient. Using the front panel, you can analyze power system operating information, view and change relay settings, and perform relay control functions. The relay features a straightforward menu-driven control structure presented on the front-panel LCD. Front-panel targets and other LED indicators give a quick look at SEL-451 operation status. You can perform often-used control actions rapidly by using the large direct-action pushbuttons. All of these features help you operate the relay from the front panel and include:

- Reading metering
- Inspecting targets
- Accessing settings
- Controlling relay operations

General front-panel operations are described in *Section 4: Front-Panel Operations in the SEL-400 Series Relays Instruction Manual*. This section provides additional information that is unique to the SEL-451. This section includes the following:

- *Front-Panel LCD Default Displays on page 4.1*
- *Front-Panel Menus and Screens on page 4.4*
- *Target LEDs on page 4.9*
- *Front-Panel Operator Control Pushbuttons on page 4.13*
- *One-Line Diagrams on page 4.16*

## Front-Panel LCD Default Displays

---

The SEL-451 has two screen scrolling modes: autoscrolling mode and manual-scrolling mode. After front-panel time-out, the LCD presents each of the display screens in this sequence:

- One-line diagram
- Any active (filled) alarm points screens
- Any active (filled) display points screens
- Enabled metering screens

The relay displays enabled metering screens in the order listed in *Table 4.1*. (see *Figure 4.4* for samples of the metering screens.) This sequence comprises the ROTATING DISPLAY.


**Table 4.1 Metering Screens Enable Settings**

**NOTE:** The initial display can present only the RMS\_I line current screen. This can occur when you have not enabled any of the metering screens, alarm points, and display points.

Name	Description	Range	Default
RMS_V	RMS Line Voltage Screen	Y, N	N
RMS_I	RMS Line Current Screen	Y, N	Y
RMS_VPP	RMS Line Voltage Phase-to-Phase Screen <sup>a</sup>	Y, N	N
RMS_W	RMS Active Power Screen	Y, N	N
FUNDVAR	Fundamental Reactive Power Screen	Y, N	N
RMS_VA	RMS Apparent Power Screen	Y, N	N
RMS_PF	RMS Power Factor Screen	Y, N	N
RMS_BK1	RMS Breaker 1 Currents Screen	Y, N	N
RMS_BK2	RMS Breaker 2 Currents Screen	Y, N	N
STA_BAT	Station Battery Screen	Y, N	N
FUND_VI	Fundamental Voltage and Current Screen <sup>a</sup>	Y, N	Y
FUNDSEQ	Fundamental Sequence Quantities Screen	Y, N	N
FUND_BK	Fundamental Breaker Currents Screen	Y, N	N
ONELINE	One-Line Bay Control Diagram	Y, N	Y

<sup>a</sup> The default displays are RMS\_I and FUND\_VI.

Use the front-panel settings (the **SET F** command from a communications port or the Front Panel settings in Grid Configurator) to access the metering screen enables. Entering a **Y** (Yes) for a metering screen enable setting causes the corresponding metering screen to appear in the **ROTATING DISPLAY**. Entering an **N** (No) hides the metering screen from presentation in the **ROTATING DISPLAY**. *Figure 4.1* shows a sample **ROTATING DISPLAY** consisting of an example alarm points screen, an example display points screen, and the two factory-default metering screens, RMS\_I and FUND\_VI (the screen values in *Figure 4.1* are representative values).



**Figure 4.1 Sample ROTATING DISPLAY**

The active alarm points are the first screens in the ROTATING DISPLAY (see *Alarm Points on page 4.7 in the SEL-400 Series Relays Instruction Manual*). Each alarm points screen shows as many as 11 alarm conditions. The SEL-451 can present a maximum of six alarm points screens.

The active display points are the next screens in the ROTATING DISPLAY after alarm points (see *Display Points on page 4.10 in the SEL-400 Series Relays Instruction Manual*). Each display points screen shows as many as 11 enabled display points. (With 192 display points, the SEL-451 can present a maximum of 18 display points screens.) If a display point does not have text to display, the screen space for that display point is maintained.

# Front-Panel Menus and Screens

Operate the SEL-451 front panel through a sequence of menus that you view on the front-panel display. The **MAIN MENU** is the introductory menu for other front-panel menus. These additional menus allow you onsite access to metering, control, and settings for configuring the SEL-451 to your specific application needs. Use the following menus and screens to set the relay, perform local control actions, and read metering:


- Support Screens
  - Contrast
  - Password
- MAIN MENU
  - METER
  - EVENTS
  - BREAKER MONITOR
  - RELAY ELEMENTS
  - LOCAL CONTROL
  - SET/SHOW
  - RELAY STATUS
  - VIEW CONFIGURATION
  - DISPLAY TEST
  - RESET ACCESS LEVEL
  - ONE LINE DIAGRAM

See *Section 4: Front-Panel Operations in the SEL-400 Series Relays Instruction Manual* for information on most of these screens. The following screen descriptions are unique to the SEL-451.

## Meter

The SEL-451 displays metering screens on the LCD. Highlight **METER** on the **MAIN MENU** screen to select these screens. The **METER MENU**, shown in *Figure 4.2*, allows you to choose the following metering screens corresponding to the relay metering modes:

- RMS METER
- FUNDAMENTAL METER
- DEMAND METER (if enabled)
- ENERGY METER
- MAX/MIN
- SYNCHRONISM CHECK (if enabled)



Demand Meter Enabled  
(EDEM := ROL or  
EDEM := THM)  
Synchronism Check Enabled  
(E25BK1 := Y or  
E25BK2 := Y)

No Synchronism Check  
No Demand Metering  
(E25BK1 := N)  
(E25BK2 := N)  
(EDEM := OFF)


**Figure 4.2 METER MENU Screens**

**NOTE:** Global settings ESS (Enable Source Selection) and NUMBK (Number of Circuit Breakers) affect how the SEL-451 determines the line current and the voltage source for protection functions (directional elements, load encroachment, and loss-of-potential [LOP]).

Combinations of relay Global settings ESS and NUMBK give you metering data for Line, Circuit Breaker 1, and Circuit Breaker 2 when you view RMS METER, FUNDAMENTAL METER, and MAX/MIN metering screens. The relay shows the METER SUBMENU shown in *Figure 4.3* so you can choose the line or circuit breaker data that you want to display.

For example, if you have two sources feeding a transmission line through two circuit breakers and you set ESS := 3, NUMBK := 2, then the SEL-451 measures BREAKER 1 currents, BREAKER 2 currents, and combined (Circuit Breakers 1 and 2) currents for LINE. The relay displays the METER SUBMENU screen when you make this settings configuration.

Other combinations of settings ESS and NUMBK do not require separate circuit breaker metering screens; for these configurations, the relay does not present the METER SUBMENU screen. See *Current and Voltage Source Selection on page 5.3* and *Global Settings on page 8.2* for information on configuring Global settings ESS, NUMBK, LINEI, BK1I, and BK2I.



**Figure 4.3 METER SUBMENU**

The relay presents the meter screens in the order shown in each column of *Figure 4.4* and *Figure 4.5*. Once you have selected the type of metering data to display (RMS METER, FUNDAMENTAL METER, DEMAND METER, ENERGY METER, MAX/MIN, or SYNCHRONISM CHECK), you can scroll through the particular display column by pressing the **Down Arrow** pushbutton. Return to a previously viewed screen in each column by pressing the **Up Arrow** pushbutton. Press **ESC** to revert the LCD screen to the METER SUBMENU and METER MENU screens.

The metering screens show reset options for the MAX/MIN, ENERGY METER, PEAK DEMAND METER, and DEMAND METER metering quantities at the end of each screen column. Use the **Left Arrow** and **Right Arrow** pushbuttons to select a NO or YES response to the reset prompt, and then press **ENT** to reset the metering quantity.

The primary voltage quantities (kV) in any screens in *Figure 4.4* will be displayed with three digits to the right of the decimal point when all voltages on a particular screen are less than 10.0 kV.




Figure 4.4 RMS, FUND, and DEMAND Metering Screens



Figure 4.5 ENERGY, MAX/MIN, and SYNCH CHECK Metering Screens

## Events

From the MAIN MENU, select EVENTS to view event summaries. *Section 4: Front-Panel Operations in the SEL-400 Series Relays Instruction Manual* describes viewing summary events from the front panel. Figure 4.6 illustrates what a summary event report looks like in the SEL-451.




Figure 4.6 EVENT SUMMARY Screens

## Breaker Monitor

The SEL-451 features an advanced circuit breaker monitor. Select BREAKER MONITOR screens from the MAIN MENU to view circuit breaker monitor alarm data on the front-panel display.

*Figure 4.7* shows sample breaker monitor display screens. The BKR n ALARM COUNTER screen displays the number of times the circuit breaker exceeded certain alarm thresholds (see *Circuit Breaker Monitor on page 8.1* in the SEL-400 Series Relays Instruction Manual).

If you have two circuit breakers and have set NUMBK := 2, the BKR ALARM SUBMENU appears first, as shown in *Figure 4.7*. Use the navigation pushbuttons to choose either Circuit Breaker 1 or Circuit Breaker 2. Press ENT to view the selected circuit breaker monitor information. An example of the Circuit Breaker 1 ALARM COUNTER screen is shown on the right side of *Figure 4.7*.




Figure 4.7 BREAKER MONITOR Report Screens

## View Configuration

You can use the front panel to view detailed information about the configuration of the firmware and hardware components in the SEL-451. In the MAIN MENU, highlight the VIEW CONFIGURATION option by using the navigation pushbuttons. The relay presents four screens in the order shown in *Figure 4.8*. Use the navigation pushbuttons to scroll through these screens. When finished viewing these screens, press ESC to return to the MAIN MENU.





Figure 4.8 VIEW CONFIGURATION Sample Screens

## Target LEDs

The SEL-451 gives you at-a-glance confirmation of relay conditions via 24 operation and target LEDs, located in the middle of the relay front panel.

*Section 4: Front-Panel Operations in the SEL-400 Series Relays Instruction Manual* describes the general operation and configuration of these LEDs. In the SEL-451, targets are latched when a trip occurs. For a concise listing of the default programming on the front-panel LEDs, see *Front-Panel Settings on page 8.36*.

Use the slide-in labels to mark the LEDs with custom names. Included on the SEL-400 Series Product Literature DVD are configurable label templates to print labels for the slide-in label carrier.



**Figure 4.9 Factory-Default Front-Panel Target Areas (24 LEDs)**

Figure 4.9 shows the arrangement of the operation and target LEDs region into several areas described in Table 4.2.

**Table 4.2 Front-Panel Target LEDs**

Label	Function
ENABLED, TRIP	Operational
INST, TIME, COMM, SOTF, NEG-SEQ	Trip Type
79 RESET, 79 CYCLE, 79 LOCKOUT	Reclosure Status
A FAULT, B FAULT, C FAULT, GROUND	Phase(s) or Ground
LOP, VAY ON, VBY ON, VCY ON, VAZ ON, VBZ ON, VCZ ON	Voltage Status
BKR FAIL, BKR MAINT, EXT TRIP, 51 TIMING	Miscellaneous Status
IRIG LOCKED	Clock Status

## Trip Type


The SEL-451 indicates essential information about the most recent relay trip event with the LEDs of the Trip Type area. These trip types are **INST**, **TIME**, **COMM**, **SOTF**, and **NEG-SEQ**. For information on setting the corresponding trip logic, see *Trip Logic on page 5.115*.

### INST

The **INST** target LED illuminates if elements 51S1, 51S2, or 50P1 pick up and a relay trip occurs within three cycles. Table 4.3 lists the elements that activate the **INST** LED in the factory-default settings. Figure 4.10 shows the operation of the **INST** target LED as defined by the factory settings. You can change this logic to suit your application.

**Table 4.3 INST Target LED Trigger Elements-Factory Defaults**

Element	Description
51S1	Inverse-time Overcurrent Element 1 pickup
51S2	Inverse-time Overcurrent Element 2 pickup
50P1	Level 1 Phase Overcurrent Element
PSV01	Indicates overcurrent pickup
PCT01Q	Indicates overcurrent pickup for at least 3 cycles

**Figure 4.10 INST Target LED Default Operation**

## TIME

The **TIME** target LED indicates that a timed relay element caused a relay trip. The elements that activate the **TIME** LED in the factory-default settings are 51S1T (Inverse-Time Overcurrent Element 1 timed out) or 51S2T (Inverse-Time Overcurrent Element 2 timed out).

## COMM

The **COMM** LED illuminates, indicating that tripping resulted from a communications-assisted trip. The relay illuminates the **COMM** target when there is a relay tripping condition and the Relay Word bit COMPRM (communications-assisted trip permission) asserts.

## SOTF

The **SOTF** target LED indicates that the switch-onto-fault protection logic operated. The relay illuminates the **SOTF** target when there is a relay tripping condition and the Relay Word bit SOTFT (switch-onto-fault trip) asserts.

## NEG-SEQ

This LED is not programmed in the SEL-451 factory-default settings.

## Recloser Status

The **79 RESET**, **79 CYCLE**, and the **79 LOCKOUT** target LEDs show the operating status of the SEL-451 reclosing function. The **79 RESET** LED indicates that the relay recloser is in the reset or ready-to-reclose state for Circuit Breaker 1 (Relay Word bit BK1RS is asserted).

The **79 CYCLE** target illuminates when the relay is in the autoreclose cycle state.

The **79 LOCKOUT** target illuminates when the relay has completed the reclose attempts unsuccessfully (a drive-to-lockout condition), or when other programmed lockout conditions exist (Relay Word bit BK1L0 is asserted).

See *Section 6: Autoreclosing in the SEL-400 Series Relays Instruction Manual* for complete information on the SEL-451 recloser function.

## Phase(s) or Ground

The phase(s) or ground targets illuminate according to the SEL-451 targeting logic. This logic accurately classifies which phase, phases, and/or ground were involved in a trip event. The Target Logic Relay Word bits PHASE\_A, PHASE\_B, PHASE\_C, and GROUND are included in the factory-default settings for T9\_LED-T12\_LED.

The **A FAULT** target LED illuminates for faults on the power system A-Phase. Single-phase-to-ground faults from A-Phase to ground illuminate both the **A FAULT** and **GROUND** targets. A phase-to-phase fault between A-Phase and B-Phase illuminates the **A FAULT** target and the **B FAULT** target.

The relay displays faults involving other phase combinations similarly. If the phase-to-phase fault includes ground, the relay also illuminates the **GROUND** target. The relay illuminates the **A FAULT**, **B FAULT**, and **C FAULT** target LEDs for a three-phase fault.

## Voltage Status

The **LOP**, **VAY ON**, **VBY ON**, **VCY ON**, **VAZ ON**, **VBZ ON**, and **VCZ ON** target LEDs illuminate in the SEL-451 for voltage status conditions.

The **LOP** LED illuminates when the relay detects a LOP condition (Relay Word bit LOP is asserted). See *Loss-of-Potential Logic on page 5.45* for complete details.

The **VAY ON**, **VBY ON**, **VCY ON**, **VAZ ON**, **VBZ ON**, and **VCZ ON** LEDs illuminate when the phase filtered instantaneous voltages are greater than 55 V. See *Table 8.95* for setting default values. The default setting of 55 V is 82 percent of the line-to-neutral nominal voltage of 67 V to coincide with the nominal line-to-line voltage setting of 115 V (VNOMY and VNOMZ—PT nominal voltage).

## Miscellaneous Status

The **BKR FAIL**, **BKR MAINT**, **EXT TRIP**, and **51 TIMING** target LEDs illuminate in the SEL-451 for miscellaneous status conditions.

The **BKR FAIL** LED illuminates when the relay detects a breaker failure trip for Circuit Breaker 1 (Relay Word bit BFTRIP1 is asserted). See *Circuit Breaker Failure Trip Logic on page 5.127* for complete details.

The **BKR MAINT** LED illuminates when the relay detects breaker maintenance is needed for Circuit Breaker 1 (Relay Word bit B1BCWAL is asserted). See *Circuit Breaker Contact Wear Monitor on page 8.2 in the SEL-400 Series Relays Instruction Manual* for complete details.

The **EXT TRIP** LED is not programmed in the SEL-451 factory-default settings.


The **51 TIMING** LED illuminates when the relay detects an inverse-time overcurrent element is timing on its curve (Relay Word bit 51S1, 51S2, 51S3, 51S4, 51S5, or 51S6 is asserted). See *Inverse-Time Overcurrent Elements on page 5.75* for complete details.

## Clock Status

The **IRIG LOCKED** target LED illuminates in the SEL-451 when the relay detects synchronization to an external clock with less than 500 ns of jitter (Relay Word bit TIRIG is asserted). See *IRIG-B Timekeeping on page 11.1* in the *SEL-400 Series Relays Instruction Manual* for complete details.

## Front-Panel Operator Control Pushbuttons

The SEL-451 front panel features 12 large operator control pushbuttons coupled with amber annunciator LEDs for local control. *Figure 4.11* shows this region of the relay front panel with factory-default configurable front-panel label text.



**Figure 4.11 Operator Control Pushbuttons and LEDs (12 Pushbuttons)**

Factory-default programming associates specific relay functions with the eight pushbuttons and LEDs, as listed in *Table 4.4*. For a concise listing of the default programming for the front-panel pushbuttons and LEDs, see *Front-Panel Settings on page 8.36*.

**Table 4.4 Operator Control Pushbuttons and LEDs—Factory Defaults (Sheet 1 of 2)**

Label	Function
GROUND ENABLED	Enable ground-overcurrent tripping
RECLOSE ENABLED	Enable automatic reclosing
REMOTE ENABLED	Enable remote control
ALT SETTINGS	Switch between setting Group 1 and setting Group 2 <sup>a</sup> . The LED is illuminated when Group 1 is not the active setting group.
HOT LINE TAG	Enable Hot Line Tag
DISPLAY POINTS	Display Points HMI screen
SER EVENTS	Display SER HMI Screen

**Table 4.4 Operator Control Pushbuttons and LEDs—Factory Defaults (Sheet 2 of 2)**

LABEL	Function
EVENT SUMMARY	Display Event Summaries HMI screen
BAY DISPLAY	Display One-Line Diagram screen
TEST MODE	Put relay in local operation mode
AUX n	Programmable
BREAKER CLOSED/CLOSE	Close Circuit Breaker 1
BREAKER OPEN/TRIP	Open Circuit Breaker 1

<sup>a</sup> With factory settings, the ALT SETTINGS pushbutton must be pressed and held for three seconds before the SEL-451 will change setting groups.

Press the operator control pushbuttons momentarily to toggle on and off the functions listed adjacent to each LED/pushbutton combination. The **CLOSE** and **TRIP** pushbuttons momentarily assert the close and trip relay outputs after a short delay.

The operator control pushbuttons and LEDs are programmable. *Figure 4.12* describes the factory defaults for the operator controls.

There are two ways to program the operator control pushbuttons. The first is through front-panel settings **PBn\_HMI**. These settings allow any of the operator control pushbuttons to be programmed to display a particular HMI screen category. The HMI screen categories available are Alarm Points, Display Points, Event Summaries, SER, and Bay Control one-line diagram. Front-panel setting **NUM\_ER** allows the user to define the number of event summaries that are displayed via the operator control pushbutton; it has no effect on the event summaries automatically displayed or the event summaries available through the main menu. Each HMI screen category can be assigned to a single pushbutton.

Attempting to program more than one pushbutton to a single HMI screen category will result in an error. After assigning a pushbutton to an HMI screen category, pressing the pushbutton will jump to the first available HMI screen in that particular category. If more than one screen is available, a navigation scroll bar will be displayed. Pressing the navigation arrows will scroll through the available screens. Subsequent pressing of the operator control pushbutton will advance through the available screens, behaving the same as the **Right Arrow** or the **Down Arrow** pushbutton. Pressing the **ESC** pushbutton will return the user to the **ROTATING DISPLAY**. The second way to program the operator control pushbutton is through SELOGIC control equations, using the pushbutton output as a programming element.

Using SELOGIC control equations, you can readily change the default pushbutton and LED functions. Use the slide-in labels to mark the pushbuttons and pushbutton LEDs with custom names to reflect any programming changes that you make. The labels are keyed; you can insert each Operator Control Label in only one position on the front of the relay. Included on the SEL-400 Series Product Literature DVD are word processor templates for printing slide-in labels. See the instructions included in the Configurable Label kit for more information on changing the slide-in labels.

The SEL-451 has two types of outputs for each of the front-panel pushbuttons. Relay Word bits represent the pushbutton presses. One set of Relay Word bits follows the pushbutton and another set pulses for one processing interval when the button is pressed. Relay Word bits PB1 through PB12 are the “follow” outputs of operator control pushbuttons. Relay Word bits PB1\_PUL through PB12PUL are the pulsed outputs.

Annunciator LEDs for each operator control pushbutton are PB1\_LED through PB12LED. The factory defaults programmed for these LEDs are protection latches (i.e., PLT01), settings groups, Relay Word bits (NOT SG1), and the status of the circuit breaker auxiliary contacts (52ACL1). The asserted and deasserted colors for the LED are determined with settings PB $n$ /COL. Options include red, green, amber, or off.

You can change the LED indications to fit your specific control and operational requirements. This programmability allows great flexibility and provides operator confidence and safety, especially in indicating the status of functions that are controlled both locally and remotely.

SELogic Factory Setting	Operator Control Pushbutton	LED	Description
PB1_LED = PLT01 #GROUND ENABLED			Press this operator control pushbutton to enable/disable ground-overcurrent tripping. The corresponding LED illuminates to indicate the enabled state.
PB2_LED = PLT02 #RECLOSE ENABLED			Press the RECLOSE ENABLED operator control pushbutton to enable/disable auto reclosing. The corresponding LED illuminates to indicate the enabled state. The RECLOSE ENABLED operator control is overridden by operating the (HOT LINE TAG) operator control in the following scenario:  Initial State: RECLOSE ENABLED is on or off and HOT LINE TAG is off. Action: Press the HOT LINE TAG operator control pushbutton. Result: RECLOSE ENABLED is off and HOT LINE TAG is on. The RECLOSE ENABLED operator control is now nonfunctional (remains off).  RECLOSE ENABLED cannot be turned on again until HOT LINE TAG is turned off. Once HOT LINE TAG is off, the RECLOSE ENABLED operator control is then functional, but remains off until the RECLOSE ENABLED operator control pushbutton is pressed again.
PB3_LED = PLT03 #REMOTE ENABLED			Press this operator control pushbutton to enable/disable remote control. The corresponding LED illuminates to indicate the enabled state. NOTE: This operator control does not perform any function with the factory settings.
PB4_LED = NOT SG1 #ALT SETTINGS			Press this operator control pushbutton for three seconds to switch the active setting group between the main setting group (Setting Group 1) and the alternate setting group (Setting Group 2). The corresponding LED illuminates to indicate that the alternate setting group is the active setting group.
PB5_LED = NOT PLT04 #HOT LINE TAG			Press this operator control pushbutton to enable/disable the hot-line tag function. The corresponding LED illuminates to indicate the enabled state. While the hot-line tag function is enabled, no closing or auto reclosing can take place via the control (e.g., the CLOSE operator control is inoperative). The HOT LINE TAG operator overrides the RECLOSE ENABLED operator control (see RECLOSE ENABLED operator control description).
PB6_LED = PB6 #DISPLAY POINTS			Press this operator control pushbutton to display the Display Points HMI screen. The corresponding LED illuminates while the pushbutton is pressed.
PB7_LED = PB7 #SER EVENTS			Press this operator control pushbutton to display the SER HMI screen. The corresponding LED illuminates while the pushbutton is pressed.
PB8_LED = PB8 #EVENT SUMMARY			Press this operator control pushbutton to display the Event Summaries HMI screen. The corresponding LED illuminates while the pushbutton is pressed.
PB9_LED = PB9 #BAY DISPLAY			Press this operator control pushbutton to display the One-Line Diagram HIM screen. The corresponding LED illuminates while the pushbutton is pressed.
PB10LED = PLT06 #TEST MODE			Press this operator control pushbutton to enable/disable the local mode. The corresponding LED illuminates to indicate the enabled state.
PB11LED = 52ACL1 #BREAKER CLOSED			Press this operator control pushbutton to close Circuit Breaker 1. The corresponding BREAKER CLOSED LED illuminates indicating that Circuit Breaker 1 is closed.
PB12LED = NOT 52ACL1 #BREAKER OPEN			Press this operator control pushbutton to trip Circuit Breaker 1. The corresponding BREAKER OPEN LED illuminates, indicating that Circuit Breaker 1 is open.

Figure 4.12 Factory-Default Operator Control Pushbuttons

# One-Line Diagrams

One-line diagrams are fully explained in *Section 5: Control in the SEL-400 Series Relays Instruction Manual*. The SEL-451 supports as many as ten scrollable single-line diagrams from the HMI, with the first single-line diagram appearing in the rotating display.

You can include the bay control screen in the rotating display. Set ONELINE = Y (found under Front Panel settings), selectable screens.

You can also configure an HMI pushbutton to give you direct access to the bay control screen.

## Predefined Bay Control One-Line Diagrams

### One-Line Diagram Apparatus Support

Maximum Number of Buses:	9
Maximum Number of Disconnect Switches:	10
Maximum Number of Breakers for Control:	2
Maximum Number of Breakers for Status Display:	3
Maximum Number of Analog Display Points:	6

### One-Line Diagram Labels




Figure 4.13 Illustration of One-Line Diagram With Labels

The following pages illustrate all of the predefined bay control configurations in the SEL-451. Select the bay configuration that exactly matches the bay configuration being controlled. *Figure 4.14–Figure 4.38* illustrate one-line diagrams 1–25. *Table 4.5–Table 4.17* list apparatus support for one-line diagrams 1–25.

## Main Bus and Auxiliary Bus




Figure 4.14 Bay With Ground SW (Option 1)




Figure 4.15 Bay Without Ground SW (Option 2)

Table 4.5 Mimic 1 and Mimic 2 Apparatus Support

Apparatus	Option 1	Option 2
Bus Names	2	2
Bay Labels	0	0
Breakers	1	1
Disconnects	5	4
One-Line Analog Display	6	6




Figure 4.16 Tie Breaker Bay (Option 3)

Table 4.6 Mimic 3 Apparatus Support

Apparatus	Option 3
Bus Names	2
Bay Labels	0
Breakers	1
Disconnects	2
One-Line Analog Display	5

### Bus 1, Bus 2, and Transfer Bus




Figure 4.17 Bay With Ground SW (Option 4)




Figure 4.18 Bay Without Ground SW (Option 5)

Table 4.7 Mimic 4 and Mimic 5 Apparatus Support

Apparatus	Option 4	Option 5
Bus Names	3	3
Bay Labels	0	0
Breakers	1	1
Disconnects	5	4
One-Line Analog Display	6	6





Figure 4.19 Transfer Bay (Option 6)

**Table 4.8 Mimic 6 Apparatus Support**

Apparatus	Option 6
Bus Names	3
Bay Labels	0
Breakers	1
Disconnects	3
One-Line Analog Display	5



**Figure 4.20 Tie-Breaker Bay (Option 7)**

**Table 4.9 Mimic 7 Apparatus Support**

Apparatus	Option 7
Bus Names	3
Bay Labels	0
Breakers	1
Disconnects	2
One-Line Analog Display	5

## Main Bus and Transfer Bus




Figure 4.21 Bay With Ground SW (Option 8)




Figure 4.22 Bay Without Ground SW (Option 9)

Table 4.10 Mimic 8 and Mimic 9 Apparatus Support

Apparatus	Option 8	Option 9
Bus Names	2	2
Bay Labels	0	0
Breakers	1	1
Disconnects	4	3
One-Line Analog Display	6	6

## Main Bus




Figure 4.23 Bay With Ground SW (Option 10)




Figure 4.24 Bay Without Ground SW (Option 11)

Table 4.11 Mimic 10 and Mimic 11 Apparatus Support

Apparatus	Option 10	Option 11
Bus Names	1	1
Bay Labels	0	0
Breakers	1	1
Disconnects	4	3
One-Line Analog Display	6	6

## Breaker-and-a-Half




Figure 4.25 Left Breaker Bay With Ground SW (Option 12)




Figure 4.26 Right Breaker Bay With Ground SW (Option 13)




Figure 4.27 Middle Breaker Bay (Option 14)

Table 4.12 Mimic 12, Mimic 13, and Mimic 14 Apparatus Support

Apparatus	Option 12	Option 13	Option 14
Bus Names	2	2	2
Bay Labels	0	0	2
Breakers	3	3	3
Disconnects	4	4	2
One-Line Analog Display	6	5	0




Figure 4.28 Left Breaker Bay Without Ground SW (Option 15)




Figure 4.29 Right Breaker Bay Without Ground SW (Option 16)

Table 4.13 Mimic 15 and Mimic 16 Apparatus Support

Apparatus	Option 15	Option 16
Bus Names	2	2
Bay Labels	0	0
Breakers	3	3
Disconnects	3	3
One-Line Analog Display	6	5

## Ring Bus




Figure 4.30 Bay With Ground SW (Option 17)




Figure 4.31 Bay Without Ground SW (Option 18)

Table 4.14 Mimic 17 and Mimic 18 Apparatus Support

Apparatus	Option 17	Option 18
Bus Names	0	0
Bay Labels	2	2
Breakers	2	2
Disconnects	3	2
One-Line Analog Display	6	6

## Double Bus Double Breaker




Figure 4.32 Left Breaker Bay With Ground SW (Option 19)




Figure 4.33 Left Breaker Bay Without Ground SW (Option 20)




Figure 4.34 Right Breaker Bay With Ground SW Option 21)




Figure 4.35 Right Breaker Bay Without Ground SW (Option 22)

Table 4.15 Mimic 19, Mimic 20, Mimic 21, and Mimic 22 Apparatus Support

Apparatus	Option 19	Option 20	Option 21	Option 22
Bus Names	2	2	2	2
Bay Labels	0	0	0	0
Breakers	2	2	2	2
Disconnects	4	3	4	3
One-Line Analog Display	6	6	5	5

## Source Transfer Bus






Figure 4.36 Source Transfer (Option 23)

**Table 4.16 Mimic 23 Apparatus Support**

Apparatus	Option 23
Bus Names	2
Bay Labels	1
Breakers	2
Disconnects	0
One-Line Analog Display	6

**Bus Throw-Over****Figure 4.37 Bus Throw-Over Type 1 (Option 24)****Figure 4.38 Bus Throw-Over Type 2 (Option 25)**

**Table 4.17 Mimic 24 and Mimic 25 Apparatus Support**

Apparatus	Option 24	Option 25
Bus Names	2	2
Bay Labels	0	0
Breakers	1	2
Disconnects	2	5
One-Line Analog Display	6	6

---

---

## S E C T I O N 5

---

# Protection Functions

**NOTE:** Because the SEL-451-6 uses DSS, relay operating times are delayed for the SEL-451-6 SV Subscriber and TiDL relay ordering options. For SV applications, operating times are delayed by the configured channel delay, CH\_DL.Y. See SV Network Delays on page 17.25 in the SEL-400 Series Relays Instruction Manual for more details. For TiDL applications, the operating times are delayed by a fixed 1 millisecond. Use caution when setting relay coordination to account for this added delay.

This section provides a detailed explanation for each of the many SEL-451-6 protection functions. Each section provides an explanation of the function, along with a list of the corresponding settings and Relay Word bits. Logic diagrams and other figures are included.

Functions discussed in this section are listed below.

- *Analog Channel Statuses on page 5.2*
- *Current and Voltage Source Selection on page 5.3*
- *Line and Breaker Analog Statuses on page 5.16*
- *Sampled Values Alarm Logic (SEL-451-6 SV Subscriber) on page 5.18*
- *TiDL Alarm Logic (SEL-451-6 TiDL Relay) on page 5.19*
- *Application Setting SVBLK and Relay Word Bit SVBK\_EX on page 5.19*
- *Selective Protection Disabling on page 5.20*
- *Frequency Estimation on page 5.20*
- *Inverting Polarity of Current and Voltage Inputs on page 5.24*
- *Polarizing Quantity for Fault Location Calculations on page 5.25*
- *Over- and Underfrequency Elements on page 5.25*
- *Time-Error Calculation on page 5.27*
- *Fault Location on page 5.29*
- *High-Impedance Fault Detection on page 5.30*
- *Ground-Overcurrent HIF Detection on page 5.38*
- *Open-Phase Detection Logic on page 5.42*
- *Pole-Open Logic on page 5.43*
- *Loss-of-Potential Logic on page 5.45*
- *Fault-Type Identification Selection Logic on page 5.50*
- *Ground Overcurrent Elements Directional Control on page 5.50*
- *Negative-Sequence/Phase Overcurrent Elements Directional Control on page 5.61*
- *Directional Element Routing on page 5.62*
- *Load-Encroachment Logic on page 5.63*
- *Instantaneous/Definite-Time Line Overcurrent Elements on page 5.64*
- *Transformer Inrush and Overexcitation Detection Element on page 5.70*
- *Over- and Undervoltage Elements on page 5.72*
- *Inverse-Time Overcurrent Elements on page 5.75*
- *Over- and Underpower Elements on page 5.90*
- *IEC Thermal Elements on page 5.94*
- *Switch-On-to-Fault Logic on page 5.99*

- *Communications-Assisted Tripping Logic on page 5.101*
- *Directional Comparison Blocking Scheme on page 5.102*
- *Permissive Overreaching Transfer Tripping Scheme on page 5.106*
- *Directional Comparison Unblocking Scheme Logic on page 5.111*
- *Trip Logic on page 5.115*
- *Circuit Breaker Status Logic on page 5.119*
- *Breaker Failure Open-Phase Detection Logic on page 5.121*
- *Circuit Breaker Failure Protection on page 5.121*
- *Synchronism Check on page 5.130*

## Analog Channel Statuses


---

The SEL-451-6 SV Subscriber or TiDL relay provides Relay Word bits for monitoring the status of analog channel data received over a DSS connection. Relay Word bits  $IptMAP$  (where  $p = A, B$ , or  $C$  and  $t = W$  or  $X$ ) asserts to indicate that the relay is configured to receive data for the respective current channels from a merging unit. Relay Word bits  $VpmMAP$  (where  $p = A, B$ , or  $C$  and  $m = Y$  or  $Z$ ) assert to indicate that the relay is configured to receive data for the respective voltage channels from a merging unit. For example,  $IAWMAP = 1$  and  $VAYMAP = 1$  if  $IAW$  and  $VAY$  are configured to receive data over a DSS connection. Otherwise, these Relay Word bits evaluate to zero.

The relay declares each analog channel to be either OK or Blocked, depending on the following criteria (*Figure 5.1* illustrates the processing of  $IAWOK$  and  $IAWBK$  as an example):



- If an analog channel is mapped (such as  $IAWMAP = 1$ ), and if no more than three samples (for Sampled Values [SV] subscriber relays) or seven samples (for Time-Domain Link [TiDL] relays) are unusable or lost, the corresponding OK Relay Word bit asserts (such as  $IAWOK = 1$ ).
- If an analog channel is mapped (such as  $IAWMAP = 1$ ), and if more than three samples (for SV subscriber relays) or seven samples (for TiDL relays) are unusable or lost, the corresponding Blocked Relay Word bit asserts (such as  $IAWBK = 1$ ).
- The Blocked Relay Word bit has a 1.5 cycle dropout timer when the channel data becomes good and usable again to account for proper filtering of the incoming signal.
- If an analog channel is not mapped (such as  $IAWMAP = 0$ ), neither the OK nor the Blocked Relay Word bit asserts.
- A data loss condition occurs when a relay can no longer interpolate between data points to account for missed data. In the SV relay, the loss of more than three consecutive samples results in a data loss condition. In the TiDL relay, the loss of more than seven consecutive samples results in a data loss condition.

**NOTE:** During a data loss condition, the relay COMTRADE file retains the value of last noninterpolated data point for each lost data point during the interpolating period.

**Figure 5.1 IAW Channel Status Processing (Similar for Other Channels)**

Relay Word bit  $I_{pt}OK$  (where  $p = A, B$ , or  $C$  and  $t = W$  or  $X$ ) assert to indicate good data for the respective current channels. Relay Word bit  $V_{pm}OK$  (where  $p = A, B$ , or  $C$  and  $m = Y$  or  $Z$ ) assert to indicate good data for the respective voltage channels.

The SEL-451-6 SV Subscriber or TiDL relay generates per-terminal status indications based on the OK and Blocked Relay Word bits for the individual voltage and current channels, as shown in *Figure 5.2* and *Figure 5.3*. If all three individual phases of a three-phase voltage or current terminal are healthy, the OK Relay Word bit for that terminal asserts. Otherwise, the terminal OK bit is deasserted. If any of the three individual phases is unhealthy (Blocked), the Blocked Relay Word bit for that terminal asserts.

**Figure 5.2 Voltage Terminal Status Logic****Figure 5.3 Current Terminal Status Logic**

## Current and Voltage Source Selection

---

The SEL-451-6 has two sets of three-phase current inputs (IW and IX) and two sets of three-phase voltage inputs (VY and VZ), as shown in *Figure 5.4*. Currents IW and IX are also combined internally ( $COMB = IW + IX$ ) on a per-phase basis and made available as the line current option for protection, metering, etc. You can select the current and voltage sources for a wide variety of applications, using the Global settings in *Table 8.15*. The SEL-451 provides five default application settings ( $ESS := N, 1, 2, 3$ , or  $4$ ) that cover common applications (see *Table 5.1*). When you set  $ESS := Y$ , you can set the current and voltage sources for other applications (see *Table 5.2* and *Table 5.3*). ESS settings examples are provided.




Figure 5.4 Current and Voltage Source Mapping for the SEL-451-6

## Current Source Switching

Figure 5.5 through Figure 5.7 show the basic application of some of these settings. Figure 5.5 shows an alternative breaker that can be substituted for the main breaker (bus switching details not shown). Normally, current IW (main breaker) is used as the line current source. But, if the alternative breaker substitutes for the main breaker, then current IX is used as the line current source, instead. SELOGIC setting ALTI controls the switching between currents IW and IX as the line current source (assert setting ALTI to switch to designated alternative line current ALINEI := IX). Alternative line current source settings ALINEI and ALTI are not used often and thus are usually set to N/A. Setting ALTI is automatically hidden and set to N/A if ALINEI := N/A (no line current switching can occur).

**NOTE:** If a current source is set to "combine" (e.g., LINE1 := COMB), ALINEI := IX, or if BK2I = COMB, then setting TAPX becomes visible.

Figure 5.6 shows combined currents IW and IX (see  $\text{COMB} = \text{IW} + \text{IX}$  in Figure 5.4) set for line protection, metering, etc. ( $\text{LINE1} := \text{COMB}$ ). To combine these currents correctly inside the relay to produce the effective line current, when the CT ratios are different, the relay divides IX by TAPX before adding IX to IW. The relay automatically calculates TAPX from the CTRW and CTRX setting values ( $\text{TAPX} = \text{CTRW}/\text{CTRX}$ ). (The ratio of CTRW to CTRX may not exceed 10 to 1.)

Figure 5.7 shows the assignment of breaker currents for as many as two circuit breakers. These assigned breaker currents are used in breaker monitoring and breaker failure functions. These same breaker currents can also be assigned as line currents (e.g., line current assignment  $\text{LINE1} := \text{IW}$  in Figure 5.5).




Figure 5.5 Main and Alternative Line Current Source Assignments




Figure 5.6 Combined Currents for Line Current Source Assignment




Figure 5.7 Breaker Current Source Assignments

All the available current and voltage source selection settings combinations are covered in *Table 5.1*, *Table 5.2*, and *Table 5.3*. Notice that Global setting NUMBK (Number of Breakers in Scheme; see *Table 8.3*) influences available settings combinations covered in *Table 5.1*, *Table 5.2*, and *Table 5.3*. In general, if NUMBK := 1, then no settings directly involving a second circuit breaker are made (i.e., Breaker 2 current source setting BK2I is automatically set to N/A and hidden, as indicated with the shaded cells in the BK2I columns in *Table 5.1* and *Table 5.2*). Also, for source-selection setting ESS := N, the settings are forced to certain values and hidden, as indicated with the shaded cells in the ESS := N rows in *Table 5.1*.

 Table 5.1 Available Current Source Selection Settings Combinations<sup>a</sup> (Sheet 1 of 2)

NUMBK (Number of Breakers)	ESS (Source Selection)	LINEI (Line Current Source)	ALINEI (Alternate Line Current Source)	BK1I (Breaker 1 Current Source)	BK2I (Breaker 2 Current Source)	IPOS (Polarizing Current)
1	Y	see <i>Table 5.2</i>				
1	N	IW	N/A	IW	N/A	N/A
1	1	IW	IX	IW	N/A	N/A
1	1	IW	N/A	IW	N/A	IAX, IBX, ICX, or N/A
1	2	IW	IX	IX	N/A	N/A
1	2	IW	N/A	IX	N/A	N/A
1	3	not allowed				

**Table 5.1 Available Current Source Selection Settings Combinations<sup>a</sup> (Sheet 2 of 2)**

NUMBK (Number of Breakers)	ESS (Source Selection)	LINEI (Line Current Source)	ALINEI (Alternate Line Current Source)	BK1I (Breaker 1 Current Source)	BK2I (Breaker 2 Current Source)	IPOL (Polarizing Current)
1	4	not allowed				
2	Y	see <i>Table 5.3</i>				
2	N	IW	N/A	IW	N/A	N/A
2	1	not allowed				
2	2	not allowed				
2	3	COMB	N/A	IW	IX	N/A
2	4	IW	N/A	IX	COMB	N/A

<sup>a</sup> N/A = not applicable.

Shaded cells indicate settings forced to given values and hidden.

**Table 5.2 Available Current Source Selection Settings Combinations When ESS := Y, NUMBK := 1<sup>a</sup>**

NUMBK (Number of Breakers)	ESS (Source Selection)	LINEI (Line Current Source)	ALINEI (Alternate Line Current Source)	BK1I (Breaker 1 Current Source)	BK2I (Breaker 2 Current Source)	IPOL (Polarizing Current)
1	Y	IW	IX	IW	N/A	N/A
1	Y	IW	IX	IX	N/A	N/A
1	Y	IW	IX	N/A	N/A	N/A
1	Y	IW	N/A	IW	N/A	IAX, IBX, ICX, or N/A
1	Y	IW	N/A	IX	N/A	N/A
1	Y	IW	N/A	N/A	N/A	IAX, IBX, ICX, or N/A
1	Y	COMB	IX	IW	N/A	N/A
1	Y	COMB	IX	IX	N/A	N/A
1	Y	COMB	IX	N/A	N/A	N/A
1	Y	COMB	N/A	IW	N/A	N/A
1	Y	COMB	N/A	IX	N/A	N/A
1	Y	COMB	N/A	N/A	N/A	N/A

<sup>a</sup> N/A = not applicable.

Shaded cells indicate settings forced to given values and hidden.

**Table 5.3 Available Current Source Selection Settings Combinations When ESS := Y, NUMBK := 2<sup>a</sup> (Sheet 1 of 2)**

NUMBK (Number of Breakers)	ESS (Source Selection)	LINEI (Line Current Source)	ALINEI (Alternate Line Current Source)	BK1I (Breaker 1 Current Source)	BK2I (Breaker 2 Current Source)	IPOL (Polarizing Current)
2	Y	IW	IX	IW	IX	N/A
2	Y	IW	IX	IW	COMB	N/A
2	Y	IW	IX	IW	N/A	N/A
2	Y	IW	IX	IX	COMB	N/A
2	Y	IW	IX	IX	N/A	N/A
2	Y	IW	IX	N/A	IX	N/A
2	Y	IW	IX	N/A	COMB	N/A
2	Y	IW	IX	N/A	N/A	N/A

**Table 5.3 Available Current Source Selection Settings Combinations When ESS := Y, NUMBK := 2<sup>a</sup> (Sheet 2 of 2)**

<b>NUMBK (Number of Breakers)</b>	<b>ESS (Source Selection)</b>	<b>LINEI (Line Current Source)</b>	<b>ALINEI (Alternate Line Current Source)</b>	<b>BK1I (Breaker 1 Current Source)</b>	<b>BK2I (Breaker 2 Current Source)</b>	<b>IPOL (Polarizing Current)</b>
2	Y	IW	N/A	IW	IX	N/A
2	Y	IW	N/A	IW	COMB	N/A
2	Y	IW	N/A	IW	N/A	IAX, IBX, ICX, or N/A
2	Y	IW	N/A	IX	COMB	N/A
2	Y	IW	N/A	IX	N/A	N/A
2	Y	IW	N/A	N/A	IX	N/A
2	Y	IW	N/A	N/A	COMB	N/A
2	Y	COMB	IX	IW	IX	N/A
2	Y	COMB	IX	IW	N/A	N/A
2	Y	COMB	IX	IX	N/A	N/A
2	Y	COMB	IX	N/A	IX	N/A
2	Y	COMB	IX	N/A	N/A	N/A
2	Y	COMB	N/A	IW	IX	N/A
2	Y	COMB	N/A	IW	N/A	N/A
2	Y	COMB	N/A	IX	N/A	N/A
2	Y	COMB	N/A	N/A	IX	N/A
2	Y	COMB	N/A	N/A	N/A	N/A

<sup>a</sup> N/A = not applicable.

## Current Source Uses

Refer to the Global settings in *Table 8.15*. Line current source setting LINEI and alternative line current source settings ALINEI and ALTI, if used, identify the currents used in the following elements/features described later in this section and in other sections:

- Fault location
- Open-phase detection logic
- Loss-of-potential (LOP) logic
- Fault-type identification selection (FIDS) logic
- Directional elements
- Load-encroachment logic
- Instantaneous line overcurrent elements
- Inverse-time overcurrent elements
- Directional comparison unblocking (DCUB) trip scheme logic
- *Metering on page 7.1*, except synchrophasors

Breaker current-source settings (BK1I and BK2I) identify the currents used in the following elements/features described in later in this section and in other sections:

- Open-phase detection logic
- Inverse-time overcurrent elements
- Circuit breaker failure protection
- *Circuit Breaker Monitor on page 8.1 in the SEL-400 Series Relays Instruction Manual*
- *Metering on page 7.1*

Polarizing current-source setting IPOL identifies the single current input connected to a zero-sequence current source (e.g., transformer bank neutral). This zero-sequence current is used as a reference in the zero-sequence current-polarized directional element. Such a directional element is applied to ground overcurrent elements (see *Table 5.37* and *Table 5.47*). Setting IPOL is not used often and thus is usually set to N/A. Notice that in *Table 5.1*, *Table 5.2* and *Table 5.3* there are relatively few scenarios where setting IPOL can be set to a current channel selection (only those cases where three-phase current input IX is not used for any other function). An example of using setting IPOL is provided.

## Voltage Source Switching and Uses

Refer to the Global settings in *Table 8.15*. Alternative voltage source switching between VY and VZ in *Table 5.4* is more straightforward (as shown in *Table 5.4*) than the preceding discussion on current-source selection/switching (compare to *Table 5.1–Table 5.3*).

**Table 5.4 Available Voltage Source Selection Setting Combinations<sup>a</sup>**

NUMBK (Number of Breakers)	ESS (Source Selection)	Line Voltage Source	ALINEV (Alternative Line Voltage Source)
1	Y	VY	VZ or N/A
1	N	VY	N/A
1	1	VY	VZ or N/A
1	2	VY	VZ or N/A
1	3	not allowed	
1	4	not allowed	
2	Y	VY	VZ or N/A
2	N	VY	N/A
2	1	not allowed	
2	2	not allowed	
2	3	VY	VZ or N/A
2	4	VY	VZ or N/A

<sup>a</sup> N/A = not applicable.

Shaded cells indicate settings forced to given values and hidden.

**NOTE:** ALTV does not require a warm start of the relay. The relay does assert LOP and ALTV for 4 cycles following the assertion of the ALTV Relay Word bit. ALTI still requires a warm start of the relay.

SELOGIC setting ALTV controls the switching between voltages VY and VZ for line voltage (assert setting ALTV to switch to designated alternative line voltage ALINEV := VZ). Setting ALTV is automatically hidden and set to N/A if ALINEV := N/A (no voltage switching can occur). Reasons for switching from one three-phase voltage to another may be for LOP or bus switching/rearrangement.

Default line voltage source VY and alternative line voltage source settings (ALINEV and ALTV) identify the voltages used in the following elements/features described later in this section and in other sections:

- Fault location
- Open-phase detection logic
- LOP logic
- FIDS logic
- Directional elements
- Load-encroachment logic
- Switch-onto-fault (SOTF) logic
- Permissive overreaching transfer trip (POTT) scheme logic
- Metering, including synchrophasors

## Default Applications

Use setting ESS (Voltage and Current Source Selection) to easily configure the relay for your particular application. Five application settings (ESS := N, 1, 2, 3, or 4) cover both single circuit breaker and two circuit breaker configurations. If you select one of these five setting choices, the relay automatically determines the following settings:

**NOTE:** Setting BK2I is hidden if setting NUMBK, Number of Breakers in the Scheme, is set to 1.

- LINEI—Line Current Source (IW, COMB)
- BK1I—Breaker 1 Current Source (IW, IX, N/A)
- BK2I—Breaker 2 Current Source (IX, COMB, N/A)

### ESS := N, Single Circuit Breaker Configuration—One Current Input

Set ESS to N for single circuit breaker applications with one current input. *Table 5.5* illustrates this application along with the corresponding current and voltage sources. When ESS equals N, you cannot use alternative sources (ALINEI and ALINEV) and the relay hides the Global settings LINEI, ALINEI, ALTI, BK1I, BK2I, IPOL, ALINEV, and ALTV.


**Table 5.5 ESS := N, Current and Voltage Source Selection**

Setting	Description	Entry	Comments
NUMBK	Number of Breakers in Scheme (1, 2)	1	
LINEI	Line Current Source (IW, COMB)	IW	Hidden
BK1I	Breaker 1 Current Source (IW, IX, N/A)	IW	Hidden
BK2I	Breaker 2 Current Source (IX, COMB, N/A)	N/A	Hidden

### ESS := 1, Single Circuit Breaker Configuration—One Current Input

Set ESS to 1 for single circuit breaker applications with one current input. *Figure 5.8* illustrates this application along with the corresponding current and voltage sources.

With ESS := 1, the IX current channels have the option to be used as an alternative line current source (ALINEI := IX) or as a polarized current channel (e.g., IPOL := IBX), but not both (see *Table 5.1*).



**Figure 5.8 ESS := 1, Single Circuit Breaker Configuration**


**Table 5.6 ESS := 1, Current and Voltage Source Selection**

Setting	Description	Entry	Comments
NUMBK	Number of Circuit Breakers in Scheme (1, 2)	1	
LINEI	Line Current Source (IW)	IW	Automatic
ALINEI	Alternate Line Current Source (IX, N/A)	N/A	
ALTI	Alternate Current Source (SELOGIC control equation)	N/A	Hidden <sup>a</sup>
BK1I	Breaker 1 Current Source (IW)	IW	Automatic
BK2I	Breaker 2 Current Source (N/A)	N/A	Hidden
IPOL	Polarizing Current (IAX, IBX, ICX, N/A)	N/A	
ALINEV	Alternate Line Voltage Source (VZ, N/A)	N/A	
ALTV	Alternate Voltage Source (SELOGIC equation)	N/A	Hidden

<sup>a</sup> Hidden when preceding setting is N/A.

## ESS := 2, Single Circuit Breaker Configuration—Two Current Inputs

Set ESS to 2 for single circuit breaker applications that use two current sources. *Figure 5.9* illustrates this application along with the corresponding current and voltage sources. The relay uses current source IW for line relaying and current source IX for Circuit Breaker 1 failure protection.

**Figure 5.9 ESS := 2, Single Circuit Breaker Configuration****Table 5.7 ESS := 2, Current and Voltage Source Selection**

Setting	Description	Entry	Comments
NUMBK	Number of Circuit Breakers in Scheme (1, 2)	1	
LINEI	Line Current Source (IW)	IW	Automatic
ALINEI	Alternate Line Current Source (IX, N/A)	N/A	
ALTI	Alternate Current Source (SELOGIC Equation)	N/A	Hidden <sup>a</sup>
BK1I	Breaker 1 Current Source (IX)	IX	Automatic
BK2I	Breaker 2 Current Source (N/A)	N/A	Hidden
IPOL	Polarizing Current (N/A)	N/A	Automatic
ALINEV	Alternate Line Voltage Source (VZ, N/A)	N/A	
ALTV	Alternate Voltage Source (SELOGIC Equation)	N/A	Hidden

<sup>a</sup> Hidden when preceding setting is N/A.

## ESS := 3, Double Circuit Breaker Configuration—Independent Current Inputs

Set ESS to 3 for circuit breaker-and-a-half applications that use independent current sources. *Figure 5.10* illustrates this application along with the corresponding current and voltage sources. This selection provides independent circuit breaker failure protection for Circuit Breaker 1 and Circuit Breaker 2.





Figure 5.10 ESS := 3, Double Circuit Breaker Configuration

Table 5.8 ESS := 3, Current and Voltage Source Selection

Setting	Description	Entry	Comments
NUMBK	Number of Circuit Breakers in Scheme (1, 2)	2	
LINEI	Line Current Source (COMB)	COMB	Automatic
ALINEI	Alternate Line Current Source (N/A)	N/A	Automatic
ALTI	Alternate Current Source (SELOGIC Equation)	N/A	Hidden
BK1I	Breaker 1 Current Source (IW)	IW	Automatic
BK2I	Breaker 2 Current Source (IX)	IX	Automatic
IPOL	Polarizing Current (N/A)	N/A	Automatic
ALINEV	Alternate Line Voltage Source (VZ, N/A)	N/A	
ALTV	Alternate Voltage Source (SELOGIC Equation)	N/A	Hidden

## ESS := 4, Double Circuit Breaker Configuration—Common Current Inputs

Set ESS to 4 for circuit breaker-and-a-half applications that use combined current input IW. *Figure 5.11* illustrates this application along with the corresponding current and voltage sources. Current input IX provides circuit breaker failure protection for Circuit Breaker 1; the corresponding CTs are located on the line-side of Circuit Breaker 1. The relay calculates the current flowing through Circuit Breaker 2 ( $ICB2 = IW + IX = ICB1 + ICB2 + IX = ICB1 + ICB2 - ICB1$ ) to provide independent circuit breaker failure for Circuit Breaker 2.



<sup>①</sup> Line current (IW) is created by physically summing the secondary current of CB1 and CB2. This can also be done digitally by using digital current summation from a second merging unit. See Current Summation on page 17.24 in the SEL-400 Series Relays Instruction Manual for more details.

**Figure 5.11 ESS := 4, Double Circuit Breaker Configuration**

**Table 5.9 ESS := 4, Current and Voltage Source Selection**

Setting	Description	Entry	Comments
NUMBK	Number of Circuit Breakers in Scheme (1, 2)	2	
LINEI	Line Current Source (IW)	IW	Automatic
ALINEI	Alternate Current Source (N/A)	N/A	Automatic
ALTI	Alternate Current Source (SELOGIC Equation)	N/A	Hidden
BK1I	Breaker 1 Current Source (IX)	IX	Automatic
BK2I	Breaker 2 Current Source (COMB)	COMB	Automatic
IPOL	Polarizing Current (N/A)	N/A	Automatic
ALINEV	Alternate Line Voltage Source (VZ, N/A)	N/A	
ALTV	Alternate Voltage Source (SELOGIC Equation)	N/A	Hidden


## ESS := Y, Other Applications

Set ESS to Y for applications that are not covered under the five default applications.

### Tapped Line

Figure 5.12 illustrates the tapped overhead transmission line with an MOD (motor operated disconnect) on the high side of a power transformer and two circuit breakers on the low side.

Set NUMBK (Number of Breakers in Scheme) to 2 so you can program the recloser function and synchronism-check elements to control both of the low-side circuit breakers.



Analog Input Function

IW	Line protection
VY	Line protection
VAZ	Synchronism check, Circuit Breaker 1
VBZ	Synchronism check, Circuit Breaker 2

Figure 5.12 ESS := Y, Tapped Line


Table 5.10 ESS := Y, Tapped Line

Setting	Description	Entry	Comments
NUMBK	Number of Circuit Breakers in Scheme (1, 2)	2	
LINEI	Line Current Source (IW, COMB)	IW	
ALINEI	Alternate Current Source (IX, N/A)	N/A	
ALTI	Alternate Current Source (SELOGIC Equation)	N/A	Hidden <sup>a</sup>
BK1I	Breaker 1 Current Source (IW, IX, N/A)	N/A	
BK2I	Breaker 2 Current Source (IX, COMB, N/A)	N/A	
IPOL	Polarizing Current (IAX, IBX, ICX, N/A)	N/A	
ALINEV	Alternate Line Voltage Source (VZ, N/A)	N/A	Default
ALTV	Alternate Voltage Source (SELOGIC Equation)	N/A	Hidden

<sup>a</sup> Hidden when preceding setting is N/A.

## Single Circuit Breaker With Current Polarizing Source

Figure 5.13 shows a single circuit breaker situated by a wye-grounded transformer. The SEL-451 uses the neutral CT as a current polarizing source for the zero-sequence current-polarized ground-directional element, 32I. Use current input IAX as a polarizing source for the ground-directional element, 32G.

**Figure 5.13 ESS := Y, Single Circuit Breaker With Current Polarizing Source****Table 5.11 ESS := Y, Current Polarizing Source**

Setting	Description	Entry	Comments
NUMBK	Number of Circuit Breakers in Scheme (1, 2)	1	
LINEI	Line Current Source (IW, COMB)	IW	
ALINEI	Alternate Current Source (IX, N/A)	N/A	
ALTI	Alternate Current Source (SELOGIC Equation)	N/A	Hidden
BK1I	Breaker 1 Current Source (IW, IX, N/A)	IW	
BK2I	Breaker 2 Current Source (N/A)	N/A	Hidden
IPOL	Polarizing Current (IAX, IBX, ICX, N/A)	IAX	
ALINEV	Alternate Line Voltage Source (VZ, N/A)	N/A	Default
ALTV	Alternate Voltage Source (SELOGIC Equation)	N/A	Hidden

## Using ALTI and ALTV

**NOTE:** The activation of ALTI or ALTV results in a warm start of the relay.

SELOGIC control equations ALTI and ALTV give great flexibility in choosing alternative CT and PT inputs to the SEL-451. The relay switches immediately to the alternative source when these SELOGIC control equations become true. The relay delays a subsequent ALTI or ALTV switch for 8 cycles after the initial switch to give time for the system to settle. The status ALTI and ALTV will be displayed in the SER report. This confirms if the relay has switched the source it is using.

Test the SELOGIC control equation programming that you use to switch ALTI and ALTV alternative sources. It is possible to create a toggling condition where the relay repeatedly switches between sources. Examine each line of SELOGIC control equation programming to verify that this toggling condition does not occur in your protection/control scheme.

One method for exercising caution when implementing alternative current source and alternative voltage source switching is to use SELOGIC control equation protection latches (PLT01–PLT32) to switch alternative sources. For example, to switch to an alternative voltage, set ALINEV to VZ (enables setting ALTV) and then set ALTV to PLT31. To perform the switch, use the protection latch control inputs PLT31S and PLT31R (Set and Reset, respectively).

# Line and Breaker Analog Statuses


The SEL-451-6 SV Subscriber or TiDL relay has dedicated status logics for voltage, line current, and circuit breaker current mapped analog statuses (shown in *Figure 5.14*, *Figure 5.15*, and *Figure 5.16* respectively). Referring to *Figure 5.14*, the voltage terminal status depends on which analog quantities have been assigned as the line voltage in Global settings (via the ALTV setting).



$SW1 := 1$  if  $ALINEV := NA$  or ( $ALINEV := VZ$  and  $ALTV := 0$ )  
 $SW1 := 2$  if  $ALINEV := VZ$  and  $ALTV := 1$

**Figure 5.14** Voltage Status Logic

Referring to *Figure 5.15*, the line current terminal status depends on analog quantities that have been assigned as the line current. Global setting LINEI allows the user to select between the W terminal and a combination of the W and X terminals as the line current source. Global setting ALINEI allows the user to specify an alternative current terminal (either IX or NA), and SELOGIC setting ALTI allows the user to specify the conditions under which the alternative current source is used.



$SW2 := 1$  if  $ALINEI := NA$  or ( $ALINEI := IX$  and  $ALTI := 0$ )  
 $SW2 := 2$  if  $ALINEI := IX$  and  $ALTI := 1$

**Figure 5.15** Line Current Status Logic

*Table 5.12* illustrates the different ways to determine the status of the ILOK (line current OK) and ILBK (line current Blocked) Relay Word bits.

**Table 5.12** Line Terminal Status Logic Determination Based on Settings

LINEI (Global Setting)	ALINEI (Global Setting)	ALTI (Global Setting)	ILOK Status	ILBK Status
IW	NA	0	IWOK	IWBK
IW	NA	1	IWOK	IWBK
COMB	NA	0	IWOK AND IXOK	IWBK OR IXBK
COMB	NA	1	IWOK AND IXOK	IWBK OR IXBK
IW	IX	0	IWOK	IWBK
IW	IX	1	IXOK	IXBK
COMB	IX	0	IWOK AND IXOK	IWBK OR IXBK
COMB	IX	1	IXOK	IXBK

*Figure 5.16* illustrates the logic used for determining the status of the Breaker 1 and Breaker 2 currents. The logic uses Global settings BK1I and BK2I to assign current terminals to the breakers. *Table 5.13* and *Table 5.14* illustrate the different

ways to determine the status of the breaker current OK and BK (block) Relay Word bits. Note that if Global setting NUMBK = 1, setting BK2I is hidden and forced to NA.




Figure 5.16 Breaker Current Status Logic

Table 5.13 Breaker 1 Current Status Logic Determination Based on Settings

BK1I (Global Setting)	IBK1OK Status	IBK1BK Status
IW	IWOK	IWBK
IX	IXOK	IXBK
NA	IXOK	IXBK

Table 5.14 Breaker 2 Current Status Logic Determination Based on Settings

BK2I (Global Setting)	IBK2OK Status	IBK2BK Status
IX	IXOK	IXBK
COMB	IWOK AND IXOK	IWBK OR IXBK
NA	IXOK	IXBK

You can use the Relay Word bits for the channel statuses, line statuses, and breaker statuses to monitor the health of the DSS.

Figure 5.17 and Figure 5.18 illustrate the freeze logic of analog current channels.

The freeze dropout delay setting SVFZDO allows users to reset the freeze logic for a permanent communications outage. If SVFZDO is set to the default value of OFF, the output of the timer is forced to always be deasserted and the freeze Relay Word bits follow the blocking Relay Word bits. When SVFZDO is set to 0, the ILFZ Relay Word bit is permanently blocked. Changing SVFZDO to a value other than OFF or 0 specifies the time to deassert the freeze Relay Word bit for a permanent loss of data.




Figure 5.17 Line Freeze Logic




Figure 5.18 Breaker Freeze Logic

## Sampled Values Alarm Logic (SEL-451-6 SV Subscriber)

**NOTE:** This functionality is only for the SV subscriber and not for the TiDL relay.

While the SV analog channel status Relay Word bits allow the user to monitor the health of individual analog channels and maintain protection element security, the general SV alarm logic alerts the user to potential communication and time source problems. *Figure 5.19* illustrates the SV alarm logic, which generates Relay Word bit SVSALM. SVSALM asserts under the following conditions:

- ▶ After a falling edge of Relay Word bit SVCC (SV coupled-clocks mode), SVSALM asserts until a subsequent rising edge of SVCC. SVCC = 0 indicates that the SEL-451-6 SV Subscriber is not operating in coupled-clocks mode, and is instead operating in freewheeling mode. This indicates a potential problem with the time source that serves the relay or the merging unit.
- ▶ The relay is in coupled-clocks mode (SVCC = 1), and the total network delay associated with any configured SV data stream is excessive (among Streams 1 through 7, for as many as seven streams). The measured total network delay includes the network path delay and the merging unit processing delay. The measured total network delay for each stream is compared against the CH\_DLY relay setting. SVSALM assertion through this logic path indicates potential communication network issues or excessive merging unit processing delays.
- ▶ Any configured SV stream is declared invalid (SVSmmOK = 0, mm = 01–07). Problems such as packet corruption and packet loss can cause an SV subscription to be discarded by the SEL-451-6 SV Subscriber. These may indicate communication network problems.

Note that if the relay has been in freewheeling mode since powering up, the SVSALM logic will not assert through the upper latch. SVSALM will only assert if the relay begins in coupled-clocks mode and subsequently falls out of coupled-clocks mode and into freewheeling mode. If SVSALM asserts in the SEL-451-6 SV Subscriber, be sure to check your communication network and time sources for potential problems.




Figure 5.19 General Sampled Values Alarm Logic (SVSALM)

## TiDL Alarm Logic (SEL-451-6 TiDL Relay)

**NOTE:** This functionality is only for the TiDL relay and not the SV subscriber.

While the analog channel status Relay Word bits allow the user to monitor the health of data mapped to analog terminals of the relay, the general TiDL alarm logic alerts the user to any communications issue with a connected and commissioned SEL-TMU. Figure 5.20 illustrates the TiDL alarm logic that generates Relay Word bit TIDLALM. TIDLALM asserts under the condition that the SEL TiDL relay has identified a communications issue with at least one of its commissioned SEL-TMUs.




Figure 5.20 General TiDL Alarm Logic (TIDLALM)

## Application Setting SVBLK and Relay Word Bit SVBK\_EX

In both the SEL-451-6 SV Subscriber and SEL-451-6 TiDL relay, use Global application SELOGIC setting SVBLK to specify the general conditions under which DSS data are unsuitable for use. You are free to specify this equation in any way, but SEL recommends that you use the analog channel status blocking Relay Word bits in this equation. An example of a reasonable setting for SVBLK is (SVBLK := VLBK OR ILBK) (see *Line and Breaker Analog Statuses* on page 5.16). Figure 5.21 shows the extended blocking logic.





Figure 5.21 Extended Application Blocking Logic (SVBK\_EX)

# Selective Protection Disabling

The term “selective protection disabling” is used in some protection functions to discuss the application of the analog channel status block or freeze Relay Word bits in blocking or freezing certain protection elements and their outputs as a result of a loss of communications with a merging unit.

The goal of selective protection disabling is to maximize the availability of protection functions that are not impacted by the loss of data that are not required by that protection function.

An example of using selective protection disabling is in directional and phase overcurrent elements. *Figure 5.22* shows a typical feeder installation of an SEL-451-6. Because bus voltages are provided by a dedicated merging unit and line currents are provided by a separate dedicated merging unit, a loss of communications with the bus voltage measuring merging unit only blocks protection elements relying on that voltage, not elements that only operate on current measurements. In the case of directional and phase overcurrent elements, only the directional elements are blocked for a loss of voltage measurements and the phase overcurrent elements are allowed to continue operating.



**Figure 5.22 Selective Protection Disabling Overview**

To perform selective protection disabling, some relay protection elements (such as loss of potential, 50G HIZ, breaker failure, etc.) are hard-coded to include block and freeze Relay Word bits as needed. Set other elements that provide torque-control equations (such as 32U, 51, 67G/Q, etc.) to include the block or freeze Relay Word bits in their torque-control equations. Some torque-control equations are set by default to include blocking Relay Word bits, primarily when negative-sequence or zero-sequence quantities are used as default operating quantities. You can customize these torque-control equations and use the idea of torque controlling with these bits in your custom SELOGIC freeform logic to perform selective protection disabling within your custom logic.

# Frequency Estimation

The relay uses filtered analog values related to the system frequency to calculate internal quantities such as phasor magnitudes and phase angles. When the system frequency changes, the relay measures these frequency changes and adapts the processing rate of the protection functions accordingly. Adapting the processing rate is called frequency tracking.

Note that frequency measurement is not the same as frequency tracking. The relay first measures the frequency and then tracks the frequency by changing the processing rate.

**NOTE:** The SEL-451-6 SV Subscriber or TiDL relay freezes its frequency measurement and tracking for 4 cycles upon a transition of VYOK or VZOK. This adds security to the frequency measurement and tracking during data loss conditions.

The relay measures the frequency over the 20–80 Hz range (protection frequency, see FREQP in *Table 5.17*), but only tracks the frequency over the 40–65 Hz range (see FREQ in *Table 5.17*). If the system frequency is outside the 40–65 Hz range, the relay does not track the frequency. Instead, it clamps the frequency to either limit. For frequencies below 40 Hz, the relay clamps the frequency at 40 Hz. For frequencies above 65 Hz, the relay clamps the frequency at 65 Hz.

To measure the frequency, the relay calculates the alpha component quantity as shown in *Figure 5.23*, and then estimates the frequency based on the zero-crossings of the alpha component. Relay Word bit FREQOK asserts when the relay measures the frequency over the range 20–80 Hz. If the frequency is below 40 Hz or above 65 Hz, FREQ reports the clamped values of either 40 Hz or 65 Hz. In this case, the relay no longer tracks the frequency. Instead, it uses either 40 Hz or 65 Hz to calculate the internal quantities.

If the frequency is in the 20–80 Hz range, but outside the 40–65 Hz range (for example, 70 Hz), FREQP shows the frequency the relay measures and FREQ shows the clamped frequency. In this case, FREQP = 70 Hz and FREQ = 65 Hz. *Table 5.15* summarizes the frequency measurement and frequency tracking ranges.

If the frequency is below 20 Hz or above 80 Hz, the relay no longer measures the frequency. Relay Word bit FREQFZ asserts and Relay Word bit FREQOK deasserts to indicate this condition. FREQ and FREQP are no longer valid, but they display the frequency at the time that the relay stopped measuring the frequency.

The relay measures and tracks frequency up to the frequency rate-of-change threshold defined by the DFMAX calibration-level setting. The default setting for DFMAX is 15 Hz/s. In all firmware releases, when the rate-of-change of frequency exceeds the threshold, the FREQOK Relay Word bit deasserts (goes to logical 0) and the FREQFZ Relay Word bit asserts (goes to logical 1), indicating that the relay has frozen frequency tracking at the previously tracked frequency.

**Table 5.15 Frequency Measurement and Frequency Tracking Ranges**

Frequency Range (Hz)	Measures Frequency	Tracks Frequency	FREQOK	FREQFZ
40–65	Y	Y	1	0
20–39.99	Y	N	1	0
65.01–80	Y	N	1	0
Below 20 or above 80	N	N	0	1

The relay has six voltage inputs (VAY, VBY, VCY, VAZ, VBZ, and VCZ) that can be used as sources for estimating the frequency. Assign any of the six voltage inputs to VF01, VF02, and VF03. Note that assigning ZERO will set that input to zero. The relay also provides an alternative frequency source selection where you can assign any of the six voltage inputs to VF11, VF12, and VF13. The relay uses VF01, VF02, and VF03 as sources if the SELOGIC evaluation of EAFCRC is 0. The relay uses VF11, VF12, and VF13 as sources if EAFCRC is 1. The relay calculates the alpha quantity, Valpha, as shown in *Figure 5.23* using the mapped sources. Note that the alpha quantity is based on the instantaneous secondary voltage samples from the mapped resources and is an instantaneous quantity.




Figure 5.23 SEL-451 Alpha Quantity Calculation

**NOTE:** These settings are available only if you have enabled Global advanced settings, EGADVS := Y.

Table 5.16 Frequency Estimation

Setting	Prompt	Default
EAFSRC	Alt. Freq. Source (SELOGIC Equation)	NA
VF01	Local Freq. Source 1 (ZERO, VAY, VBY, VCY, VAZ, VBZ, VCZ)	VAY
VF02	Local Freq. Source 2 (ZERO, VAY, VBY, VCY, VAZ, VBZ, VCZ)	VBY
VF03	Local Freq. Source 3 (ZERO, VAY, VBY, VCY, VAZ, VBZ, VCZ)	VCY
VF11	Alt. Freq. Source 1 (ZERO, VAY, VBY, VCY, VAZ, VBZ, VCZ)	ZERO
VF12	Alt. Freq. Source 2 (ZERO, VAY, VBY, VCY, VAZ, VBZ, VCZ)	ZERO
VF13	Alt. Freq. Source 3 (ZERO, VAY, VBY, VCY, VAZ, VBZ, VCZ)	ZERO

Table 5.17 Frequency Estimation Outputs

Name	Description	Type
DFDTDP	Rate-of-change of frequency	Analog Quantity
FREQ	Measured system frequency (Hz) (40–65 Hz)	Analog Quantity
FREQP	Measured frequency (Hz) (20–80 Hz)	Analog Quantity
FREQOK	Measured frequency is valid	Relay Word bit
FREQFZ	Measured frequency is frozen	Relay Word bit

## Undervoltage Supervision Logic

Relay Word bit 27B81, the output of the logic in *Figure 5.24*, supervises the frequency elements for system undervoltage conditions. In the logic, the comparator compares the absolute value of the alpha component voltage ( $V_{alpha}$ ) against the 81UVSP setting value. *Equation 5.1* shows the equation for calculating  $V_{alpha}$ .

$$V_{alpha} = VF01 - \left[ \frac{VF02 + VF03}{2} \right]$$

Equation 5.1

**NOTE:** The relay uses the alpha component voltage to track the system frequency. To ensure the relay uses the same voltage for frequency tracking and frequency elements undervoltage supervision, the operating quantity in *Figure 5.24* was changed from the positive-sequence voltage to the alpha component voltage.


Generally, settings VF01, VF02, VF03 correlate to VA, VB, and VC. *Equation 5.2* shows the relationship between the peak amplitude of  $V_{alpha}$  and the root-mean-square (rms) value of the system voltage phasors for three-phase voltage inputs.

$$V_{alpha} = \sqrt{2} \cdot 1.5 \cdot V_{rms}$$

Equation 5.2

where  $V_{rms}$  is the root-mean-square value of the voltage phasor.

Relay Word bit 27B81 asserts if Valpha falls below the 81UVSP setting value for longer than a cycle.



**Figure 5.24 Undervoltage Supervision Logic**

## Calculate the 81UVSP Setting Value

Because the relay accepts voltage input from the PTs in any combination, Valpha can have different values, depending on the voltage inputs. In general, the following examples use the average (60 percent) of the 50–70 percent undervoltage range that IEEE C37.117 recommends. Also, the calculations are based on an rms phase-to-neutral value of 67 V for the PT inputs, although the 81UVSP setting is a peak value and not an rms value.

### Case 1: Three-Phase PT Inputs

In this case, VF01 = VA, VF02 = VB, and VF03 = VC (with default settings). Use *Equation 5.2* to calculate the nominal value of Valpha as follows:

$$V\alpha = 1.5 \cdot \sqrt{2} \cdot 67V$$

**Equation 5.3**

$$V\alpha = 142.13V$$

**Equation 5.4**

Set 81UVSP to 60 percent of this value:

$$81UVSP = 0.6 \cdot 142.13V$$

**Equation 5.5**

$$81UVSP = 85.28V$$

**Equation 5.6**

### Case 2: Single-Phase PT Input, Connected to the A-Phase Input

In this case, VF01 = VA, VF02 = ZERO, and VF03 = ZERO.

$$V\alpha = \sqrt{2} \cdot 67V$$

**Equation 5.7**

$$V\alpha = 94.75V$$

**Equation 5.8**

Set 81UVSP to 60 percent of this value:

$$81UVSP = 0.6 \cdot 94.75V$$

**Equation 5.9**

$$81UVSP = 56.85V$$

**Equation 5.10**

### Case 3: Single-Phase PT Input, Connected to the B- or C-Phase Input

In this case, VF01 = ZERO, VF02 = VB, and VF03 = ZERO.

$$V_{alpha} = \sqrt{2} \cdot \frac{67}{2} V$$

Equation 5.11

$$V_{alpha} = 47.37V$$

Equation 5.12

Set 81UVSP to 60 percent of this value:

$$81UVSP = 0.6 \cdot 47.37V$$

Equation 5.13

$$81UVSP = 28.43V$$

Equation 5.14

*Table 5.18* summarizes the results of the three cases.

**Table 5.18 Summary of the  $V_{alpha}$  and 81UVSP Calculations**

Case	PT Connections	VA	VB	VC	$V_{alpha}$	$0.6 \cdot V_{alpha}$
Case 1	Three-phase	$67 \angle 0^\circ$	$67 \angle -120^\circ$	$67 \angle 120^\circ$	142.13	85.28
Case 2	Single-phase, VA	$67 \angle 0^\circ$	0	0	94.75	56.85
Case 3	Single-phase, VB/VC	0	$67 \angle -120^\circ$	0	47.38	28.43

## Inverting Polarity of Current and Voltage Inputs

The relay can change the polarity of the CT and PT inputs. This ability allows the user to change CT and PT polarity digitally to change a relay zone of protection based on the mapped current inputs. You can change the polarity on a per-terminal or per-phase basis, but you must practice extreme caution when using this function. The change of polarity applies directly to the input terminal and is carried throughout all calculations, metering, and protection logic.

You can carry out the invert polarity function in the SEL-451-6 SV Publisher, SV Subscriber, and TiDL relay. This allows the SEL-451-6 SV Publisher to correct for incorrect wiring at the merging unit if it is connected to a non-SEL SV subscriber. The SEL-451-6 SV Subscribers or TiDL relays can also handle incorrect wiring if the merging unit does not have the ability. However, if the SV subscriber is used to correct for incorrect wiring, use extreme caution because other SV subscribers may not have the ability to account for incorrect wiring in settings.

The Global setting EINVPOL is hidden and forced to OFF if the advanced Global setting, EGADVS, is set to N. The EINVPOL setting is always hidden on the front-panel HMI.

**Table 5.19 Inverting Polarity Setting**

Setting	Prompt	Range	Default
EINVPOL	Enable Invert Polarity (Off or combo of terminals)	OFF, Combo of W, X, Y, Z <sup>a</sup> W[p], X[p], Y[p], Z[p] <sup>b</sup>	OFF

<sup>a</sup> W, X, Y, Z apply setting to all phases of that terminal.

<sup>b</sup> Where [p] = A, B, C. Setting is applied to each individual phase.

If redundant entries of terminals are used, such as W, WA or X, XC, the relay displays the following error message: Redundant entries for terminal [m].

## Inverse Polarity in Event Reports

In COMTRADE event reports, terminals that have EINVPOL enabled do not show the polarity as inverted. The COMTRADE must display the values as they are received by the relay. This also ensures that when you use an event playback, the setting is applied to the signals mapped in the relay and recreates the event properly.

Compressed event reports (CEV), show the polarity as inverted. The CEV displays the analogs as the relay uses them in processed logic; therefore, the inverted polarity is shown.

## Polarizing Quantity for Fault Location Calculations

The relay uses positive-sequence memory voltage as polarizing quantity for fault location calculations. Memory polarization ensures proper calculations during zero-voltage three-phase faults. However, longer memory may impair fault location estimation when a power system disturbance causes a fast frequency excursion.

The polarization memory is adaptive. The relay normally uses positive-sequence voltage with short- or medium-length memory. This memory works satisfactorily for all faults other than zero-voltage three-phase faults. When the relay measures positive-sequence voltage magnitude smaller than a threshold, it automatically switches to a long-memory polarizing quantity.

The VMEMC setting allows you to choose between short- or medium-length memory for normal polarizing quantity. To closely follow the power system frequency, set VMEMC = 0. When VMEMC is de-asserted (logical 0), the relay normally uses a short-memory time constant that closely follows the positive-sequence voltage yet automatically switches to the long-memory when necessary. SEL recommends that you use this setting.

When VMEMC is asserted, the relay normally uses medium-length memory and automatically switches to the long-memory when necessary.

**Table 5.20 VMEMC Relay Setting**

Name	Description	Range	Default (5A)
VMEMC <sup>a</sup>	Memory Voltage Control (SELOGIC Equation)	SV	0

<sup>a</sup> If the Advanced Settings are not enabled (setting EADVS := N), the relay hides the setting.


## Over- and Underfrequency Elements

Use the relay frequency elements for such abnormal frequency protection as underfrequency load shedding.

*Figure 5.25* shows the logic for the six levels of over- and underfrequency elements in the relay.

Each frequency element can operate as an over- or underfrequency element, depending on its pickup setting. If the element pickup setting (81DnP, n = 1–6) is less than the nominal system frequency setting, NFREQ, the element operates as

an underfrequency element, picking up if measured frequency is less than the set point. If the pickup setting is greater than NFREQ, the element operates as an overfrequency element, picking up if measured frequency is greater than the set point.



**Figure 5.25 Frequency Element Logic**

Note that Relay Word bit 27B81 controls all six frequency elements. This undervoltage supervision control prevents erroneous frequency element operations during system faults and DSS data loss.

## Over- and Underfrequency Element Settings E81 (Enable 81 Elements)

Set E81 to enable as many as six over- and underfrequency elements. When E81 = N, the relay disables the frequency elements and hides corresponding settings; you do not need to enter these hidden settings.

Setting	Prompt	Range	Default	Category
E81	Enable Frequency Elements	N, 1–6	N	Group

## 81UVSP (81 Element Undervoltage Supervision)

**NOTE:** See Undervoltage Supervision Logic on page 5.22 for a discussion on the 81UVSP setting.

This setting applies to all six frequency elements. If the instantaneous alpha voltage falls below the 81UVSP setting, all frequency elements are disabled.

Setting	Prompt	Range	Default	Category
81UVSP	81 Element Under Voltage Super	20.00–200 V, sec	85	Group

## 81DnP (Level n Pickup)

Set the value at which you want the frequency element for each of six levels to assert. For a value of 81DnP less than the nominal system frequency NFREQ (50 or 60 Hz), the element operates as an underfrequency element. For a value greater than NFREQ, the element operates as an overfrequency element. Note that *n* can be one of six levels, 1–6.

Setting	Prompt	Range	Default	Category
81DnP	Level <i>n</i> Pickup	40.01–69.99 Hz	61.00	Group

## 81DnD (Level n Time Delay)

Select a time in seconds that you want frequency elements to wait before asserting.

Setting	Prompt	Range	Default	Category
81DnD	Level n Delay	0.04–400.00 sec	2	Group

## Time-Error Calculation

### Description and Settings

The time-error calculation function in the SEL-451 measures the amount of time that an ac clock running from the same line frequency measured by the relay would differ from a reference clock. The relay integrates the difference between the measured power system frequency and the nominal frequency (Global setting NFREQ) to create a time-error analog quantity, TE.

**NOTE:** The LOADTE SELOGIC equation is processed once per cycle. A momentary assertion must be conditioned to be at least one cycle in duration. A rising edge operator (R\_TRIG) should not be used in the LOADTE setting.

A correction feature allows the present time-error estimate (TE) to be discarded, and a new value (TECORR) loaded when SELOGIC control equation LOADTE asserts. For example, if the TECORR value is set to zero, and then LOADTE is momentarily asserted, the TE analog quantity will be set to 0.000 seconds.

The TECORR analog quantity can be pre-loaded by the **TEC** command (see *TEC on page 14.64 in the SEL-400 Series Relays Instruction Manual*), or via DNP3, object 40, 41 index 01 (see *Table 16.8 in the SEL-400 Series Relays Instruction Manual*). In either case, Relay Word bit PLDTE asserts for approximately 1.5 cycles to indicate that the preload was successful.

A separate SELOGIC control equation, STALLTE, when asserted, causes time-error calculation to be suspended.

*Table 5.21* lists the inputs and outputs of the time-error function.

**Table 5.21 Time-Error Calculation Inputs**

INPUTS	Description
<b>Analog Quantities</b>	
FREQ	Measured system frequency (see <i>Table 5.17</i> )
TECORR	Time-error correction factor. This value can be preloaded via the <b>TEC</b> command, or DNP3.
<b>Global Settings</b>	
NFREQ	Nominal frequency (see <i>Table 8.3</i> )
LOADTE	Load Time-Error Correction Factor (SELOGIC control equation). A rising edge will cause the relay to load the TECORR analog quantity into TE. LOADTE has priority over STALLTE.
STALLTE	Stall Time-Error Calculation (SELOGIC control equation). A logical 1 will stall (freeze) the time-error function. The TE value will not change when STALLTE is asserted (unless LOADTE asserts).
<b>Relay Word Bit</b>	
FREQOK	Frequency Measurement valid. If this Relay Word bit deasserts, the TE quantity is frozen (see <i>Table 5.17</i> ).

**Table 5.22 Time-Error Calculation Outputs**

OUTPUTS	Description
Analog Quantity	
TE	Time-Error estimate, in seconds. Positive numbers indicate that the ac clock would be fast (ahead of the reference clock). Negative numbers indicate that the ac clock would be slow (behind the reference clock).
Relay Word Bit	
PLDTE	Preload Time-Error value updated. This element asserts for approximately 1.5 cycles after TECORR is changed by the TEC command or by DNP3.

## Time Error Command (TEC)

The **TEC** serial port command provides easy access to the time-error function. See *TEC on page 14.64 in the SEL-400 Series Relays Instruction Manual* for command access level information.

Enter the **TEC** command to view the time-error status. A sample display is given in *Figure 5.26*.

```
=>TEC <Enter>
Relay 1                               Date: 01/01/2019 Time: 11:25:50.460
Station A                             Serial Number: 0000000000
                                         Time Error Correction Preload Value
                                         TECORR = 0.000 s
                                         Relay Word Elements
                                         LOADTE = 0, STALLTE = 0, FREQOK = 1
                                         Accumulated Time Error
                                         TE = -7.838 s
=>
```

**Figure 5.26 Sample TEC Command Response**

Enter the **TEC** command with a single numeric argument  $n$  ( $-30.000 \leq n \leq 30.000$ ) to preload the TECORR value. This operation does not affect the TE analog quantity until the SELOGIC control equation LOADTE next asserts. *Figure 5.27* shows an example of the **TEC n** command in use.

```
==>TEC 2.25 <Enter>
Relay 1                               Date: 01/01/2019 Time: 11:53:12.701
Station A                             Serial Number: 0000000000
                                         Change TECORR to 2.250 s:
                                         Are you sure (Y/N)?Y <Enter>
                                         Time Error Correction Preload Value
                                         TECORR = 2.250 s
                                         Relay Word Elements
                                         LOADTE = 0, STALLTE = 0, FREQOK = 1
                                         Accumulated Time Error
                                         TE = -5.862 s
==>
```

**Figure 5.27 Sample TEC n Command Response**

# Fault Location

The SEL-451 computes distance to fault from data stored in the event reports. The relay calculates distance to fault upon satisfaction of all three of the following conditions:

- The fault locator is enabled, setting EFLOC := Y.
- A phase overcurrent, residual-ground overcurrent, negative-sequence, or time-overcurrent element picks up no later than 15 cycles after the event report trigger.
- The fault duration is greater than one cycle, as determined by the previously listed asserted protection element(s).

**Table 5.23 Fault Location Triggering Elements**

Fault Type	Protection Element
Ground Faults	67G1–67G4 67Q1–67Q4 51S1–51S6 <sup>a</sup>
Phase Faults	67P1–67P4 67Q1–67Q4 51S1–51S6 <sup>b</sup>

<sup>a</sup> Corresponding group setting 51Sk0 must be set to 3I2L or 3IOL (k = 1–6).

<sup>b</sup> Corresponding group setting 51Sk0 must be set to IAL, IBL, ICL, IIL, 3I2L, IMAXL, IALR, IBLR, ICLR, or IMAXLR (k = 1–6).

The relay calculates distance to fault in per unit of the positive-sequence line impedance,  $Z_1$ . Use the relay setting LL, Line Length, to determine the units that the relay reports for the distance to a fault. For example, if a fault occurs at the midpoint of the protected line and you set LL to 126 for a line length of 126 kilometers, the result of the relay distance-to-fault calculation is 63.

Distance-to-fault calculation results range from –999.99 to 999.99. If the calculation cannot be determined (e.g., insufficient information) or if the result is outside the specified range, the relay reports the fault location as \$\$\$\$\$\$.

The relay provides an analog fault location value labeled FLOC (see *Table 12.1*). This analog quantity contains the fault location of the most recent fault. It can be reset by momentarily asserting the RSTFLOC SELLOGIC equation (located in Global settings). RSTFLOC has no effect on the fault location information in event summaries and event reports.

The relay specifies fault type along with the distance to fault. The fault type can be one of the types listed in *Figure 5.24*.

**Table 5.24 Fault Type (Sheet 1 of 2)**

Label	Fault Type
AG	A-Phase-to-ground
BG	B-Phase-to-ground
CG	C-Phase-to-ground
AB	A-Phase-to-B-Phase
BC	B-Phase-to-C-Phase
CA	C-Phase-to-A-Phase
ABG	A-Phase-to-B-Phase-to-ground
BCG	B-Phase-to-C-Phase-to-ground

**Table 5.24 Fault Type (Sheet 2 of 2)**

Label	Fault Type
CAG	C-Phase-to-A-Phase-to-ground
ABC	Three-phase

**Table 5.25 Fault Location Settings**

Name	Description	Range	Default (5 A)
Z1MAG	Positive-Sequence Line Impedance Magnitude ( $\Omega$ , secondary)	(0.25–1275)/I <sub>NOM</sub>	2.14
Z1ANG	Positive-Sequence Line Impedance Angle (°)	5.00–90	68.86
Z0MAG	Zero-Sequence Line Impedance ( $\Omega$ , secondary)	(0.25–1275)/I <sub>NOM</sub>	6.38
Z0ANG	Zero-Sequence Line Impedance Angle (°)	5.00–90	72.47
EFLOC	Fault Location	Y, N	Y
LL	Line Length	0.10–999	4.84

**Table 5.26 Fault Location Relay Word Bit**

Name	Description
RSTFLOC	Fault locator analog quantity reset in progress <sup>a</sup>


<sup>a</sup> Use Global setting RSTFLOC shown in Table 8.24 to reset the stored fault location analog quantity FLOC. Relay Word bit RSTFLOC will assert momentarily while the clearing action proceeds. While reset, the value contained in FLOC is set to a very large number (greater than 10<sup>37</sup>). Resetting this value has no effect on the event reports stored in the SEL-451, nor does it have an effect on DNP3 event access.

## High-Impedance Fault Detection

**NOTE:** Detecting HIFs has challenged utilities and researchers for years, especially in situations where a fault occurs on asphalt or dry sand that generates little to virtually no fault current. As it is commonly known, not all HIFs are detectable. Detecting HIFs potentially reduces the risks associated with these faults. The SEL HIF detection method increases the likelihood that an HIF will be detected.

High-impedance faults (HIFs) are short-circuit faults with low current magnitudes that traditional overcurrent elements cannot detect. The main causes of HIFs are tree branches touching a phase conductor, failing or dirty insulators that cause flashovers between a phase conductor and ground, or downed conductors. Almost all HIFs involve ground directly or indirectly.

The probability of HIF detection is dependent on the type of the surface involved (asphalt, reinforced concrete, grass, etc.) and the moisture content of the surface (dry/wet). Both of these factors affect the conductivity, as seen by the fault current levels in *Figure 5.28*. While it is not possible to detect an HIF on an asphalt surface, the probability of HIF detection increases for more conductive surfaces. Low levels of fault current make it extremely difficult to detect all HIFs while preventing the relay from causing nuisance trips/alarms. Refer to the technical paper “High-Impedance Fault Detection—Field Tests and Dependability Analysis” by Daqing Hou available at [selinc.com](http://selinc.com), for more information.

**Figure 5.28 HIF Current Levels Depend on Ground Surface Type**

Like conventional protection, a tradeoff is required to balance HIF detection dependability and security. The objective is to detect the maximum number of HIFs in addition to the faults that conventional overcurrent elements detect and reduce hazards associated with HIFs.

Staged downed-conductor fault tests in North America indicate that downed-conductor HIFs generate quite low fault currents. The HIF current of multi-grounded systems highly depends on the surface types upon which a conductor falls, and the fault current varies from zero to less than 100 A.

SEL Arc Sense Technology (AST-HIF) detects HIFs by using algorithms based on the odd-harmonic and interharmonic content of the line current signals (as determined by the current and voltage source selection logic). The algorithms require a minimum of 5 percent of the nominal current ( $I_{NOM}$ ) to enable HIF detection, so as not to operate falsely on noise.  $I_{NOM}$  is either 1 A or 5 A, determined by the relay secondary input current selection in the part number.

HIF detection functionality is an ordering option of the SEL-451-6. The part number indicates if the relay supports HIF detection.

The HIF detection algorithms shown in *Figure 5.29* incorporate the following key elements:

- An informative quantity that reveals HIF signatures as much as possible without being affected by loads and other system operation conditions.
- A running average of the quantity that provides a stable pre-fault reference.
- An adaptive tuning feature that learns and tunes out feeder ambient noise conditions.
- Decision logic to differentiate an HIF condition from other system conditions such as switching operations and noisy loads.



The odd-harmonic algorithm (Algorithm 1) measures the total odd-harmonic content (ISM), maintains long-term and short-term histograms of ISM, and generates HIF alarms by comparing the difference between two histograms. Use the **HSG** command to display the long-term and short-term histograms (see *Table 9.14*). When the difference between the two histograms is not substantial, the long-term histogram is updated through an IIR filtering process from the short-term histogram. The long-term histogram therefore adapts to the feeder ambient load conditions and increases the overall HIF detection security.

The interharmonic algorithm (Algorithm 2) derives a Sum of Difference Current (SDI) that represents the total interharmonic content of the phase current to detect an HIF signature. An averaging filter generates a stable reference of SDI and adapts to the ambient conditions of feeder loads. In turn, an adapted detection



threshold is established based on the trends of the measured SDI and decision logic is used to separate normal trending from the existence of an HIF on the distribution system. The SEL technical paper “Detection of High-Impedance Faults in Power Distribution Systems” by Daqing Hou details additional information about this HIF detection method.

**Table 5.27 HIF Analog Quantities**

Setting	Description	Units
ISMA, ISMB, ISMC	Odd-harmonic content, Phase $p$	Amperes [A] (secondary)
SDIA, SDIB, SDIC	Sum of difference current, Phase $p$	Amperes [A] (secondary)

**Block Diagram of Odd-Harmonic HIF Detection Algorithm 1****Odd-Harmonic Detection Signal Generation (ISM)**

Note: A-phase logic is shown above; B-phase and C-phase logics are similar.

**Figure 5.29 Block Diagrams of Odd-Harmonic HIF Detection—Algorithm 1****Block Diagram of Interharmonic HIF Detection Algorithm 2****Interharmonic Detection Signal Generation (SDI)**

Note: A-phase logic is shown above; B-phase and C-phase logics are similar.

**Figure 5.30 Block Diagrams of Interharmonic HIF Detection—Algorithm 2**

## HIF Detection Settings

Table 5.28 lists the relay settings corresponding to HIF detection.

**Table 5.28 HIF Detection Settings**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>
EHIF	EHIF Enable High Impedance Fault Detection (Y, N, T)	N
HIFITND	HIF Initial Tuning Duration (8–72 h)	24
HIFLLRT	Tuning Values Reset Time for Load Loss (OFF, 0.0–100 h)	4
HIFITUN	Begin the tuning process (SELOGIC Equation)	0
HIFMODE	HIF Detection Sensitivity (SELOGIC Equation)	0
HIFHSL	HIF Detection High Sensitivity Level (2–5)	3
HIFNSL	HIF Detection Normal Sensitivity Level (1–4) <sup>a</sup>	2
HIFFRZ	Freeze HIF Detection Algorithms (SELOGIC Equation)	TRIP
MPHDUR	Multi-Phase Event Detect Window (OFF, 10–600 sec)	OFF
HIFER	HIF Event Report Ext. Trigger (SELOGIC Equation)	0

<sup>a</sup> HIFNSL is at least 1 level below HIFHSL.

**NOTE:** A minimum of  $0.05 \cdot I_{NOM}$  load current is required for successful tuning of the HIF detection algorithms.

**NOTE:** If the SEL-451-6 loses more than three consecutive samples (SV subscriber) or seven samples (TIDL relay), the relay cannot interpolate between data points and the values go to zero. This could drop the current values to below  $0.05 \cdot I_{NOM}$  and result in the relay having to reenter the tuning period when communications resume.

HIF detection is enabled by Group setting EHIF := Y or T. When EHIF is set to Y and current higher than the threshold of  $0.05 \cdot I_{NOM}$  is applied to the relay, the HIF detection algorithms start the initial tuning mode to provide a stable pre-fault reference. When the relay is in the initial tuning mode, Relay Word bits ITUNE\_A, ITUNE\_B, and/or ITUNE\_C assert if current is detected on that particular phase. During the initial tuning process, the corresponding HIF alarm (Relay Word bits HIA1\_A, HIA1\_B, HIA1\_C, HIA2\_A, HIA2\_B, or HIA2\_C) and fault detection (Relay Word bits HIF1\_A, HIF1\_B, HIF1\_C, HIF2\_A, HIF2\_B, or HIF2\_C) outputs are disabled. The initial tuning process duration is determined by the setting HIFITND. The tuning process is cumulative when the threshold current is above  $0.05 \cdot I_{NOM}$ . The tuning values are maintained through Group setting changes and reset after a loss of load for a time period. The setting HIFLLRT determines the amount of time after a load loss (current is less than  $0.05 \cdot I_{NOM}$ ) to reset the tuning values. The tuning values reset when the relay power cycles. If this is not the desired behavior, remove R\_TRIG CLDSTRT from the HIFITUN setting.

You can force the initial tuning process to restart with either the **INI HIF** command or by asserting the programmable SELOGIC control equation HIFITUN. You can also use the **INI HIF** command or HIFITUN equation to force initial tuning when the line configuration the relay is monitoring changes (see *Example 5.1–Example 5.5* for details). See *INI HIF* on page 9.9 for more information on the **INI HIF** command. After the initial tuning process, the relay enters the normal tuning mode where it continues to tune to the present power system conditions. When the relay is in the normal tuning mode, Relay Word bits NTUNE\_A, NTUNE\_B, and/or NTUNE\_C assert if current is detected on the corresponding phase. By comparing the present measured data and the established references and parameters, the relay runs the decision algorithms to detect HIFs. If the relay does not detect load current while in the normal tuning mode, the relay stops normal tuning and retains the long-term reference value for the duration defined in the setting HIFLLRT. This prevents the relay from retuning following a short system disturbance. The programmable SELOGIC control equation HIFFRZ can be used to retain the learned reference quantities indefinitely (see *Example 5.1–Example 5.5* for details). If a line is de-energized for more than the HIFLLRT setting and the SELOGIC control equation HIFFRZ is not asserted, the relay restarts the initial tuning process upon the re-energization of the line and load current is higher than the threshold of  $0.05 \cdot I_{NOM}$ . When EHIF is set to T (Test), the detection algorithm discards previous tuned values and requires 3 seconds of current signals higher than the previous threshold to obtain initial tuned values and is immediately available for testing purposes. A sudden application of volt-

age and current may cause FRZCLR assertion. Under this situation, an additional one minute of pre-fault data is required. The relay must be tracking frequency (Relay Word bit FREQOK = 1) for the HIF detection algorithms to execute; if the relay is not tracking frequency (Relay Word bit FREQOK = 0), the algorithms are disabled.

You can apply the SEL-451 in systems where reconfiguration occurs. For example, distribution system reconfiguration may occur during certain abnormal conditions to minimize the number of people that are affected. System reconfiguration can impact the effectiveness of the HIF algorithms. The HIF algorithms adapt to minor changes in load, but large load changes could potentially cause the long-term reference quantity to not reflect the existing power system conditions. To prevent system reconfiguration from adversely affecting the performance of the HIF algorithms, the HIFITUN and HIFFRZ programmable SELOGIC control equations are available. The following use cases describe examples of using the equations.

---

**Example 5.1 Use Case #1 (Loss-of-Load Current)**

---

For this example, assume that the following conditions occur:

1. The HIF algorithms are operating in the normal tuning mode.
2. The energized line is de-energized.
3. The line is re-energized.

In this case, the user can assert the SELOGIC control equation, HIFFRZ, which will retain the long-term HIF reference value. When the line is re-energized, HIFFRZ should be deasserted and the HIF algorithms will return to the normal tuning mode.

---

---

**Example 5.2 Use Case #2 (Loss-of-Load Current for Less than HIFLLRT and Line Configuration Permanently Changes)**

---

For this example, assume that the following conditions occur:

1. The HIF algorithms are operating in the normal tuning mode.
2. The energized line is de-energized.
3. The line configuration permanently changes.
4. The line is re-energized in less than the duration defined in HIFLLRT.

In this case, because the line configuration changes following de-energization, the HIF algorithms need to be retuned to avoid being adversely impacted. The retuning can be done using the SELOGIC control equation, HIFITUN, or using the **INI HIF** command. The user can manually assert the HIFITUN equation or use a distribution automation controller to assert and deassert the HIFITUN equation. This will prevent the algorithms from using the “old” reference value on the “new” line configuration. The line being monitored by the SEL-451 has changed; and therefore, the load characteristics of the system have also changed. The user should consider forcing the HIF algorithms into initial tuning mode by issuing the **INI HIF** command or asserting the SELOGIC control equation, HIFITUN. The user can manually assert the HIFITUN equation or use a distribution automation controller to assert and deassert the HIFITUN equation. Forcing tuning prevents the algorithms from using the “old” reference value on the “new” line configuration.

---

---

**Example 5.3 Use Case #3 (Loss-of-Load Current for More Than HIFLLRT and Line Configuration Permanently Changes)**

---

For this example, assume that the following conditions occur:

1. The HIF algorithms are operating in the normal tuning mode.
2. The energized line is de-energized.
3. The line configuration permanently changes.
4. The line is re-energized more than the duration defined in HIFLLRT after de-energizing.

In this case, the user does not have to take any special action to ensure that the HIF algorithms are not impacted by the disturbance. The relay will immediately enter the initial tuning mode when the line is re-energized.

---



---

**Example 5.4 Use Case #4 (Line Configuration Temporarily Changes)**

---

For this example, assume that the following conditions occur:

1. The HIF algorithms are operating in the normal tuning mode.
2. The line remains energized.
3. The line configuration the relay is monitoring temporarily changes (e.g., significant load is picked-up or dropped).

In this case, the user should assert the SELOGIC control equation, HIFFRZ, until the original line configuration is restored. Asserting HIFFRZ disables the HIF algorithms. Once the original line configuration is restored, HIFFRZ should be deasserted and the HIF algorithms will return to normal tuning mode.

---



---

**Example 5.5 Use Case #5 (Line Configuration Permanently Changes)**

---

For this example, assume that the following conditions occur:

1. The HIF algorithms are operating in the normal tuning mode.
2. The line remains energized.
3. The line configuration the relay is monitoring permanently changes (e.g., significant load is picked-up or dropped).

In this case, the line configuration being monitored by the SEL-451 has changed; and therefore, the load characteristics of the system have also probably changed. The user should consider forcing the HIF algorithms into initial tuning mode by issuing the **INI HIF** command or asserting the SELOGIC control equation, HIFITUN. Forcing tuning prevents the algorithms from using the “old” reference value on the “new” line configuration.

---

HIF detection sensitivity of the interharmonic algorithm is controlled by the Group SELOGIC control equation setting HIFMODE. Asserting this logic equation sets Relay Word bit HIFMODE and increases the sensitivity of the interharmonic algorithm.

Settings HIFHSL and HIFNSL determine the high sensitivity level when HIFMODE := 1 and normal sensitivity level when HIFMODE := 0, respectively. Five sensitivity levels are provided. If HIFHSL is set to 2, HIFNSL is forced to 1. Normal level should always be less than the high sensitivity level.

---

**Example 5.6 HIFMODE Programming and Operation**

---

As detailed previously, asserting the HIFMODE SELOGIC control equation controls the sensitivity of the interharmonic algorithm. Field experience may suggest that downed-conductor events that lead to HIFs might occur more frequently during periods of storm activity. Furthermore, conductor configuration could make HIFs more likely to occur. For example, a downed conductor might initially create a high-current fault by making temporary contact with another conductor. This fault is detected and cleared; disappearing upon a successful autoreclosure. The downed conductor would then be creating an HIF. It is during this time that it is desirable to increase the sensitivity of the HIF detection interharmonic algorithm. In this example, a successful reclosure triggers a timer input. The dropout period of the timer is set to the period of time that is desired for increased detection sensitivity.

Enter the following Group settings:

EHIF := Y

HIFMODE := PCT16Q AND 52AA1 # HIFMODE SELOGIC control equation variable follows the timer output

Enter the following Logic settings:

PCT16PU := 0.0 # Pickup set to 0.0 cycles

PCT16DO := 108000.0 # Dropout set to 30.0 minutes on a 60 Hz system

PCT16IN := R\_TRIG 3PRCIP # Three-Pole Reclaim In-Progress (in reclose cycle state)

While the recloser is timing towards the reset state after a successful reclosure Relay Word 3PRCIP asserts the output for Protection Conditioning Timer 16. The timer stays asserted for the duration of the dropout setting, which is 30 minutes in this example. During this 30 minutes, the timer assertion maintains the assertion of HIFMODE, assuring a window of time for increased sensitivity of the HIF detection interharmonic algorithm.

---

Group SELOGIC control equation setting HIFER allows for the automatic triggering of additional HIF detection event reports. Asserting HIFER will set Relay Word bit HIFREC and trigger an event report.

## HIF Detection Logical Outputs

The SEL-451 indicates HIF detection through the Relay Word bit outputs detailed in *Table 5.29*. Relay Word bits can be used in custom logic programming to indicate HIF detection activity. Relay Word bit outputs HIA1\_A, HIA1\_B, HIA1\_C, HIA2\_A, HIA2\_B, and HIA2\_C indicate per-phase HIF alarms. Relay Word bits HIF1\_A, HIF1\_B, HIF1\_C, HIF2\_A, HIF2\_B, and HIF2\_C indicate per-phase HIF detections. Relay Word bits ITUNE\_A, ITUNE\_B, and ITUNE\_C indicate per-phase initial tuning states. Relay Word bits NTUNE\_A, NTUNE\_B, and NTUNE\_C indicate per-phase normal tuning states. The other Relay Word bits listed in *Table 5.29* are primarily for use by SEL in testing.

Relay Word bits HIFTUNA, HIFTUNB, and HIFTUNB assert when the tuning process is active. Relay Word bits TUNSTLA, TUNSTLB, and TUNSTLC assert when the tuning process is stalled. Relay Word bits TUNRSTA, TUNRSTB, and TUNRSTC assert when the tuning logic has been reset. Relay Word bits LOL\_A, LOL\_B, and LOL\_C assert to indicate a loss of load detected in the particular phase.

Because the small amount of fault current from an HIF is not a danger to the power system operation, service continuity to customers can be enhanced by using the HIF detection to only alarm the operator for a downed conductor instead of using the HIF1\_x, HIA1\_x, HIF2\_x, and HIA2\_x Relay Word bits, where  $x = A, B, C$ , in the TRIP equation directly. The utility can dispatch a crew to patrol the affected feeder without interrupting service to customers and may issue a public advisory notice about the danger.

**Table 5.29 HIF Relay Word Bits**

HIF Activity	Relay Word Bits
HIF ISM ALARM	HIA1_A, HIA1_B, HIA1_C
HIF SDI ALARM	HIA2_A, HIA2_B, HIA2_C
HIF ISM FAULT	HIF1_A, HIF1_B, HIF1_C
HIF SDI FAULT	HIF2_A, HIF2_B, HIF2_C
HIF Externally Triggered Event	HIFER
HIF Detection Mode Sensitivity	HIFMODE
HIF Armed	HIFARMA, HIFARMB, HIFARMC
HIF Event Report Is Being Collected	HIFREC
Freeze and Retain the Learned HIF Quantities During a System Disturbance	HIFFRZ, FRZCLR
Current Disturbance	DIA_DIS, DIB_DIS, DIC_DIS
Voltage Disturbance	DVA_DIS, DVB_DIS, DVC_DIS
Disable HIF Decision Logic	3PH_EVE, DL2CLR, 3PH_CLR
Initial Tuning in Progress	ITUNE_A, ITUNE_B, ITUNE_C
Initiate Tuning Process	HIFITUN
Normal Tuning in Progress	NTUNE_A, NTUNE_B, NTUNE_C
Increase the HIF Tuning Threshold	DUPA, DUPB, DUPC
Decrease the HIF Tuning Threshold	DDNA, DDNB, DDNC
Load Reduction Detected	LRA, LRB, LRC, LR3
Loss of Load	LOL_A, LOL_B, LOL_C
Tuning Stalled	TUNSTLA, TUNSTB, TUNSTC
Tuning Reset	TUNRSTA, TUNRSTB, TUNRSTC

## HIF Detection Event Reports and Histories

The SEL-451 stores HIF detection information as oscillography in binary COMTRADE format and as event summaries and histories. See *HIF Event Summary* on page 7.30, *HIF Event History* on page 7.33, and *HIF Oscillography* on page 7.18 for more information.

## HIF Coordination

Coordinating HIF detection is possible when the SEL-451 substation relays and/or recloser controls that contain HIF detection, like the SEL-651R-2 Recloser Control, are applied on the same line. Coordination can minimize the number of impacted customers and increase efficiency of fault location.

# Ground-Overcurrent HIF Detection

**NOTE:** Similar to the HIF detection logic described in High-Impedance Fault Detection on page 5.30, the 50G HIZ logic operates on the line current as determined by the global current and voltage source selection logic.

An additional and wholly separate method of detecting HIF activity is the ground overcurrent HIF (50G HIZ) detection method. The 50G HIZ detection method counts the number of times an instantaneous ground overcurrent element (50G) asserts and deasserts at a very low pickup threshold within a settable period of time. This activity could indicate the presence of a small magnitude arcing fault on the system. Some hysteresis is built into the (50G) element to minimize element chatter because of non-fault activity. The SEL-451 stores 50G HIZ detection information in a report that is obtained with the **HIZ** command. See *HIZ* on page 9.7 for more information on the **HIZ** command. See *Figure 5.31* for a sample HIZ report.

```
=>HIZ <Enter>
Relay 1                               Date: 09/10/2018 Time: 08:04:16.698
Station A                             Serial Number: 0000000000
Beginning Date/Time          Ending Date/Time      Counts
2007/06/02 14:56:18.038    2006/08/02 14:56:23.663   9
2007/06/02 14:56:29.537    2006/08/02 14:56:39.166  18
```

Figure 5.31 Sample HIZ Report

## 50G HIZ Detection Settings

Table 5.30 lists the relay settings corresponding to ground overcurrent HIF detection.

Table 5.30 50G High-Z (HIZ) Fault Detection Settings

Setting	Prompt	Default
50GHIZP	50G HIZ Overcurrent Pickup (OFF, 0.25–100 A, sec)	OFF
NPUDO	50G HIZ Element Pickup/Dropout Counts (1–1000)	10
TPUDO	NPUDO Time Window (0.01–20 s)	2.00
NHIZ	HIZ Counts [1 HIZ count = NPUDO counts] (1–1000)	100
THIZ	NHIZ Time Window (1.00–200 s)	60.00
NHIZR	HIZ Counts Reporting Threshold (1–1000)	95
HIZRST	HIZ Alarm Reset (SELOGIC Equation)	0

Ground overcurrent HIF detection is enabled by group setting 50GHIZP. When 50GHIZP is set to any value other than OFF, ground instantaneous overcurrent element 50GHIZ is enabled to initiate 50G HIZ fault detection. *Figure 5.32* shows the operating logic for element 50GHIZ. The 50GHIZ Relay Word bit output is blocked when the line current blocking Relay Word bit ILBK is asserted, indicating bad line current data.




Figure 5.32 Ground Instantaneous Overcurrent Element 50GHIZ


The assertion and deassertion of 50GHIZ causes counter CPUDO to increment (HIZ173, *Figure 5.35*). Group setting NPUDO establishes a threshold that counter CPUDO must meet in order for 50G HIZ fault detection to continue. Group setting TPUDO establishes a time window within which counter CPUDO

must meet the NPUDO threshold. If CPUDO reaches NPUDO within TPUDO, counter CHIZ is then incremented (HIZ174, *Figure 5.35*). If it does not, counter CPUDO is reset (HIZ180, *Figure 5.36*) and the logic starts over.

Group setting NHIZ establishes a threshold that counter CHIZ must meet in order for 50G HIZ fault detection to continue. Group setting THIZ establishes a time window within which counter CHIZ must meet the NHIZ threshold. If CHIZ reaches NHIZ within THIZ, Relay Word bit 50GHIZA is asserted (HIZ175, *Figure 5.35*) and latched; group SELOGIC setting HIZRST resets 50GHIZA. Group setting NHIZR establishes a separate threshold at which HIZ report entries are generated. Refer to the following section for an example of how these settings can be used to for 50G HIZ fault detection.


## 50G HIZ Detection Logic Example

*Figure 5.33* and *Figure 5.34* (along with *Figure 5.35* and *Figure 5.36*) show how the example HIZ report entries in *Figure 5.31* are generated. Compared to the settings ranges given in *Table 5.28*, the following example settings NHIZR = 6 and NHIZ = 18 appear especially small and are for illustrative purposes only.



**Figure 5.33 Counter CPUDO for Assertion/Deassertion of Ground Fault Overcurrent Element 50GHIZ**

*Figure 5.33* shows counter CPUDO incrementing from 0 up to NPUDO = 9. This has to be done within time TPUDO (0.5 seconds in this example), else counter CPUDO is reset (HIZ180, *Figure 5.36*). Notice in the middle of *Figure 5.33* that an increment attempt only got as far as counter CPUDO = 3, before time TPUDO = 0.5 seconds expired and counter CPUDO was reset to zero (0). Each time counter CPUDO reaches NPUDO, counter CHIZ is then incremented (HIZ174, *Figure 5.34*) and counter CPUDO resets (HIZ180, *Figure 5.36*). When counter CHIZ first increments to CHIZ = 1, the corresponding date/time is recorded for possible report logging later.




**Figure 5.34 Counter CHIZ for High-Impedance Ground Fault Detection**

Figure 5.34 shows counter CHIZ incrementing, with time stamps  $t_1$ ,  $t_2$ ,  $t_3$ , and  $t_4$  corresponding back to Figure 5.33.


If counter CHIZ increments to NHIZ or greater, within THIZ time, then the activity is logged in the HIZ report. Notice in Figure 5.34 that both incrementing attempts exceed level NHIZR = 6 (CHIZ = Counter HIZ = 9 and CHIZ = Counter HIZ = 18) and thus are displayed in the HIZ report in Figure 5.31. Notice that each report entry has a time stamp for Counter HIZ = 1 and a time stamp for the highest Counter HIZ level reached, within time THIZ = 10 seconds. These time stamp differences allow for the determination of the relative activity of ground overcurrent high impedance fault detection. Such analysis may result in modifying settings 50GHIZP, NPUDO, TPUDO, NHIZ, THIZ, or NHIZR.

The first incrementing attempt in Figure 5.34 only got as far as counter CHIZ = 9, before time THIZ = 10 seconds expired (HIZ192, Figure 5.37) and counter CHIZ was reset to zero (0). The second incrementing attempt in Figure 5.34 reached CHIZ = NHIZ within THIZ time (HIZ175, Figure 5.34). Then counter CHIZ was reset to zero (0) (HIZ190, Figure 5.37).


Upon reaching stage HIZ175 (Figure 5.34), Relay Word bit 50GHIZA is asserted and latched; group SELOGIC setting HIZRST resets 50GHIZA. Relay Word bit 50GHIZA can be used in custom logic programming to indicate ground overcurrent HIF detection activity.



**Figure 5.35 50G HIF (50G HIZ) Detection Logic**



**Figure 5.36 50G HIZ Counter CPUDO Logic**




**Figure 5.37 50G HIZ Counter CHIZ Logic**

## Open-Phase Detection Logic

The SEL-451 open-phase detector senses an open phase in less than one cycle. This information is used for open-pole detection.

The open-phase detection logic uses both the half-cycle and one-cycle cosine digital filter data shown in *Figure 9.2 in the SEL-400 Series Relays Instruction Manual* to achieve the high-speed response to an open-phase condition. *Table 5.31* lists the output Relay Word bits. *Figure 5.38* shows the open-phase detection logic.



**Figure 5.38 Open-Phase Detection Logic**

If the SEL-451-6 loses current data because of communication problems, there is the potential for spurious assertions of the open-phase Relay Word bits. To prevent this, the SEL-451-6 SV Subscriber or TiDL relay uses Relay Word bits ILFZ, IBK1FZ, and IBK2FZ to maintain the status of the open-phase logic (see *Line and Breaker Analog Statuses on page 5.16*). While Relay Word bit ILFZ is asserted, indicating a loss of line current data, Relay Word bits LOPHA, LOPHB, and LOPHC hold their previous states despite the loss of line current data and are thus effectively frozen. While IBK1FZ is asserted, indicating a loss of Breaker 1 current data, Relay Word bits B1OPHA, B1OPHB, and B1OPHC hold their previous states despite the loss of Breaker 1 current data. While IBK2FZ is asserted, indicating a loss of Breaker 2 current data, Relay Word bits B2OPHA, B2OPHB, and B2OPHC hold their previous states despite the loss of Breaker 2 current data. The duration of the freeze period is limited by the Global application setting SVFZDO (see *Line and Breaker Analog Statuses on page 5.16*). When DSS communication issues related to current Terminal  $m$  are resolved, ILFZ, IBK1FZ, and IBK2FZ deassert and the open-phase logic operates normally.

**Table 5.31 Open-Phase Detection Relay Word Bits**

Name	Description
B1OPHA	Breaker 1 A-Phase open
B1OPHB	Breaker 1 B-Phase open
B1OPHC	Breaker 1 C-Phase open
B2OPHA	Breaker 2 A-Phase open
B2OPHB	Breaker 2 B-Phase open
B2OPHC	Breaker 2 C-Phase open
LOPHA	Line A-Phase open
LOPHB	Line B-Phase open
LOPHC	Line C-Phase open

## Pole-Open Logic

The SEL-451 pole-open logic detects pole-open conditions. Pole-open logic supervises various protection elements and functions that use analog inputs from the power system (e.g., directional elements and LOP logic).

**Table 5.32 Pole-Open Logic Settings**

Name	Description	Range	Default
EPO	Pole Open Detection	52, V	52
27PO	Undervoltage Pole Open Threshold (V) <sup>a</sup>	1–200	40
3POD	Three-Pole Open Dropout Delay (cycles)	0.000–60	0.500
OPHDO	Line Open Phase Threshold (A) <sup>b</sup>	0.010–5	0.05

<sup>a</sup> 1 V steps.

<sup>b</sup> Advanced Global Setting (EGADVS = Y).

Setting EPO (Enable Pole Open) offers two options for deciding the conditions that signify an open pole. These options are listed in *Table 5.33*.

**Table 5.33 EPO Setting Selections**


Selection	Description
52	Phase undercurrent and circuit breaker auxiliary contact input status
V	Phase undercurrent and phase undervoltage

**NOTE:** The 3PO Relay Word bit is used in some protective elements of the SEL-451. Separate Relay Word bits 3POLINE, 3POBK1, and 3POBK2 are not affected by the EPO setting, and are used in the autoreclose logic only, see Figure 6.5–Figure 6.8 in the SEL-400 Series Relays Instruction Manual.

Set EPO to V only if you use line-side PTs for relaying purposes. Do not select option V if shunt reactors are applied because the voltage decays slowly after the circuit breaker(s) opens. If you select EPO := V, the relay cannot declare an open pole when LOP is asserted.

**Table 5.34 Pole-Open Logic Relay Word Bits**

Name	Description
3PO	All three poles open
27APO	A-Phase undervoltage
27BPO	B-Phase undervoltage
27CPO	C-Phase undervoltage



**Figure 5.39 Pole-Open Logic Diagram**

# Loss-of-Potential Logic

**NOTE:** You can order the SEL-451 as an SV subscriber or as a TiDL relay. For SV applications, operating times are delayed by the configured channel delay, CH\_DLY. See SV Network Delays on page 17-25 in the SEL-400 Series Relays Instruction Manual for more details. For TiDL applications, the operating times are delayed by a fixed 1 millisecond. Use caution when setting relay coordination to account for this added delay.

Fuses or molded case circuit breakers often protect the secondary windings of the power system potential transformers. Operation of one or more fuses or molded case circuit breakers results in a loss of polarizing potential inputs to the relay. Loss of one or more phase voltages prevents the relay from discriminating fault distance and direction properly.

An occasional loss-of-potential (LOP) at the secondary inputs of a distance relay is unavoidable but detectable. The relay detects a loss-of-potential condition and asserts Relay Word bits LOP (loss-of-potential detected) and ILOP (internal loss-of-protection from ELOP setting). This allows you to block distance element operation, block or enable forward-looking directional overcurrent elements, and issue an alarm for any true LOP condition.

If line-side PTs are used, the circuit breaker(s) must be closed for the LOP logic to detect a three-phase LOP condition. Therefore, if three-phase potential to the relay is lost while the circuit breaker(s) is open (e.g., the PT fuses are removed while the line is de-energized), the relay cannot detect an LOP when the circuit breaker(s) closes again.

The relay also asserts LOP upon circuit breaker closing for one or two missing PTs. If the relay detects a voltage unbalance with balanced currents at circuit breaker close, then the relay declares a loss-of-potential condition.

Inputs into the LOP logic are as follows:

- 3PO—three-pole open condition
- OOSDET—out-of-step condition detected
- OST—out-of-step tripping assertion
- V<sub>1</sub>—positive-sequence voltage (V secondary)
- I<sub>1</sub>—positive-sequence current (A secondary)
- 3V<sub>0</sub>—zero-sequence voltage (V secondary)
- I<sub>G</sub>—zero-sequence current (A secondary)
- 3I<sub>2</sub>—negative-sequence current (A secondary)

All three poles of the circuit breaker(s) must be closed (i.e., Relay Word bit 3PO equals logical 0) and neither Relay Word bit OSB nor OST can be asserted for the LOP logic to operate.

The LOP logic requires no settings other than enable setting ELOP.

## Setting ELOP := N

If you set ELOP to N, the LOP logic operates but does not disable any voltage-polarized elements. This option is for indication only.

## Setting ELOP := Y

If you set ELOP to Y and an LOP condition occurs, the voltage-polarized directional elements and all distance elements are disabled. The forward-looking directional overcurrent elements effectively become nondirectional and provide overcurrent protection during an LOP condition.


## Setting ELOP := Y1

If you set ELOP to Y1 and an LOP condition occurs, the voltage-polarized directional elements and all distance elements are disabled. This setting for ELOP also disables the overcurrent elements that these voltage-polarized directional elements control.

**Table 5.35 LOP Logic Relay Word Bits**

Name	Description
ILOP	Internal loss-of-potential from ELOP setting
LOP	Loss-of-potential detected

Figure 5.40 illustrates how the LOP logic processes an LOP decision.  
Figure 5.41 provides a logic diagram for the LOP logic.



**Figure 5.40 LOP Logic Process Overview**

The following text gives additional description of the steps shown in *Figure 5.40*.

- (1) Magnitude of positive-sequence voltage is decreasing. Measure positive-sequence voltage magnitude (called  $|V_{1(k)}|$ , where k represents the present processing interval result) and compare it to  $|V_1|$  from one power system cycle earlier (called  $|V_{1(k-1\ cycle)}|$ ). If  $|V_{1(k)}|$  is less than or equal to 90 percent  $|V_{1(k-1\ cycle)}|$ , assert LOP if all of the conditions in the next four steps are satisfied. This is the decreasing delta change in  $V_1$  ( $-\Delta|V_1| > 10\%$ ) shown as an input in the logic diagram in *Figure 5.41*.
- (2) Positive-sequence current magnitude not changing. Measure positive-sequence current magnitude ( $|I_{1(k)}|$ ) and compare it to  $|I_{1(k-1\ cycle)}|$  from one cycle earlier. If this difference is greater than 2 percent nominal current, the condition measured is not an LOP, even if all other conditions are met. This input is labeled as  $\Delta|I_1| > 2\%$  in *Figure 5.41*.
- (3) Positive-sequence current angle is not changing. Measure positive-sequence current angle ( $\angle I_{1k}$ ) and compare it to  $\angle I_{1(k-1\ cycle)}$  from one cycle earlier. If this difference is greater than 5 degrees, the condition measured is not an LOP, even if all other conditions are met. This input is labeled as  $\angle I_1 > 5^\circ$  in *Figure 5.41*. If  $|I_1|$  is less than 5 percent nominal current ( $I_{NOM}$ ), this angle check does not block LOP.
- (4) Zero-sequence current magnitude is not changing. Measure zero-sequence current magnitude ( $|I_{Gk}|$ ) and compare it to  $|I_{G(k-1\ cycle)}|$  from one cycle earlier. If this difference is greater than 6 percent nominal current, the condition measured is not an LOP, even if all other conditions are met. This input is labeled as  $\Delta|I_G| > 6\%$  in *Figure 5.41*.
- (5) Zero-sequence current angle is not changing. Measure zero-sequence current angle ( $\angle I_{Gk}$ ) and compare it to  $\angle I_{G(k-1\ cycle)}$ . If this difference is greater than 5 degrees, the condition measured is not an LOP even if all other conditions are met. This input is labeled as  $\angle I_G > 5^\circ$  in *Figure 5.41*. For security, this declaration requires that  $|I_G|$  be greater than 5 percent of nominal current to override an LOP declaration.
- (6) Negative-sequence current magnitude is not changing. Measure negative-sequence current magnitude ( $|3I_{2k}|$ ) and compare it to  $|3I_{2(k-1\ cycle)}|$  from one cycle earlier. If this difference is greater than 6 percent nominal current, the condition measured is not an LOP, even if all other conditions are met. This input is labeled as  $\Delta|3I_2| > 6\%$  in *Figure 5.41*.
- (7) Negative-sequence current angle is not changing. Measure negative-sequence current angle ( $\angle 3I_{2k}$ ) and compare it to  $\angle 3I_{2(k-1\ cycle)}$ . If this difference is greater than 5 degrees, the condition measured is not an LOP, even if all other conditions are met. This input is labeled as  $\angle 3I_2 > 5^\circ$  in *Figure 5.41*. For security, this declaration requires that  $|3I_2|$  be greater than 5 percent of nominal current to override an LOP declaration.

If the criteria identified in all five steps listed above are met, the LOP logic declares an LOP condition.

The relay resets LOP logic when all of the following conditions are true for 30 cycles.

1. A decreasing delta change in  $V_1$  is less than 10 percent (see point (1) above).
2. The magnitude of  $V_1$  is larger than 85 percent of  $V_{NOM}$ .
3. The magnitude of  $|V_0|$  is not larger than 10 percent of magnitude  $|V_1|$ .


The LOP logic includes a SELOGIC control equation (LOPEXT) to initiate an LOP from an external input, such as a status contact of a miniature circuit breaker/molded case circuit breakers (MCB/MCCB) or standing undervoltage.

---

**NOTE:** During a warm start (settings change), the LOPTC SELogic torque-control equation is forced to 1 and the LOPEXT SELogic control equation is forced to 0.

A SELogic torque-control equation (LOPTC) is also available to independently control the LOP logic.

When the SEL-451-6 SV Subscriber or TiDL relay loses analog channel data that are mapped to the line voltage terminal, it asserts Relay Word bit VLBK (line voltage blocked). When VLBK asserts, Relay Word bit ILOP (internal loss of potential) asserts to disable and secure the voltage-polarized directional elements, then the distance elements through the directional elements. Note that these elements are disabled when ILOP asserts via VLBK, regardless of the value of the ELOP setting (see *Figure 5.41*). The effect of ILOP on the forward-looking directional-overcurrent elements depends on the ELOP setting, as explained previously. VLBK also prevents Relay Word bit LOP from asserting, ensuring that the loss of SV line voltage data does not result in a spurious LOP alarm. ILOP remains asserted and LOP remains blocked for one power system cycle after SV line voltage data are restored and VLBK deasserts.


**Figure 5.41 LOP Logic**

# Fault-Type Identification Selection Logic

This logic identifies the faulted phase(s) for all faults involving ground by comparing the angle between  $I_0$  and  $I_2$ . However, the voltage inputs are still required for the operation of the FIDS Logic.

For cases where only zero-sequence current flows through the relay terminal (that is, no negative-sequence current and no positive-sequence current), the FIDS Logic uses single-phase undervoltage elements for faulted phase selection.

**Table 5.36 FIDS Relay Word Bits**

Name	Description
FIDEN	FIDS logic enabled
FSA	A-Phase-to-ground fault or B-Phase to C-Phase-to-ground fault selected
FSB	B-Phase-to-ground fault or C-Phase to A-Phase-to-ground fault selected
FSC	C-Phase-to-ground fault or A-Phase to B-Phase-to-ground fault selected

# Ground Overcurrent Elements Directional Control

The SEL-451 offers a choice of three independent directional elements to supervise the directional residual-ground overcurrent elements ( $67Gn$ , where  $n = 1-4$ ) during ground faults. Internal logic selects the best choice automatically. *Table 5.37* lists the directional elements the relay uses to provide ground directional decisions.

**Table 5.37 Directional Elements Supervising Ground Overcurrent Elements**

Directional Elements	Description	Forward Output	Reverse Output
32QG	Negative-sequence voltage-polarized for ground faults	F32QG	R32QG
32V	Zero-sequence voltage-polarized	F32V	R32V
32I	Zero-sequence current-polarized	F32I	R32I

The negative-sequence voltage-polarized directional element 32QG listed in *Table 5.37* supervises the residual-ground directional-overcurrent elements. The negative-sequence voltage-polarized directional element 32Q illustrated in *Figure 5.50* only supervises the negative-sequence and phase directional-overcurrent elements.

The relay internal logic selects the best choice for directional supervision according to prevailing power system conditions during the ground fault. The logic determines the best choice for the ground directional element (32G) from among the negative-sequence voltage-polarized directional element (32QG), zero-sequence voltage-polarized directional element (32V), or the zero-sequence current-polarized directional element (32I).

*Table 5.38* lists the relay settings corresponding to the ground directional element.

**Table 5.38 Ground Directional Element Settings (Sheet 1 of 2)**

Setting	Description	Range	Default (5 A)
E32	Directional Control	Y, AUTO, AUTO2, N	N
ORDER	Ground Directional Element Priority	combine Q, V, I	QV

**Table 5.38 Ground Directional Element Settings (Sheet 2 of 2)**

Setting	Description	Range	Default (5 A)
50FP	Forward Directional-Overcurrent Pickup (A)	(0.05–1) • $I_{NOM}$	0.60
50RP	Reverse Directional-Overcurrent Pickup (A)	(0.05–1) • $I_{NOM}$	0.40
Z2F	Forward Directional Z2 Threshold ( $\Omega$ )	$\pm 320/I_{NOM}$	1.07
Z2R	Reverse Directional Z2 Threshold ( $\Omega$ )	$\pm 320/I_{NOM}$	1.17
a2	Positive-Sequence Restraint Factor, $I_2/I_1$	0.02–0.5	0.10
k2	Zero-Sequence Restraint Factor, $I_2/I_0$	0.1–1.2	0.20
Z0F	Forward directional Z0 threshold ( $\Omega$ )	$\pm 320/I_{NOM}$	3.19
Z0R	Reverse directional Z0 threshold ( $\Omega$ )	$\pm 320/I_{NOM}$	3.29
a0	Positive-Sequence restraint factor, $I_0/I_1$	0.02–0.5	0.10
E32IV	Zero-sequence voltage current enable	SELOGIC equation	1

If you set E32 to AUTO, the relay automatically calculates the settings shown in *Table 5.39*.

If you set E32 to N, the built-in directional control for the instantaneous/definite-time overcurrent elements is disabled, and the remaining settings in *Table 5.38* are hidden. See *E32 := N on page 5.63* for more information.

**Table 5.39 Ground Directional Element Settings AUTO Calculations**

Setting	Equation
50FP	$0.12 \cdot I_{NOM}$
50RP	$0.08 \cdot I_{NOM}$
Z2F	$0.5 \cdot Z1MAG$
Z2R	$Z2F + 1/(2 \cdot I_{NOM})$
a2	0.10
k2	0.20
Z0F	$0.5 \cdot Z0MAG$
Z0R	$Z0F + 1/(2 \cdot I_{NOM})$
a0	0.10

Use caution when you set E32 = AUTO, as it is not appropriate for all applications. Systems with a strong negative-sequence source (i.e., equivalent negative-sequence impedance of less than  $2.5/I_{NOM}$  in ohms) can use E32 = AUTO. It is best to use E32 = AUTO2 with the settings in *Table 5.40* if any of the following apply:

- The negative-sequence impedance of the source is greater than  $2.5/I_{NOM}$  in ohms.
- The line impedance is unknown.
- A non-fault condition occurs, such as a switching transformer energization, causing the negative-sequence voltage to be approximately zero.

**Table 5.40 Ground Directional Element Preferred Settings**

Name	5 A nominal	1 A nominal
E32	AUTO2	AUTO2
Z2F	-0.30	-1.5
Z2R	0.30	1.5
Z0F	-0.30	-1.5
Z0R	0.30	1.5
50FP	0.50 A	0.10 A
50RP	0.25 A	0.05 A
a2	0.10	0.10
k2	0.20	0.20
a0	0.10	0.10

The preferred settings in *Table 5.40* will provide equal or better protection than E32 = AUTO for most systems.

## Detailed Settings Description

If you set E32 to Y, you can change the settings listed in *Table 5.38*.

### 50FP and 50RP

Setting 50FP is the threshold for the current level detector that enables forward decisions for both the negative- and zero-sequence voltage-polarized directional elements. If the magnitude of  $3I_2$  or  $3I_0$  is greater than 50FP, the corresponding directional element can process a forward decision.

Setting 50RP is the threshold for the current level detector that enables reverse decisions for both the negative- and zero-sequence voltage-polarized directional elements. If the magnitude of  $3I_2$  or  $3I_0$  is greater than 50RP, the corresponding directional element can process a reverse decision.

### Z2F and Z2R

Setting Z2F is the forward threshold for the negative-sequence voltage-polarized directional element. If the relay measures the apparent negative-sequence impedance  $z_2$  less than Z2F, the relay declares the fault to be forward.

Setting Z2R is the reverse threshold for the negative-sequence voltage-polarized directional element. If the relay measures apparent negative-sequence impedance  $z_2$  greater than Z2R, the relay declares the fault to be reverse.

### a2 and k2

Positive-sequence current restraint factor a2 compensates for highly unbalanced systems. Unbalance is typical in systems that have many untransposed lines. This factor also helps prevent misoperation during current transformer saturation. The a2 factor is the ratio of the magnitude of negative-sequence current to the magnitude of positive-sequence current,  $|I_2|/|I_1|$ . If the measured ratio exceeds a2, the negative-sequence voltage-polarized directional element is enabled. Typically, you can apply the default calculations in *Table 5.39*.

Zero-sequence current restraint factor k2 also compensates for highly unbalanced systems. This factor is the ratio of the magnitude of negative-sequence current to the magnitude of zero-sequence current,  $|I_2|/|I_0|$ . If the measured ratio exceeds k2, the negative-sequence voltage-polarized directional element is enabled. Typically, you can apply the default calculations that appear in *Table 5.39*.

## ZOF and ZOR

Setting ZOF is the forward threshold for the zero-sequence voltage-polarized directional element. If the relay measures apparent zero-sequence impedance  $z_0$  less than ZOF, the relay declares the fault to be forward.

Setting ZOR is the reverse threshold for the zero-sequence voltage-polarized directional element. If the relay measures apparent zero-sequence impedance  $z_0$  greater than ZOR, then the relay declares the fault to be reverse.

Typically, you can apply the default calculations that appear in *Table 5.39* for the settings Z2F, Z2R, ZOF, and ZOR. The forward threshold setting must be less than corresponding reverse threshold setting to avoid the situation where the measured apparent impedance satisfies both forward and reverse conditions.

## a0

Positive-sequence current restraint factor a0 is the ratio of the magnitude of zero-sequence current to the magnitude of positive-sequence current,  $|I_0|/|I_1|$ . If the relay measures a ratio greater than a0, the zero-sequence voltage-polarized directional element is enabled. Typically, you can apply the default calculations that appear in *Table 5.39*.

## ORDER

The SEL-451 uses Best Choice Ground Directional Element logic to determine the order in which the relay selects 32QG, 32V, or 32I to provide directional control to the residual-ground directional-overcurrent elements. Directional element classification is as follows:

- Q—Negative-sequence voltage-polarized directional element (32QG)
- V—Zero-sequence voltage-polarized directional element (32V)
- I—Zero-sequence current-polarized directional element (32I)

You can set ORDER with any combination of Q, V, and I. The listed order of these directional elements determines the priority that these elements operate to provide the ground directional element (see *Figure 5.44*).

Set E32 := Y to edit the ground directional element settings. If you set E32 := Y the relay hides certain relay settings depending on the setting ORDER.

If ORDER does not contain Q, the relay hides the Z2F, Z2R, a2, and k2 settings. If ORDER does not contain V, the relay hides the ZOF and ZOR settings. If ORDER contains only Q, the relay hides settings a0, E32IV, ZOF, and ZOR.

## E32IV

SELOGIC control equation setting E32IV must be asserted to enable the zero-sequence voltage-polarized or zero-sequence current-polarized directional elements. This provides a method of disabling directional control of the directional residual-ground overcurrent elements for temporary conditions.


## Directional Element Enables

The Relay Word bits shown in *Table 5.41* indicate when the relay has enabled the ground directional element.

**Table 5.41 Ground Directional Element Enables**

Name	Description
32QE	Negative-sequence voltage-polarized directional element enable—phase faults
32QGE	Negative-sequence voltage-polarized directional element enable—ground faults
32VE	Zero-sequence voltage-polarized directional element enable—ground faults
32IE	Zero-sequence current-polarized directional element enable—ground faults

*Figure 5.42* and *Figure 5.43* correspond to *Table 5.41*. The ILBK and VLBK (through ILOP) Relay Word bits provide the selective protection disabling of the ground directional elements.



**Figure 5.42 32Q and 32QG Enable Logic Diagram**





Figure 5.43 32V and 32I Enable Logic Diagram

Table 5.42 Ground Directional Element Relay Word Bits


Name	Description
50QF	Forward negative-sequence supervisory current level detector
50QR	Reverse negative-sequence supervisory current level detector
32QE	32Q internal enable
32QGE	32QG internal enable
50GF	Forward zero-sequence supervisory current level detector
50GR	Reverse zero-sequence supervisory current level detector
32VE	32V internal enable
32IE	32I internal enable
32GF	Forward ground directional declaration
32GR	Reverse ground directional declaration
F32I	Forward current-polarized zero-sequence directional element
R32I	Reverse current-polarized zero-sequence directional element
F32V	Forward voltage-polarized zero-sequence directional element
R32V	Forward voltage-polarized zero-sequence directional element
F32QG	Forward negative-sequence ground directional element
R32QG	Forward negative-sequence ground directional element

**NOTE:** Once a directional decision is made from one of the elements, it blocks the other two elements regardless of priority, unless it can no longer make the directional decision.




① From Figure 5.42; ② From Figure 5.43; ③ To Figure 5.45; ④ To Figure 5.46;  
⑤ To Figure 5.47

**Figure 5.44 Best Choice Ground Directional Element Logic**




① From Figure 5.42; ② From Figure 5.44

**Figure 5.45 Negative-Sequence Voltage-Polarized Directional Element Logic**




① From Figure 5.43; ② From Figure 5.44

**Figure 5.46 Zero-Sequence Voltage-Polarized Directional Element Logic**

**Ground Overcurrent Elements Directional Control**

① From Figure 5.43; ② From Figure 5.44

**Figure 5.47 Zero-Sequence Current-Polarized Directional Element Logic**



**Figure 5.48 Ground Directional Element Output Logic Diagram**

**Table 5.43 Reference Table for Figure 5.45, Figure 5.46, and Figure 5.47**

Name	Description
z2	Negative-sequence voltage-polarized directional element impedance calculation
Z2FTH	Negative-sequence voltage-polarized directional element forward threshold calculation
Z2RTH	Negative-sequence voltage-polarized directional element reverse threshold calculation
z0	Zero-sequence voltage-polarized directional element impedance calculation
Z0FTH	Zero-sequence voltage-polarized directional element forward threshold calculation
Z0RTH	Zero-sequence voltage-polarized directional element reverse threshold calculation
32I	Zero-sequence current-polarized directional element calculation
32IFTH	Zero-sequence current-polarized directional element forward threshold calculation
32IRTH	Zero-sequence current-polarized directional element reverse threshold calculation

# Ground Directional Element Equations

For legibility, these equations use vector quantities, defined in *Table 5.44*. The analog quantities are listed in *Table 12.2*.

**Table 5.44 Vector Definitions for Equation 5.15 Through Equation 5.25**

Vector	Analog Quantities	Description
V2	1/3 [3V2FIM] ∠3V2FIA	Negative-sequence voltage
V0	1/3 [3V0FIM] ∠3V0FIA	Zero-sequence voltage
I2	1/3 [L3I2FIM] ∠L3I2FIA	Negative-sequence current
IG	LIGFIM ∠LIGFIA	Zero-sequence current
IP	IPFIM ∠IPFIA <sup>a</sup>	Polarizing current

<sup>a</sup> The polarizing current angle quantity, IPFIA, is an internal quantity only and is not available as an analog quantity.

## 32QG

### Directional Calculation

$$z_2 = \frac{\operatorname{Re}[V_2 \cdot (I_2 \cdot 1^{\angle Z1ANG})^*]}{|I_2|^2}$$

**Equation 5.15**

### Forward Threshold

If Z2F is less than or equal to 0:

$$Z2FTH = 0.75 \cdot Z2F - 0.25 \cdot \left| \frac{V_2}{I_2} \right|$$

**Equation 5.16**

Z2F is greater than 0:

$$Z2FTH = 1.25 \cdot Z2F - 0.25 \cdot \left| \frac{V_2}{I_2} \right|$$

**Equation 5.17**

### Reverse Threshold

If Z2R is greater than or equal to 0:

$$Z2RTH = 0.75 \cdot Z2R + 0.25 \cdot \left| \frac{V_2}{I_2} \right|$$

**Equation 5.18**

If Z2R is less than 0:

$$Z2RTH = 1.25 \cdot Z2R + 0.25 \cdot \left| \frac{V_2}{I_2} \right|$$

**Equation 5.19**

**32V****Directional Calculation**

$$z_0 = \frac{\operatorname{Re}[3V_0 \cdot (I_G \cdot 1\angle Z0ANG)^*]}{|I_G|^2}$$

**Equation 5.20****Forward Threshold**

If Z0F is less than or equal to 0:

$$Z0FTH = 0.75 \cdot Z0F - 0.25 \cdot \left| \frac{3V_0}{I_G} \right|$$

**Equation 5.21**

If Z0F is greater than 0:

$$Z0FTH = 1.25 \cdot Z0F - 0.25 \cdot \left| \frac{3V_0}{I_G} \right|$$

**Equation 5.22****Reverse Threshold**

If Z0R is greater than or equal to 0:

$$Z0RTH = 0.75 \cdot Z0R + 0.25 \cdot \left| \frac{3V_0}{I_G} \right|$$

**Equation 5.23**

If Z0R is less than 0:

$$Z0RTH = 1.25 \cdot Z0R + 0.25 \cdot \left| \frac{3V_0}{I_G} \right|$$

**Equation 5.24****32I****Directional Calculation**

$$32I = \operatorname{Re}[I_G \cdot I_P^*]$$

**Equation 5.25**

where:

 $I_P$  = Polarizing Current**Forward Threshold**

$$32IFTH = 0.01 \cdot (\text{InX nominal rating}) \cdot (\text{nominal current rating})$$

**Equation 5.26****Reverse Threshold**

$$32IRTH = -0.01 \cdot (\text{InX nominal rating}) \cdot (\text{nominal current rating})$$

**Equation 5.27**

# Negative-Sequence/Phase Overcurrent Elements Directional Control

With directional control enable setting E32 := Y, AUTO, or AUTO2, phase (32P) and negative-sequence voltage-polarized (32Q) directional elements supervise the negative-sequence and phase overcurrent elements. The 32Q element has priority over 32P as shown in *Figure 5.49*. Relay Word bit ZLOAD (Load Impedance Detected) disables the 32P element. The 32Q element operates for all unbalanced faults, shown in *Figure 5.50*.


When E32 := AUTO or AUTO2, you do not need to enter settings for 32Q or 32P elements. However, if you set E32 (Directional Control) to Y, the settings you enter for 50FP, 50RP, Z2F, Z2R, and a2 affect the 32Q element (see *Ground Overcurrent Elements Directional Control* on page 5.50 for more details).

The SEL-451 uses a positive-sequence voltage memory quantity to polarize the phase directional element. This memory will operate the phase directional elements even for close-in, zero-voltage faults, provided that the fault is cleared within approximately two seconds (for nominal voltages of 115 V<sub>L-L</sub> or higher). Sufficient polarizing voltage is available.

The ILBK and VLBK (through ILOP) Relay Word bits provide selective protection disabling of the negative-sequence and phase directional elements.

**Table 5.45 Phase and Negative-Sequence Directional Elements Relay Word Bits**

Name	Description
F32P	Forward phase directional declaration
R32P	Reverse phase directional declaration
F32Q	Forward negative-sequence directional declaration
R32Q	Reverse negative-sequence directional declaration
32QF	Forward negative-sequence overcurrent directional declaration
32QR	Reverse negative-sequence overcurrent directional declaration



**Figure 5.49 32P, Phase Directional Element Logic Diagram**




Figure 5.50 32Q, Negative-Sequence Directional Element Logic Diagram

## Directional Element Routing

The SEL-451 instantaneous/definite-time overcurrent elements feature a directional control option with two fixed-forward and two settable levels of directional control.

### E32 := Y, AUTO, or AUTO2

The 67Pn, 67PnT, 67Gn, 67GnT, 67Qn, and 67QnT instantaneous/definite-time overcurrent elements are automatically configured to use directional control as shown in *Figure 5.53*, *Figure 5.54*, and *Figure 5.55*.

The first two levels ( $n = 1$  and  $n = 2$ ) always respond to forward direction faults.

The remaining levels ( $n = 3$  and  $n = 4$ ) either respond to forward (F) or reverse (R) faults, according to settings DIR3 and DIR4, respectively (see *Table 5.46*).

Table 5.46 Level Directional Settings

Setting	Description	Range	Default
DIR3	Level 3 Directional Control	F, R	R
DIR4	Level 4 Directional Control	F, R	F

This directional control option is performed in addition to the regular torque-control settings for each element (the torque control setting acts as a supervisory input).

The selectable operating quantity time-overcurrent elements do not have any built-in directional control. The torque control settings (51S1TC, 51S2TC, 51S3TC, 51S4TC, 51S5TC, 51S6TC) can be used to achieve directional control, as shown in *25 kV Overhead Distribution Line Example on page 6.1*.

## E32 := N

When setting E32 := N, the directional control option is defeated, and the instantaneous/definite-time overcurrent elements are only supervised by their respective torque-control settings (see *Figure 5.53*, *Figure 5.54*, and *Figure 5.55*).


The directional element settings (*Table 5.38*) are hidden when E32 := N, however the directional element logic remains functional. The directional element Relay Word bits (*Table 5.42* and *Table 5.45*) should not be used in SELOGIC control equations when E32 := N, because the settings are not accessible.

The factory-default Event Report digitals (*Base Set of Relay Word Bits on page 7.22*) include several directional element Relay Word bits, which may show activity during faults, even when E32 := N.

## Load-Encroachment Logic

The load-encroachment logic prevents load from causing phase protection to operate. You can set the phase overcurrent elements independent of load. Two independent positive-sequence impedance characteristics monitor the positive-sequence load impedance ( $Z_1$ ) for both export and import load. The positive-sequence voltage-polarized directional element (32P) is blocked when the load-encroachment logic is enabled and load is detected.

*Figure 5.51* illustrates the load-encroachment logic. The logic operates only if the positive-sequence current ( $I_1$ ) is greater than the positive-sequence threshold (10 percent of the nominal relay current). Relay Word bit ZLOUT indicates that load is flowing out with respect to the relay (an export condition). Relay Word bit ZLIN indicates that load is flowing in with respect to the relay (an import condition). *Figure 5.52* illustrates load-encroachment settings and corresponding characteristics in the positive-sequence impedance plane. Either Relay Word bit ZLOUT or ZLIN asserts if the relay measures a positive-sequence impedance that lies within the corresponding hatched region. Relay Word bit ZLOAD is the OR combination of ZLOUT and ZLIN.






Figure 5.52 Load-Encroachment Characteristics

Table 5.47 Load-Encroachment Logic Relay Settings

Name	Description	Range	Default (5 A)
ELOAD	Load Encroachment	Y, N	N
ZLF	Forward Load Impedance ( $\Omega$ )	$(0.25\text{--}320)/I_{\text{NOM}}$	9.22
ZLR	Reverse Load Impedance ( $\Omega$ )	$(0.25\text{--}320)/I_{\text{NOM}}$	9.22
PLAF	Forward Load Positive Angle (°)	-90.0 to +90	30.0
NLAF	Forward Load Negative Angle (°)	-90.0 to +90	-30.0
PLAR	Reverse Load Positive Angle (°)	90.0–270	150.0
NLAR	Reverse Load Negative Angle (°)	90.0–270	210.0

Table 5.48 Load-Encroachment Logic Relay Word Bits

Name	Description
ZLOAD	ZLIN OR ZLOUT
ZLIN	Import load impedance detected
ZLOUT	Export load impedance detected

## Instantaneous/Definite-Time Line Overcurrent Elements

**NOTE:** kh2, kh4, kh5 = 0 when the corresponding group setting XFMRPC2, XFMRPC4, and/or XFMRPC5 = OFF.

The SEL-451 calculates instantaneous overcurrent elements for phase (P) residual-ground (G, vector sum of  $I_A$ ,  $I_B$ , and  $I_C$ ), and negative-sequence (Q) quantities. Four levels of instantaneous elements are available named 50P1–50P4, 50Q1–50Q4, and 50G1–50G4, as shown in *Table 5.53* through *Table 5.55*, with settings shown in *Table 5.50* through *Table 5.52*.

These overcurrent elements always operate on the line current (W terminal current or the sum of the W and X terminal currents) according to the setting LINEI (Line Current Source).

The instantaneous overcurrent elements are inputs to the instantaneous directional (67Pn, 67Qn, 67Gn, where  $n = 1\text{--}4$ ) and definite-time directional-overcurrent elements (67PnT, 67QnT, 67GnT, where  $n = 1\text{--}4$ ). See *Directional Element Routing* on page 5.62 for details on the directional control option.

Each of the instantaneous directional elements includes a torque control setting (67PnTC, 67QnTC, 67GnTC, where  $n = 1\text{--}4$ ) to supervise the element operation.

**NOTE:** Because the SEL-451-6 uses DSS, relay operating times are delayed for the SEL-451-6 SV Subscriber and TIDL relay ordering options. For SV applications, operating times are delayed by the configured channel delay, CH\_DLY. See SV Network Delays on page 17.25 in the SEL-400 Series Relays Instruction Manual for more details. For TIDL applications, the operating times are delayed by a fixed 1 millisecond. Use caution when setting relay coordination to account for this added delay.

To provide selective protection disabling of the 67G and 67Q under data loss conditions, include the analog channel status Relay Word bits in the torque-control equations for these elements (see *Line and Breaker Analog Statuses on page 5.16* and *Application Setting SVBLK and Relay Word Bit SVBK\_EX on page 5.19*).

The enable settings (E50P, E50Q, E50G) control how many of each type of instantaneous/definite-time overcurrent elements are available. For example, if E50P := 2, only 50P1, 67P1, 67P1T, 50P2, 67P2, and 67P2T are processed. The remaining phase instantaneous/definite-time overcurrent elements ( $n = 3-4$ ) are defeated, and the output Relay Word bits are forced to logical 0.

**Table 5.49 Phase Overcurrent Element Settings**

Setting	Description	Range	Default (5 A)
<b>Phase Instantaneous Overcurrent Elements</b>			
E50P	Phase Inst./Def.-Time O/C Elements	N, 1–4	1
50P1P	Level 1 Pickup (A)	OFF, (0.05–20) • $I_{NOM}$	15.00
50P2P	Level 2 Pickup (A)	OFF, (0.05–20) • $I_{NOM}$	OFF
50P3P	Level 3 Pickup (A)	OFF, (0.05–20) • $I_{NOM}$	OFF
50P4P	Level 4 Pickup (A)	OFF, (0.05–20) • $I_{NOM}$	OFF
<b>Phase Definite-Time Overcurrent Elements</b>			
67P1D	Level 1 Time Delay (cycles)	0.000–16000	0.000
67P2D	Level 2 Time Delay (cycles)	0.000–16000	0.000
67P3D	Level 3 Time Delay (cycles)	0.000–16000	0.000
67P4D	Level 4 Time Delay (cycles)	0.000–16000	0.000
67P1TC	Level 1 Torque Control	SELOGIC Equation	1
67P2TC	Level 2 Torque Control	SELOGIC Equation	1
67P3TC	Level 3 Torque Control	SELOGIC Equation	1
67P4TC	Level 4 Torque Control	SELOGIC Equation	1

**Table 5.50 Negative-Sequence Overcurrent Element Settings (Sheet 1 of 2)**

Setting	Description	Range	Default (5 A)
<b>Negative-Sequence Instantaneous Overcurrent Elements</b>			
E50Q	Neg.-Seq. Inst./Def.-Time		
O/C Elements	N, 1–4	N	
50Q1P	Level 1 Pickup (A)	OFF, (0.05–20) • $I_{NOM}$	OFF
50Q2P	Level 2 Pickup (A)	OFF, (0.05–20) • $I_{NOM}$	OFF
50Q3P	Level 3 Pickup (A)	OFF, (0.05–20) • $I_{NOM}$	OFF
50Q4P	Level 4 Pickup (A)	OFF, (0.05–20) • $I_{NOM}$	OFF
<b>Negative-Sequence Definite-Time Overcurrent Elements</b>			
67Q1D	Level 1 Time Delay (cycles)	0.000–16000	0.000
67Q2D	Level 2 Time Delay (cycles)	0.000–16000	0.000
67Q3D	Level 3 Time Delay (cycles)	0.000–16000	0.000
67Q4D	Level 4 Time Delay (cycles)	0.000–16000	0.000
67Q1TC	Level 1 Torque Control	SELOGIC Equation	NOT ILBK
67Q2TC	Level 2 Torque Control	SELOGIC Equation	NOT ILBK

**Table 5.50 Negative-Sequence Overcurrent Element Settings (Sheet 2 of 2)**

Setting	Description	Range	Default (5 A)
67Q3TC	Level 3 Torque Control	SELOGIC Equation	NOT ILBK
67Q4TC	Level 4 Torque Control	SELOGIC Equation	NOT ILBK

**NOTE:** Because the SEL-451-6 uses DSS, relay operating times are delayed for the SEL-451-6 SV Subscriber and TIDL relay ordering options. For SV applications, operating times are delayed by the configured channel delay, CH\_DLY. See SV Network Delays on page 17.25 in the SEL-400 Series Relays Instruction Manual for more details. For TIDL applications, the operating times are delayed by a fixed 1 millisecond. Use caution when setting relay coordination to account for this added delay.

**Table 5.51 Residual-Ground Overcurrent Element Settings**

Setting	Description	Range	Default (5 A)
<b>Residual-Ground Instantaneous Overcurrent Elements</b>			
E50G	Residual Ground Inst./Def.-Time O/C Elements	N, 1–4	N
50G1P	Level 1 Pickup (A)	OFF, (0.05–20) • I <sub>NOM</sub>	OFF
50G2P	Level 2 Pickup (A)	OFF, (0.05–20) • I <sub>NOM</sub>	OFF
50G3P	Level 3 Pickup (A)	OFF, (0.05–20) • I <sub>NOM</sub>	OFF
50G4P	Level 4 Pickup (A)	OFF, (0.05–20) • I <sub>NOM</sub>	OFF
<b>Residual-Ground Definite-Time Overcurrent Elements</b>			
67G1D	Level 1 Time Delay (cycles)	0.000–16000	0.000
67G2D	Level 2 Time Delay (cycles)	0.000–16000	0.000
67G3D	Level 3 Time Delay (cycles)	0.000–16000	0.000
67G4D	Level 4 Time Delay (cycles)	0.000–16000	0.000
67G1TC	Level 1 Torque Control	SELOGIC Equation	NOT ILBK
67G2TC	Level 2 Torque Control	SELOGIC Equation	NOT ILBK
67G3TC	Level 3 Torque Control	SELOGIC Equation	NOT ILBK
67G4TC	Level 4 Torque Control	SELOGIC Equation	NOT ILBK

**Table 5.52 Phase Instantaneous and Definite-Time Line Overcurrent Relay Word Bits**

Name	Description
50P1	Level 1 instantaneous phase overcurrent element
50P2	Level 2 instantaneous phase overcurrent element
50P3	Level 3 instantaneous phase overcurrent element
50P4	Level 4 instantaneous phase overcurrent element
67P1	Level 1 phase directional-overcurrent element
67P2	Level 2 phase directional-overcurrent element
67P3	Level 3 phase directional-overcurrent element
67P4	Level 4 phase directional-overcurrent element
67P1T	Level 1 definite-time phase directional-overcurrent element
67P2T	Level 2 definite-time phase directional-overcurrent element
67P3T	Level 3 definite-time phase directional-overcurrent element
67P4T	Level 4 definite-time phase directional-overcurrent element


**NOTE:** Because the SEL-451-6 uses DSS, relay operating times are delayed for the SEL-451-6 SV Subscriber and TIDL relay ordering options. For SV applications, operating times are delayed by the configured channel delay, CH\_DLY. See SV Network Delays on page 17.25 in the SEL-400 Series Relays Instruction Manual for more details. For TIDL applications, the operating times are delayed by a fixed 1 millisecond. Use caution when setting relay coordination to account for this added delay.

**Table 5.53 Negative-Sequence Instantaneous and Definite-Time Line Overcurrent Relay Word Bits**


Name	Description
50Q1	Level 1 instantaneous negative-sequence overcurrent element
50Q2	Level 2 instantaneous negative-sequence overcurrent element
50Q3	Level 3 instantaneous negative-sequence overcurrent element
50Q4	Level 4 instantaneous negative-sequence overcurrent element
67Q1	Level 1 negative-sequence directional-overcurrent element
67Q2	Level 2 negative-sequence directional-overcurrent element
67Q3	Level 3 negative-sequence directional-overcurrent element
67Q4	Level 4 negative-sequence directional-overcurrent element
67Q1T	Level 1 definite-time negative-sequence directional-overcurrent element
67Q2T	Level 2 definite-time negative-sequence directional-overcurrent element
67Q3T	Level 3 definite-time negative-sequence directional-overcurrent element
67Q4T	Level 4 definite-time negative-sequence directional-overcurrent element

**Table 5.54 Residual-Ground Instantaneous and Definite-Time Line Overcurrent Relay Word Bits**


Name	Description
50G1	Level 1 instantaneous residual-ground overcurrent element
50G2	Level 2 instantaneous residual-ground overcurrent element
50G3	Level 3 instantaneous residual-ground overcurrent element
50G4	Level 4 instantaneous residual-ground overcurrent element
67G1	Level 1 residual-ground directional-overcurrent element
67G2	Level 2 residual-ground directional-overcurrent element
67G3	Level 3 residual-ground directional-overcurrent element
67G4	Level 4 residual-ground directional-overcurrent element
67G1T	Level 1 definite-time residual-ground directional-overcurrent element
67G2T	Level 2 definite-time residual-ground directional-overcurrent element
67G3T	Level 3 definite-time residual-ground directional-overcurrent element
67G4T	Level 4 definite-time residual-ground directional-overcurrent element



**Figure 5.53 Phase Instantaneous/Definite-Time Overcurrent Elements (With Directional Control Option)**



**Figure 5.54 Residual-Ground Instantaneous/Definite-Time Overcurrent Elements (With Directional Control Option)**



**Figure 5.55 Negative-Sequence Instantaneous/Definite-Time Overcurrent Elements (With Directional Control Option)**

## Transformer Inrush and Overexcitation Detection Element

The relay calculates the amount of second-, fourth-, and fifth-harmonic current present in the relay line current.

For the detection of an inrush condition, the relay calculates the second-harmonic and fourth-harmonic current content of each phase and compares the result to the fundamental current of that phase. If the second-harmonic or fourth-harmonic current content of that phase exceeds a user-defined threshold, then the output from the second-harmonic and fourth-harmonic logic asserts.


For detection of an overexcitation condition, the relay calculates the fifth-harmonic current content of each phase individually and compares this result to the fundamental current of that phase. If the fifth-harmonic current content of any phase exceeds a user-defined threshold, the output from the overexcitation element asserts.

To enable the element, set EXFMRHB = Y, then set the harmonic contents with the individual harmonic settings XFMRPC2 (second harmonic), XFMRPC4 (fourth harmonic), and XFMRPC5 (fifth harmonic).

**Table 5.55 Settings and Prompts**

Setting	Prompt	Range	Default	Category
EXFMRHB	Enable XFMR Inrush Detection Element	Y, N	N	Group
XFMRPC2	2nd Harmonic Percentage Of Fundamental	OFF, 5 to 100%	15	Group
XFMRPC4	4th Harmonic Percentage Of Fundamental	OFF, 5 to 100%	15	Group
XFMRPC5	5th Harmonic Percentage Of Fundamental	OFF, 5 to 100%	15	Group

Figure 5.56 shows the transformer inrush and overexcitation detection element logic.



**Figure 5.56 A-Phase Transformer Inrush and Overexcitation Detection Element**

Table 5.56 shows the Relay Word bits XFMR2HB and XFMR5HB, the output of the logic. Both are the OR combination of all three phases.

**Table 5.56 Description of Transformer Inrush and Overexcitation Detection Element Outputs**

Relay Word Bit	Description
Asserts when the percentage of second-harmonic and/or fourth-harmonic current exceeds the XFMRPC2/XFMRPC4 setting.	
Asserts when the percentage of fifth-harmonic current exceeds the XFMRPC5 setting.	


**NOTE:** Measure the harmonic contents of load current before applying this function to block protection elements during transformer inrush conditions. The relay calculates the harmonic contents based on currents from only one side of the transformer (normally the side on which the relay is installed), whereas the same harmonic calculations in a transformer relay are based on the difference between high-voltage and low-voltage currents. Through the use of currents from only one side of the transformer, the logic cannot distinguish between an actual transformer inrush or overexcitation condition and a condition in which the load current contains excessive second-, fourth-, and/or fifth-harmonic currents.

Instead of the relay providing this function in fixed logic, these Relay Word bits are available for you to apply as necessary for your protection application. For example, enter these Relay Word bits in the torque equation of the 50 or 51 elements to block these elements during transformer inrush conditions. To block the element in the presence of excessive second-harmonic and/or fourth-harmonic harmonics content, a typical torque control setting for Element 1 of the 51 protection element would be as follows:

51S1TC := NOT XFMR2HB


# Over- and Undervoltage Elements

The SEL-451 offers as many as six undervoltage and six overvoltage elements. Each of these 12 elements has two levels, for a total of 24 under- and overvoltage elements. *Figure 5.57* shows the undervoltage elements, and *Figure 5.58* shows the overvoltage elements.



**Figure 5.57 Undervoltage Elements**

Although each under- and overvoltage element offers two levels, only Level 1 has a timer. If your application requires a time delay for the Level 2 elements, use a programmable timer to delay the output.



**Figure 5.58 Overvoltage Elements**

Select any one of the voltage elements from *Table 5.57* as an input quantity. You can select the same quantity for the undervoltage element as for an overvoltage element.

**Table 5.57 Available Input Quantities (Secondary Quantities) (Sheet 1 of 2)**

Voltage Quantity	Description
VAFIM	A-Phase-to-neutral voltage magnitude
VBFIM	B-Phase-to-neutral voltage magnitude
VCFIM	C-Phase-to-neutral voltage magnitude
VABpM <sup>a</sup>	Terminal <i>p</i> A-Phase-to-B-Phase voltage magnitude
VBCpM <sup>a</sup>	Terminal <i>p</i> B-Phase-to-C-Phase voltage magnitude
VCApM <sup>a</sup>	Terminal <i>p</i> C-Phase-to-A-Phase voltage magnitude
VNMAXF	Maximum phase-to-neutral voltage magnitude
VNMINF	Minimum phase-to-neutral voltage magnitude
VPMAXF	Maximum phase-to-phase voltage magnitude

**Table 5.57 Available Input Quantities (Secondary Quantities) (Sheet 2 of 2)**

Voltage Quantity	Description
VPMINF	Minimum phase-to-phase voltage magnitude
V1FIM	Positive-sequence voltage magnitude
3V2FIM <sup>b</sup>	Negative-sequence voltage magnitude
3V0FIM <sup>b</sup>	Zero-sequence voltage
VApM <sup>a</sup>	Terminal <i>p</i> phase-filtered instantaneous voltage magnitude
VBpM <sup>a</sup>	Terminal <i>p</i> phase-filtered instantaneous voltage magnitude
VCpM <sup>a</sup>	Terminal <i>p</i> phase-filtered instantaneous voltage magnitude

<sup>a</sup> *p* = Y or Z.<sup>b</sup> These quantities are only available for the overvoltage (59) elements.

## Under- and Overvoltage Settings

### E59 (Enable Overvoltage Elements)

Select the number of overvoltage elements (1–6) you require for your application.

Setting	Prompt	Range	Default	Category
E59	Enable Overvoltage Elements	N, 1–6	N	Group

### E27 (Enable Undervoltage Elements)

Select the number of undervoltage elements (1–6) you require for your application.

Setting	Prompt	Range	Default	Category
E27	Enable Undervoltage Elements	N, 1–6	N	Group

### 270n (Undervoltage Element Operating Quantity)

Select the desired operating quantity for each voltage terminal from *Table 5.57*.

Setting	Prompt	Range	Default	Category
270n	U/V Element <i>n</i> Operating Quantity	See <i>Table 5.57</i>	V1FIM	270n

### 27PnP1 (Undervoltage Level 1 Pickup)

Set pickup values for the voltage values below which you want the Level 1 undervoltage elements to assert.

Setting	Prompt	Range	Default	Category
27PnP1	U/V Element <i>n</i> Level 1 P/U	2.00 to 300 volts, sec.	20	Group

## 27PnP2 (Undervoltage Level 2 Pickup)

Set pickup values for the voltage values below which you want the Level 2 undervoltage elements to assert.

Setting	Prompt	Range	Default	Category
27PnP2	U/V Element <i>n</i> Level 2 P/U	2.00 to 300 volts, sec.	15	Group

## 27TCn (Undervoltage Torque Control)

Use the torque-control setting to specify conditions under which the undervoltage elements must be active. There is only one setting for both Level 1 and Level 2 elements. With the default setting equal to 1, both levels are active permanently.

To provide selective protection disabling of the 27 elements under data loss conditions, include the analog channel status Relay Word bits in the torque-control equations for these elements (see *Line and Breaker Analog Statuses on page 5.16* and *Application Setting SVBLK and Relay Word Bit SVBK\_EX on page 5.19*).

Setting	Prompt	Range	Default	Category
27TCn	U/V Element <i>n</i> Torque Control	SELOGIC Equation	NOT VLBK <sup>a</sup>	Group

<sup>a</sup> The default setting is 1 for the SEL-451-6 SV Publisher.

## 27PnD1 (Undervoltage Level 1 Time Delay)

**NOTE:** Because the SEL-451-6 uses DSS, relay operating times are delayed for the SEL-451-6 SV Subscriber and TIDL relay ordering options. For SV applications, operating times are delayed by the configured channel delay, CH\_DL.Y. See SV Network Delays on page 17.25 in the SEL-400 Series Relays Instruction Manual for more details. For TIDL applications, the operating times are delayed by a fixed 1 millisecond. Use caution when setting relay coordination to account for this added delay.

When the system voltage falls below the undervoltage setting value, the undervoltage timer starts timing. Set the delay (in cycles) for which the timer must run before the 27PnD1 setting asserts the output.

Setting	Prompt	Range	Default	Category
27PnD1	U/V Element <i>n</i> Level 1 Delay	0.00 to 16000 cyc.	10	Group

## 590n (Overvoltage Element Operating Quantity)

Select from *Table 5.57* the desired operating quantity for each voltage terminal. Only voltage quantities from enabled voltage terminals (see Group setting EPTTERM) are available.

Setting	Prompt	Range	Default	Category
590n	O/V Element <i>n</i> Operating Quantity	See <i>Table 5.57</i>	V1FIM	Group

## 59PnP1 (Overvoltage Level 1 Pickup)

Set pickup values for the voltage values above which you want the Level 1 overvoltage elements to assert.

Setting	Prompt	Range	Default	Category
59PnP1	O/V Element <i>n</i> Level 1 P/U	2.00 to 300 volts, sec.	76	Group

## 59PnP2 (Overvoltage Level 2 Pickup)

Set pickup values for the voltage value above which you want the Level 2 overvoltage elements to assert.

Setting	Prompt	Range	Default	Category
59PnP2	O/V Element <i>n</i> Level 2 P/U	2.00 to 300 volts, sec.	80	Group

## 59TCn (Overvoltage Torque Control)

Use the torque-control setting to specify conditions under which the overvoltage elements must be active. There is only one setting for both Level 1 and Level 2 elements. With the default setting equal to 1, both levels are active permanently.

To provide selective protection disabling of the 59 elements (particularly those operating on zero- or negative-sequence voltages) under data loss conditions, include the analog channel status Relay Word bits in the torque-control equations for these elements. By default, no selective protection disabling is provided in the torque-control equations (see *Line and Breaker Analog Statuses on page 5.16* and *Application Setting SVBLK and Relay Word Bit SVBK\_EX on page 5.19*).

Setting	Prompt	Range	Default	Category
59TCn	O/V Element <i>n</i> Torque Control	SELOGIC Equation	1	Group

## 59PnD1 (Overvoltage Level 1 Time Delay)

When the system voltage exceeds the overvoltage setting value, the overvoltage timer starts timing. Set the delay (in cycles) for which the timer must run before the 59PnD1 setting asserts the output.

Setting	Prompt	Range	Default	Category
59PnD1	O/V Element <i>n</i> Level 1 Delay	0.00 to 16000 cyc.	10	

# Inverse-Time Overcurrent Elements

**NOTE:** Because the SEL-451-6 uses DSS, relay operating times are delayed for the SEL-451-6 SV Subscriber and TIDL relay ordering options. For SV applications, operating times are delayed by the configured channel delay, CH\_DL\_Y. See SV Network Delays on page 17.25 in the SEL-400 Series Relays Instruction Manual for more details. For TIDL applications, the operating times are delayed by a fixed 1 millisecond. Use caution when setting relay coordination to account for this added delay.

The SEL-451 provides six selectable operating quantity inverse-time overcurrent elements. Ten different time-overcurrent characteristics (5 U.S. and 5 IEC curves) are available.

Each time-overcurrent element can be configured to operate on the line current (i.e., W terminal current or the sum of the W and X terminal currents) depending upon setting LINEI (Line Current Source); or circuit breaker operating quantities, with the terminal source depending upon settings BK1I and BK2I.

Both filtered magnitudes and rms magnitudes are available for the phase and maximum-phase quantities. Symmetrical component current quantities are available only for the line current source. *Table 5.58* defines the available setting choices for operating quantities and the corresponding analog quantity name as found in *Section 12: Analog Quantities*.

Each time-overcurrent element has a torque control SELOGIC equation 51SkTC (*k* = 1–6) that enables the element when the equation evaluates to logical 1, and disables the element when the equation evaluates to logical 0. See *Figure 5.69* for

a logic diagram of the time-overcurrent elements, including the torque control input. To provide selective protection disabling of the 51 elements under data loss conditions, include the analog channel status Relay Word bits in the torque-control equations for these elements (see *Analog Channel Statuses on page 5.2*). By default, only the 51S2 element has selective protection disabling provided because the element is set, by default, to operate on zero-sequence current.

**NOTE:** In the SEL-451, the time-overcurrent elements are not directionally controlled in the internal logic. Directional control may be achieved through the use of the torque-control settings, as shown in 25 kV Overhead Distribution Line Example on page 6.1. Also refer to Directional Element Routing on page 5.62.

The enable setting (E51S) controls how many time-overcurrent elements are available. For example, if E51S := 1, only 51S1 is processed. The remaining time-overcurrent elements 51Sk ( $k = 2\text{--}6$ ) are defeated, and the output Relay Word bits are forced to logical 0.

**Table 5.58 Selectable Current Quantities<sup>a</sup>**

Quantity	Description	Analog Quantities
<b>Filtered Magnitudes</b>		
IAn	A-Phase	LIAFIM, B1IAFIM, B2IAFIM
IBn	B-Phase	LIBFIM, B1IBFIM, B2IBFIM
ICn	C-Phase	LICFIM, B1ICFIM, B2ICFIM
IMAXn	Maximum Phase	
I1L	Line positive-sequence current	LI1FIM
3I2L	Line negative-sequence current	L3I2FIM
3I0n	Zero-sequence current	LIGFIM, B1IGFIM, B2IGFIM
<b>RMS Magnitudes</b>		
IAnR	A-Phase (see <i>Figure 9.2 in the SEL-400 Series Relays Instruction Manual</i> )	LIARMS, B1IARMS, B2IARMS <sup>b</sup>
IBnR	B-Phase (see <i>Figure 9.2 in the SEL-400 Series Relays Instruction Manual</i> )	LIBRMS, B1IBRMS, B2IBRMS <sup>b</sup>
ICnR	C-Phase (see <i>Figure 9.2 in the SEL-400 Series Relays Instruction Manual</i> )	LICRMS, B1ICRMS, B2ICRMS <sup>b</sup>
IMAXnR	Maximum Phase (see <i>Figure 9.2 in the SEL-400 Series Relays Instruction Manual</i> )	

<sup>a</sup> Parameter n is L for Line, 1 for Breaker 1, and 2 for Breaker 2.

<sup>b</sup> The 51Sk element will operate using instantaneous rms quantities. These 10-cycle average rms current analog quantities are shown for reference purposes (the instantaneous rms quantities are not available as analog quantities; see Table 12.2).

**Table 5.59 Selectable Inverse-Time Overcurrent Settings<sup>a</sup> (Sheet 1 of 2)**

Setting	Description	Range	Default (5 A)
E51S	Selectable Inverse-Time Overcurrent Element	N, 1–6	2
51S1O	Operating Quantity Element 1	IAn, IBn, ICn, IMAXn, IAnR, IBnR, ICnR, IMAXnR, I1L, 3I2L, 3I0n	IMAXL
51S1P	51S1 O/C Pickup Element 1 (A)	(0.05–3.2) • I <sub>NOM</sub>	5.00
51S1C	51S1 Inverse-Time O/C Curve Element 1	U1–U5, C1–C5	U3
51S1TD	51S1 Inverse-Time O/C Time Dial Element 1	0.50–15.00 (U <sub>x</sub> ) <sup>b</sup> , 0.05–1.00 (Cx) <sup>b</sup>	1.00
51S1RS	51S1 Inverse-Time O/C Electromechanical Reset Element 1	Y, N	N
51S1TC	51S1 Inverse-Time O/C Torque Control Element 1	SELOGIC Equation	1
51S2O	Operating Quantity Element 2	IAn, IBn, ICn, IMAXn, IAnR, IBnR, ICnR, IMAXnR, I1L, 3I2L, 3I0n	3I0L
51S2P	51S2 O/C Pickup Element 2 (A)	(0.05–3.2) • I <sub>NOM</sub>	1.50

**Table 5.59 Selectable Inverse-Time Overcurrent Settings<sup>a</sup> (Sheet 2 of 2)**

<b>Setting</b>	<b>Description</b>	<b>Range</b>	<b>Default (5 A)</b>
51S2C	51S2 Inverse-Time O/C Curve Element 2	U1–U5, C1–C5	U3
51S2TD	51S2 Inverse-Time O/C Time Dial Element 2	0.50–15.00 (U <sub>x</sub> ) <sup>b</sup> , 0.05–1.00 (C <sub>x</sub> ) <sup>b</sup>	1.00
51S2RS	51S2 Inverse-Time O/C Electromechanical Reset Element 2	Y, N	N
51S2TC	51S2 Inverse-Time O/C Torque Control Element 2	SELOGIC Equation	PLT01 AND NOT ILBK <sup>c</sup>
51S3O	Operating Quantity Element 3	I <sub>An</sub> , I <sub>Bn</sub> , I <sub>Cn</sub> , IMAX <sub>n</sub> , I <sub>AnR</sub> , I <sub>BnR</sub> , I <sub>CnR</sub> , IMAX <sub>nR</sub> , I <sub>IL</sub> , I <sub>2L</sub> , I <sub>0n</sub>	IMAXL
51S3P	51S3 O/C Pickup Element 3 (A)	OFF, (0.05–3.2) • I <sub>NOM</sub>	5.00
51S3C	51S3 Inverse-Time O/C Curve Element 3	U1–U5, C1–C5	U3
51S3TD	51S3 Inverse-Time O/C Time Dial Element 3	0.50–15.00 (U <sub>x</sub> ) <sup>b</sup> , 0.05–1.00 (C <sub>x</sub> ) <sup>b</sup>	1.00
51S3RS	51S3 Inverse-Time O/C Electromechanical Reset Element 3	Y, N	N
51S3TC	51S3 Inverse-Time O/C Torque Control Element 3	SELOGIC Equation	1
51S4O	Operating Quantity Element 4	I <sub>An</sub> , I <sub>Bn</sub> , I <sub>Cn</sub> , IMAX <sub>n</sub> , I <sub>AnR</sub> , I <sub>BnR</sub> , I <sub>CnR</sub> , IMAX <sub>nR</sub> , I <sub>IL</sub> , I <sub>2L</sub> , I <sub>0n</sub>	IMAXL
51S4P	51S4 O/C Pickup Element 4 (A)	(0.05–3.2) • I <sub>NOM</sub>	5.00
51S4C	51S4 Inverse-Time O/C Curve Element 4	U1–U5, C1–C5	U3
51S4TD	51S4 Inverse-Time O/C Time Dial Element 4	0.50–15.00 (U <sub>x</sub> ) <sup>b</sup> , 0.05–1.00 (C <sub>x</sub> ) <sup>b</sup>	1.00
51S4RS	51S4 Inverse-Time O/C Electromechanical Reset Element 4	Y, N	N
51S4TC	51S4 Inverse-Time O/C Torque Control Element 4	SELOGIC Equation	1
51S5O	Operating Quantity Element 5	I <sub>An</sub> , I <sub>Bn</sub> , I <sub>Cn</sub> , IMAX <sub>n</sub> , I <sub>AnR</sub> , I <sub>BnR</sub> , I <sub>CnR</sub> , IMAX <sub>nR</sub> , I <sub>IL</sub> , I <sub>2L</sub> , I <sub>0n</sub>	IMAXL
51S5P	51S5 O/C Pickup Element 5 (A)	(0.05–3.2) • I <sub>NOM</sub>	5.00
51S5C	51S5 Inverse-Time O/C Curve Element 5	U1–U5, C1–C5	U3
51S5TD	51S5 Inverse-Time O/C Time Dial Element 5	0.50–15.00 (U <sub>x</sub> ) <sup>b</sup> , 0.05–1.00 (C <sub>x</sub> ) <sup>b</sup>	1.00
51S5RS	51S5 Inverse-Time O/C Electromechanical Reset Element 5	Y, N	N
51S5TC	51S5 Inverse-Time O/C Torque Control Element 5	SELOGIC Equation	1
51S6O	Operating Quantity Element 6	I <sub>An</sub> , I <sub>Bn</sub> , I <sub>Cn</sub> , IMAX <sub>n</sub> , I <sub>AnR</sub> , I <sub>BnR</sub> , I <sub>CnR</sub> , IMAX <sub>nR</sub> , I <sub>IL</sub> , I <sub>2L</sub> , I <sub>0n</sub>	IMAXL
51S6P	51S6 O/C Pickup Element 6 (A)	OFF, (0.05–3.2) • I <sub>NOM</sub>	5.00
51S6C	51S6 Inverse-Time O/C Curve Element 6	U1–U5, C1–C5	U3
51S6TD	51S6 Inverse-Time O/C Time Dial Element 6	0.50–15.00 (U <sub>x</sub> ) <sup>b</sup> , 0.05–1.00 (C <sub>x</sub> ) <sup>b</sup>	1.00
51S6RS	51S6 Inverse-Time O/C Electromechanical Reset Element 6	Y, N	N
51S6TC	51S6 Inverse-Time O/C Torque Control Element 6	SELOGIC Equation	1

<sup>a</sup> Parameter n is L for Line, 1 for Breaker 1, and 2 for Breaker 2.<sup>b</sup> Parameter x is a number from 1–5 indicating the operating curve (see Table 5.59 through Table 5.68).<sup>c</sup> The default setting is PLT01 in the SEL-451-6 SV Publisher.**Table 5.60 Selectable Inverse-Time Overcurrent Relay Word Bits (Sheet 1 of 2)**

<b>Name</b>	<b>Description</b>
51S1	Inverse-Time Overcurrent Element 1 pickup
51S1T	Inverse-Time Overcurrent Element 1 timed out
51S1R	Inverse-Time Overcurrent Element 1 reset
51S2	Inverse-Time Overcurrent Element 2 pickup

**Table 5.60 Selectable Inverse-Time Overcurrent Relay Word Bits (Sheet 2 of 2)**

Name	Description
51S2T	Inverse-Time Overcurrent Element 2 timed out
51S2R	Inverse-Time Overcurrent Element 2 reset
51S3	Inverse-Time Overcurrent Element 3 pickup
51S3T	Inverse-Time Overcurrent Element 3 timed out
51S3R	Inverse-Time Overcurrent Element 3 reset
51S4	Inverse-Time Overcurrent Element 4 pickup
51S4T	Inverse-Time Overcurrent Element 4 timed out
51S4R	Inverse-Time Overcurrent Element 4 reset
51S5	Inverse-Time Overcurrent Element 5 pickup
51S5T	Inverse-Time Overcurrent Element 5 timed out
51S5R	Inverse-Time Overcurrent Element 5 reset
51S6	Inverse-Time Overcurrent Element 6 pickup
51S6T	Inverse-Time Overcurrent Element 6 timed out
51S6R	Inverse-Time Overcurrent Element 6 reset

## Time-Current Operating Characteristics

**NOTE:** Because the SEL-451-6 uses DSS, relay operating times are delayed for the SEL-451-6 SV Subscriber and TIDL relay ordering options. For SV applications, operating times are delayed by the configured channel delay, CH\_DLY. See SV Network Delays on page 17.25 in the SEL-400 Series Relays Instruction Manual for more details. For TIDL applications, the operating times are delayed by a fixed 1 millisecond. Use caution when setting relay coordination to account for this added delay.

The following information describes curve timing for time-overcurrent element curve and time-dial settings. The time-overcurrent relay curves in *Table 5.59–Table 5.67* conform to IEEE C37.112-1996, *IEEE Standard Inverse-Time Characteristic Equations for Overcurrent Relays*.

$t_p$  = operating time in seconds

$t_r$  = electromechanical induction-disk emulation reset time in seconds  
(if you select electromechanical reset setting)

TD = time-dial setting

M = applied multiples of pickup current [for operating time ( $t_p$ ), M>1;  
for reset time ( $t_r$ ), M≤1]


**Table 5.61 Equations Associated With U.S. Curves**

Curve Type	Operating Time	Reset Time	Figure
U1 (Moderately Inverse)	$T_p = TD \cdot \left( 0.0226 + \frac{0.0104}{M^{0.02} - 1} \right)$	$T_r = TD \cdot \left( \frac{1.08}{1 - M^2} \right)$	<i>Table 5.59</i>
U2 (Inverse)	$T_p = TD \cdot \left( 0.180 + \frac{5.95}{M^2 - 1} \right)$	$T_r = TD \cdot \left( \frac{5.95}{1 - M^2} \right)$	<i>Table 5.60</i>
U3 (Very Inverse)	$T_p = TD \cdot \left( 0.0963 + \frac{3.88}{M^2 - 1} \right)$	$T_r = TD \cdot \left( \frac{3.88}{1 - M^2} \right)$	<i>Table 5.61</i>
U4 (Extremely Inverse)	$T_p = TD \cdot \left( 0.02434 + \frac{5.64}{M^2 - 1} \right)$	$T_r = TD \cdot \left( \frac{5.64}{1 - M^2} \right)$	<i>Table 5.62</i>
U5 (Short-Time Inverse)	$T_p = TD \cdot \left( 0.00262 + \frac{0.00342}{M^{0.02} - 1} \right)$	$T_r = TD \cdot \left( \frac{0.323}{1 - M^2} \right)$	<i>Table 5.63</i>


**Table 5.62 Equations Associated With IEC Curves**

Curve Type	Operating Time	Reset Time	Figure
C1 (Standard Inverse)	$T_p = TD \cdot \left( \frac{0.14}{M^{0.02} - 1} \right)$	$T_r = TD \cdot \left( \frac{13.5}{1 - M^2} \right)$	<i>Table 5.64</i>
C2 (Very Inverse)	$T_p = TD \cdot \left( \frac{13.5}{M - 1} \right)$	$T_r = TD \cdot \left( \frac{47.3}{1 - M^2} \right)$	<i>Table 5.65</i>
C3 (Extremely Inverse)	$T_p = TD \cdot \left( \frac{80}{M^2 - 1} \right)$	$T_r = TD \cdot \left( \frac{80}{1 - M^2} \right)$	<i>Table 5.66</i>
C4 (Long-Time Inverse)	$T_p = TD \cdot \left( \frac{120}{M - 1} \right)$	$T_r = TD \cdot \left( \frac{120}{1 - M} \right)$	<i>Table 5.67</i>
C5 (Short-Time Inverse)	$T_p = TD \cdot \left( \frac{0.05}{M^{0.04} - 1} \right)$	$T_r = TD \cdot \left( \frac{4.85}{1 - M^2} \right)$	<i>Table 5.68</i>


**5.80** | Protection Functions  
**Inverse-Time Overcurrent Elements**




**Figure 5.59 U.S. Moderately Inverse-U1**




**Figure 5.60 U.S. Inverse-U2**


**Figure 5.61 U.S. Very Inverse-U3**



**Figure 5.62 U.S. Extremely Inverse-U4**




**Figure 5.63 U.S. Short-Time Inverse-U5**




**Figure 5.64 IEC Standard Inverse-C1**

**5.86** | Protection Functions  
**Inverse-Time Overcurrent Elements**



**Figure 5.65 IEC Very Inverse-C2**



**Figure 5.66 IEC Extremely Inverse-C3**





Figure 5.67 IEC Long-Time Inverse-C4



**Figure 5.68 IEC Short-Time Inverse-C5**




Figure 5.69 Selectable Inverse-Time Overcurrent Element Logic Diagram

## Over- and Underpower Elements

The SEL-451 offers four overpower elements or underpower elements. Use Group setting E32P to enable the number of power elements you want. Typical applications of power elements are the following:

- Overpower and/or underpower protection/control
- Reverse power protection/control
- VAR control for capacitor banks

The SEL-451 uses the IEEE convention for power measurement, as *Figure 5.70* and *Figure 5.71* illustrate.





Figure 5.70 Primary Plant Connections

**Figure 5.71 Complex Power Measurement Conventions**


Input quantities for the four power elements are not fixed; make your selection from the three-phase power elements in *Table 5.63*.

**Table 5.63 Power Element Operating Quantities (Secondary Values)**

Analog Quantity	Description
3PLF	Instantaneous three-phase fundamental active power
3QLF	Instantaneous three-phase fundamental reactive power

*Figure 5.72* shows the logic for the overpower element, and *Figure 5.76* shows the logic for the underpower element. There are some conditions that must be met to enable both over- and underpower logic:


- Over- and underpower elements must be specified (E32P).
- An operating quantity (32OPO $nn$ ) must be specified.
- SELOGIC control equation E32OP $nn$  must be asserted.

**Figure 5.72 Overpower Element Logic**


Input 32OPO $nn$  is the power quantity (see *Table 5.63*) that the logic compares against the 32OPP $nn$  setting. In general, the output of a comparator asserts to logical 1 when the (+) quantity exceeds the (-) quantity. Switch S selects the appropriate comparator as a function of the 32OPP $nn$  setting. For example, if 32OPP $nn$  < 0 (negative value), then Switch S is in position 1 and Comparator 2 is in use. In this case, the output of Comparator 2 asserts to logical 1 when the 32OPP $nn$  setting value exceeds the 32OPO $nn$  analog quantity.

Conversely, if 32OPP $nn$  > 0 (positive value), then Switch S is in position 2, and Comparator 1 is in use. In this case, the output of Comparator 1 asserts to logical 1 when the 32OPO $nn$  analog quantity exceeds the 32OPP $nn$  setting value.

As an example, assume that you want to assert an output when the fundamental three-phase active power exceeds 54 VA secondary in the direction of the load flow. From *Table 5.63*, select 3PLF (fundamental three-phase active power) as the operating quantity. Using the first power element, set 32OPO01 = 3PLF. From *Figure 5.71*, the direction of the load flow is positive in the first and fourth quadrants. Therefore, set the threshold to a positive value (32OPP01 = +54). If you want to control the load in the reverse direction, then set 32OPP01 = -54. *Figure 5.73* shows a case where the control direction is towards the load, and *Figure 5.74* shows a case where the control direction is away from the load.




**Figure 5.73 Load Flow Towards Load**



**Figure 5.74 Reverse Load Flow**


Use SELOGIC control equation E32OPnn to state the conditions when the power elements must be active. Output 32OPnn is the instantaneous output when the AND gate turns on, and 32OPTnn is the time-delayed output.

The sign of the pickup setting also determines the directional control for the reactive power element. In *Figure 5.75*, the top shaded area shows a case where the direction of the fundamental three-phase reactive power (3QLF) is towards the load. The bottom shaded area shows a case where the flow is in the reverse direction.



**Figure 5.75 Reactive Power Characteristic**

Figure 5.76 shows the logic for the underpower element. This element is the same as the overpower element.



**Figure 5.76 Underpower Element Logic**

## Over- and Underpower Element Settings E32P (Enable Over/Underpower)

Set E32P to the number of power elements for the specific terminals in your application.

### 320POgg (Overpower Operating Quantities)

Select the analog quantity (see *Table 5.63*) for each of the enabled (E32P setting) power elements.

### 320PPgg (Overpower Pickup)

The 32OPPg setting is the overpower pickup and directional control setting for each of the enabled overpower elements in secondary VA. In general, a setting with a positive sign controls power in the direction of the load (see *Figure 5.70* and *Figure 5.71*), and a setting with a negative sign controls power in the reverse direction (see *Figure 5.74* and *Figure 5.75*). Analog quantities in *Table 5.63* are in secondary quantities, so you do not need any conversions.

## 320PDgg (Overpower Delay)

For each enabled overpower element, select a time in cycles that you want the element(s) to wait before asserting.

## E320Pgg (Torque Control)

Use the torque-control setting to specify conditions under which the overpower elements must be active. With the default setting of NA, the element is switched off.

## 32UP0gg (Underpower Operating Quantities)

Select the analog quantity (see *Table 5.63*) for each of the enabled (set in the E32P setting) power elements.

## 32UPPg (Underpower Pickup)

The 32UPPg setting is the underpower pickup and directional control setting for each of the enabled overpower elements in secondary VA. In general, a setting with a positive sign controls power in the direction of the load (see *Figure 5.70* and *Figure 5.71*), and a setting with a negative sign controls power in the reverse direction (see *Figure 5.74* and *Figure 5.75*). Analog quantities in *Table 5.63* are in secondary quantities, so you do not need any conversions.

## 32UPDgg (Underpower Delay)

For each enabled underpower element, select a time in cycles that you want the element(s) to wait before asserting.

## E32UPPg (Torque Control)

Use the torque-control setting to specify conditions under which the underpower elements must be active. With the default setting of NA, the element is switched off.

To provide selective protection disabling of the 32U elements under data loss conditions, include the analog channel status Relay Word bits in the torque-control equations for these elements (see *Line and Breaker Analog Statuses on page 5.16* and *Application Setting SVBLK and Relay Word Bit SVBK\_EX on page 5.19*).

# IEC Thermal Elements

---

## Thermal Element

The relay implements three independent thermal elements that conform to the IEC 60255-149 standard. Use these elements to activate a control action or issue an alarm or trip when your equipment overheats as a result of adverse operating conditions.

The relay computes the incremental thermal level, H, of the equipment. The thermal level is a ratio between the estimated actual temperature of the equipment and the steady-state temperature of the equipment when the equipment is operating at a maximum current value.

The relay computes the accumulated thermal level by using the following equations:

If  $IEQ \geq IEQPU$

$$THRL_t = THRL_{t-1} \cdot \left( \frac{TCONH}{TCONH + \Delta t} \right) + \left( \frac{IEQ_t}{IMC} \right)^2 \cdot \left( \frac{\Delta t}{TCONH + \Delta t} \right) \cdot FAMB$$

**Equation 5.28**

If  $IEQ < IEQPU$

$$THRL_t = THRL_{t-1} \cdot \left( \frac{TCONC}{TCONC + \Delta t} \right)$$

**Equation 5.29**

where:

$THRL_t$  = The accumulated thermal level at time  $t$

$THRL_{t-1}$  = The accumulated thermal level from the previous processing interval

$\Delta t$  = The processing interval for the element, which is once every power system cycle (i.e., 50 or 60 Hz)

$IEQ$  = The equivalent heating current at time  $t$ , given in per unit

$IEQPU$  = The equivalent heating current pickup threshold, given in per unit

$IMC$  = The maximum continuous current, given in per unit

$TCONH$  = User-selectable equipment hot time constant that models the thermal characteristics of the equipment when it is energized.

$TCONC$  = User-selectable equipment cold time constant that models the thermal characteristics of the equipment when it is de-energized.

$FAMB$  = The ambient temperature factor

The relay calculates the equivalent heating current,  $IEQ$ , according to the following:

$$IEQ = \frac{THRO}{INOM}$$

**Equation 5.30**

where:

$THRO$  = User-selectable thermal model operating current

$INOM$  = Nominal current rating of the input associated with  $THRO$  operating current (i.e., 1 or 5 A)

Additionally, the relay calculates the maximum continuous current (IMC), according to the following:

$$IMC = KCONS \cdot IBAS$$

**Equation 5.31**

where:

KCONS = User-selectable basic current correction factor

IBAS = User-selectable basic current values in per unit

Lastly, the relay computes the ambient temperature factor, FAMB, according to the following:

$$FAMB = \frac{TMAX - 40^{\circ}C}{TMAX - TAMB}$$

**Equation 5.32**

where:

TMAX = User-selectable maximum operating temperature of the equipment

TAMB = Ambient temperature measurement from the user-selectable temperature probe

If TAMB = OFF, then set FAMB = 1.

If TAMB ≠ OFF, and the RTD\_STAT = 0, freeze the FAMB value to the previous calculated value. If the previous value was not calculated, then initialize FAMB value to 1.

$$RTD\_STAT = RTDmmST$$


**Equation 5.33**

where:

mm = the mapped resistance temperature detector (RTD) index based on the TAMB setting

## Thermal Element Logic

Figure 5.77 shows the thermal alarming and tripping logic for each of the three thermal elements ( $n = 1, 2$ , and  $3$ ).



**Figure 5.77 Thermal Alarming and Tripping Logic**

When considering settings levels for the thermal elements alarming and tripping functions, note from *Equation 5.34* that the relay calculates the instantaneous thermal level of the equipment as follows:

$$H = \left( \frac{IEQ_t}{IMC} \right)^2 \cdot FAMB$$

**Equation 5.34**

From this equation, the per-unit thermal level the relay computes depends on the per-unit current flowing through the equipment (IEQ), and the KCONS and IBAS settings. These make up the IMC value and the ambient temperature factor, FAMB. Given this information, one can set the thermal level alarm and tripping thresholds when considering the various operating current levels and temperature the equipment will be subjected to.

If the instantaneous thermal level H is greater than the thermal level trip limit (THLT<sub>n</sub>) and the accumulated tripping element has not yet asserted (THRLT<sub>n</sub>), the relay calculates the remaining time before the thermal element trips, as shown in *Equation 5.35*. The relay also calculates how much of the thermal capacity of the equipment is currently being used, as shown in *Equation 5.36*.

$$THTRIPn = TCONHn \cdot \ln \left( \frac{Hn - THRLn}{Hn - \left( \frac{THLTn}{100} \right)} \right)$$

**Equation 5.35**

$$THTCUn = 100 \cdot \left( \frac{THRLn}{\left( \frac{THLTn}{100} \right)} \right)$$

**Equation 5.36**

Thermal levels (THRL<sub>n</sub>), thermal element remaining time before trip (THTRIP<sub>n</sub>), and thermal element capacity used (THTC<sub>U</sub>n) are all available as analog quantities. Additionally, the three thermal level alarming Relay Word bits, (THRLAn), as well as the three thermal level tripping Relay Word bits, THRLT<sub>n</sub>, are available.

## Settings Description

### Enable IEC Thermal Element (ETHRIEC)

Enable 1, 2, or 3 independent thermal elements.

Label	Prompt	Range	Default
ETHRIEC	Enable IEC Thermal (N, 1–3)	N, 1–3	N

### Thermal Model Operating Quantity (THRO<sub>n</sub>)

The thermal model operating quantity can be selected per phase.

Label	Prompt	Range	Default
THRO <sub>n</sub> <sup>a</sup>	Thermal Model <i>n</i> Operating Quantity	IALRMS, IBLRMS, ICLRMS, IMAXLR	THRO1 = IALRMS THRO2 = IBLRMS THRO3 = ICLRMS

<sup>a</sup> n = 1–3.

## Basic Current Value in Per Unit (IBASn)

This setting accounts for the specified limiting value of the current for which the relay is required not to operate at when considering steady-state conditions. The product of the Basic Current Value, IBASn ( $n = 1-3$ ), and the Basic Current Correction Factor, KCONS $n$  (described below), is the Maximum Continuous Current, IMC, used by the relay in computing the thermal level.

Label	Prompt	Range	Default
IBAS $n^a$	Basic Current Value in PU $n$ (0.1–3.0)	0.1–3	1.1

<sup>a</sup>  $n = 1-3$ .

## Equivalent Heating Current Pickup Value in Per Unit (IEQPU $n$ )

The equivalent heating current pickup value is used by the relay to switch between the hot and cold time constant thermal equations. This setting defines what the equipment considers to be insignificant operating current that results in negligible heating effects. Typically this value is very close to zero, corresponding to when the capacitor bank is de-energized.

Label	Prompt	Range	Default
IEQPU $n^a$	Eq. Heating Current PickUp Value in PU $n$ (0.05–1)	0.05–1	0.05

<sup>a</sup>  $n = 1-3$ .

## Basic Current Correction Factor (KCONS $n$ )

This setting dictates the maximum continuous load current of the capacitor bank. The product of the Basic Current Value, IBAS $n$ , and the Basic Current Correction Factor, KCONS $n$ , is the Maximum Continuous Current, IMC, used by the relay in computing the thermal level.

Label	Prompt	Range	Default
KCONS $n^a$	Basic Current Correction Factor $n$ (0.50–1.5)	0.05–1	1

<sup>a</sup>  $n = 1-3$ .

## Heating Thermal Time Constant (TCONH $n$ )

This setting defines the thermal characteristic of the equipment when the equipment is energized, that is when the current is above the IEQPU value.

Label	Prompt	Range	Default
TCONH $n^a$	Heating Thermal Time Constant $n$ (1–500 min)	1–500 min	60

<sup>a</sup>  $n = 1-3$ .

## Cooling Thermal Time Constant (TCONC $n$ )

This setting defines the thermal characteristic of the equipment when the equipment is de-energized, that is when the current is below the IEQPU value.

Label	Prompt	Range	Default
TCONC $n^a$	Cooling Thermal Time Constant $n$ (1–500 min)	1–500 min	60

<sup>a</sup>  $n = 1-3$ .

## Thermal Level Alarm Limit (THLAn)

This setting specifies the per-unit thermal level when the relay will assert the thermal alarm Relay Word bit.

Label	Prompt	Range	Default
THLAn <sup>a</sup>	Thermal Level Alarm Limit $n$ (1–100%)	1.0%–100%	50

<sup>a</sup>  $n = 1\text{--}3$ .

## Thermal Level Trip Limit (THLTn)

This setting specifies the per-unit thermal level when the relay will assert the thermal trip Relay Word bit.

Label	Prompt	Range	Default
THLTn <sup>a</sup>	Thermal Level Trip Limit $n$ (1–150%)	1.0%–150%	80

<sup>a</sup>  $n = 1\text{--}3$ .

## Ambient Temperature Probe Measurement (TAMB)

This setting specifies the RTD, such as the SEL-2600, input used to measure the ambient temperature surrounding the device. The ambient temperature measured, TAMB, is used to calculate the Ambient Temperature Factor, FAMB $n$  ( $n = 1\text{--}3$ ) as defined by *Equation 5.32*. If TAMB is set to OFF, then FAMB $n$  is forced to a value of 1. If TAMB is set to an RTD input, the FAMB $n$  value is supervised by the RTD $mm$ OK bit ( $mm$  corresponds to the RTD input selected by the TAMB setting). If this bit is asserted, indicating the RTD reading is accurate, then the relay computes the FAMB $n$  value using *Equation 5.32*. If the RTD $mm$ OK bit is deasserted, then the FAMB $n$  value is frozen on the previously calculated FAMB $n$  value.

Label	Prompt	Default
TAMB	Ambient Temp. Meas. Probe (OFF, RTD01–RTD12)	OFF

## Maximum Temperature of the Equipment (TMAXn)

This setting specifies the maximum operating temperature of the protected equipment. This setting is used to calculate FAMB $n$  (see *Equation 5.32*).

Label	Prompt	Range	Default
TMAXn <sup>a, b</sup>	Maximum Temperature of the Equipment $n$ (80°–300°C)	80°–300°C	155

<sup>a</sup>  $n = 1\text{--}3$ .

<sup>b</sup> Hide setting if TAMB = OFF.

## Switch-On-to-Fault Logic

The SOTF logic permits specified protection elements to trip for a settable time after the circuit breaker closes. Specify these elements in the SELOGIC control equation TRSOTF (switch-onto-fault trip). The SOTF logic works in two stages: validating a possible SOTF condition (which asserts SOTFE) and initiating (enabling) the SOTF protection duration.

The relay validates an SOTF condition by sensing the following:

- **Upon circuit breaker opening:** detection of a pole-open condition (3PO) when setting 52AEND (52A Pole Open Qualifying Time Delay) is other than OFF
- **Upon circuit breaker closing:** detection of a pole-open condition (3PO) when setting CLOEND (Close Enable Time Delay) is other than OFF

Select either or both methods for the validating procedure.

The relay initiates SOTF protection at these corresponding instances:

- **Circuit breaker opening:** 52AEND timer time-out
- **Circuit breaker closing:** CLOEND time time-out and SELOGIC control equation CLSMON assertion

## Circuit Breaker Opened SOTF Logic

Set ESOTF to Y and set 52AEND to other than OFF to enable the circuit breaker-opened SOTF logic. When the circuit breaker opens, the 52AEND timer operates when three poles open (3PO asserts). When the 3PO condition lasts longer than the 52AEND timer, the relay asserts Relay Word bit SOTFE (SOTF Enable).

When the circuit breaker closes, Relay Word bit 3PO deasserts after the 3POD dropout time. When 3PO deasserts, the relay continues to assert Relay Word bit SOTFE for dropout time SOTFD or until the logic detects a healthy voltage condition (if EVRST := Y, see *SOTF Options on page 5.100*).

## Circuit Breaker Closed SOTF Logic

You can detect circuit breaker close bus assertion by monitoring the dc close bus. Connect a control input on the SEL-451 to the dc close bus. The control input energizes whenever a manual close or automatic reclosure occurs. Set SELOGIC control equation CLSMON (Close Signal Monitor) to monitor the control input (e.g., CLSMON := IN202) and consequently detect close bus assertion.

Set ESOTF to Y and set CLOEND to other than OFF to enable the circuit breaker-closed SOTF logic. The CLOEND timer operates when three poles open (3PO asserts). If the 3PO condition continues longer than the CLOEND time and the close bus asserts (SELOGIC control equation CLSMON equals logical 1), Relay Word bit SOTFE asserts and remains asserted for dropout time setting SOTFD or until the logic detects a healthy voltage condition (if EVRST := Y, see *SOTF Options on page 5.100*).

## SOTF Options

If the setting EVRST (Voltage Reset Enable) is enabled (EVRST := Y), Relay Word bit SOTFE resets automatically when the relay measures healthy balanced positive-sequence voltage at greater than VRSTPU times the nominal voltage.

**Table 5.64 SOTF Settings (Sheet 1 of 2)**


Setting	Description	Range	Default (5 A)
ESOTF	Switch-On-Fault	Y, N	Y
EVRST	Switch-On-Fault Voltage Reset	Y, N	Y
52AEND	52A Pole Open Time Delay (cycles)	OFF, 0.000–16000	10.000

**Table 5.64 SOTF Settings (Sheet 2 of 2)**

Setting	Description	Range	Default (5 A)
VRSTPU	Switch-On-Fault Voltage Reset (pu)	0.60–1.00	0.80
CLOEND	CLSMON or Single Pole Open Delay (cycles)	OFF, 0.000–16000	OFF
SOTFD	Switch-On-Fault Enable Duration (cycles)	0.500–16000	10.000
CLSMON	Close Signal Monitor	SELOGIC Equation	N/A

**Table 5.65 SOTF Relay Word Bits**

Name	Description
SOTFE	Switch-onto-fault trip logic enabled

**Figure 5.78 SOTF Logic Diagram**

## Communications-Assisted Tripping Logic

**NOTE:** Because the SEL-451-6 uses DSS, relay operating times are delayed for the SEL-451-6 SV Subscriber and TIDL relay ordering options. For SV applications, operating times are delayed by the configured channel delay, CH\_DLY. See SV Network Delays on page 17.25 in the SEL-400 Series Relays Instruction Manual for more details. For TIDL applications, the operating times are delayed by a fixed 1 millisecond. Use caution when setting relay coordination to account for this added delay.

Communications-assisted tripping schemes provide unit protection for transmission lines without any need for external coordination devices. The relay includes the following three schemes.

- ▶ POTT—Permissive Overreaching Transfer Trip
- ▶ DCUB—Directional Comparison Unblocking
- ▶ DCB—Directional Comparison Blocking

All of these schemes work in both two-terminal and three-terminal line applications. For the DCUB scheme, you have separate settings choices for these applications (ECOMM equals DCUB1 or DCUB2) because of unique DCUB logic considerations.


**NOTE:** When connecting an SEL-451-6 SV Subscriber or TiDL relay with a traditional relay (e.g., SEL-451-5) to perform communications-assisted tripping, consider the effect of the channel delay in the SEL-451-6 because there is a possible delay in directional protection element assertions.

Also consider the impact of selective protection disabling in the SEL-451-6 and how it impacts the assertion of the directional element outputs.

The directional elements must be enabled (SET E32 := Y, AUTO, or AUTO2) and the Level 3 elements set in the reverse direction (DIR3 := R) for all three schemes. In the following descriptions, the terms zone and level can be used interchangeably.

**Table 5.66 ECOMM Setting**

Setting	Description	Range	Default (5 A)
ECOMM	Communications-Assisted Tripping	N, DCB, POTT, DCUB1, DCUB2	N



**Figure 5.79 Required Zone Directional Settings**

## Directional Comparison Blocking Scheme

**NOTE:** When connecting an SEL-451-6 SV Subscriber or TiDL relay with a traditional relay (e.g., SEL-451) to perform communications-assisted tripping, consider the effect of the channel delay in the SEL-451-6 because there is a possible delay in directional protection element assertions.

Use the VLBK and ILBK Relay Word bits to send the blocking signal to the remote terminal during a loss of DSS data. For example, append OR VLBK OR ILBK to applicable SELogic control equations. Also consider the impact of selective protection disabling in the SEL-451-6 and how it impacts the assertion of the directional element outputs.

The DCB trip scheme performs the following tasks:

- Provides carrier coordination timers that allow time for the block trip signal to arrive from the remote terminal. The 67SD timer is for the Level 2 overcurrent elements 67P2, 67Q2, and 67G2.
- Instantaneously keys the communications equipment to transmit block trip for reverse faults and extends this signal for a settable time (Z3XD) following the dropout of all Level 3 directional-overcurrent elements.
- Latches block trip send condition by the phase directional elements following a close-in zero-voltage three-phase fault when the polarizing memory expires; return of polarizing memory voltage or interruption of fault current removes the latch.
- Extends the received block trip signal by a settable time (BTXD).

The DCB scheme consists of four sections:

- Coordination timers
- Starting elements
- Extension of the blocking signal
- Stopping elements

## Coordination Timers

Momentarily delaying the forward-looking Level 2 elements that provide high-speed tripping at the local terminal ensures that the local circuit breaker does not trip for external faults behind the remote terminal. This delay provides time for the nondirectional and reverse-looking elements at the remote terminal to send a blocking signal to the local terminal during out-of-section faults. This particular time delay is the coordination time for the DCB scheme. The 67SD setting is used to achieve coordination time between the local and remote end of the line.

The recommended setting for the 67SD timer is the sum of the following three times:

- Control input recognition time (including debounce timer)
- Remote Level 3 nondirectional low-set overcurrent element maximum operating time
- Maximum communications channel time

The output of Level 2 delay timer 67SD is Relay Word bit 67QG2S (Level 2 Overcurrent Short Delay).

If the control input time delay on pickup debounce timer is zero, the maximum recognition time for the control input is 0.125 cycles.

## Starting Elements

You can select nondirectional elements, directional elements, or both to detect external faults behind the local terminal. These elements send a blocking signal to the remote station to prevent unwanted high-speed tripping during out-of-section faults. Nondirectional elements do not process a directional decision, so non-directional elements are always faster than directional elements.

### Nondirectional Start

Relay Word bit NSTRT (Nondirectional Start) is assigned to a contact output to start transmitting the blocking signal. NSTRT asserts if either 50Q3 or 50G3 pick up.

### Directional Start

Relay Word bit DSTRRT (Directional Start) asserts if any of the following elements pick up:

- Level 3 phase directional-overcurrent element
- Level 3 negative-sequence directional-overcurrent element
- Level 3 zero-sequence directional-overcurrent element

Relay Word bit DSTRRT is useful when a bolted close-in three-phase fault occurs behind the relay. Should the polarizing voltage for the directional elements collapse to zero, the corresponding Level 3 supervisory current level detectors will cause the Level 3 phase-directional elements to latch.

Use timer Z3XD (Zone [Level] 3 Reverse Time Delay on Dropout) to extend the blocking signal during current reversals. Use timer Z3XPU (Zone [Level] 3 Reverse Time Delay on Pickup) to prevent extension of the blocking signal resulting from Z3XD if a reverse-looking element picks up during a transient. This pickup delay ensures high-speed tripping for internal faults.

## Extension of the Blocking Signal

The DCB scheme typically uses an on/off carrier signal to block high-speed tripping at the remote terminal for out-of-section faults. Connect the carrier receive block signal output contact from the teleprotection equipment to a control input assigned to SELOGIC control equation BT (Block Trip Received). This input must remain asserted to block the forward-looking elements after the coordination timers expire. If the blocking signal drops out momentarily, the relay can trip for out-of-section faults.

Timer BTXD (Block Trip Extension) delays dropout of the control input assigned to Relay Word bit BT so that unwanted tripping does not occur during momentary lapses of the blocking signal (carrier holes). This timer maintains the blocking signal at the receiving relay by delaying the dropout of Relay Word bit BTX.

## Three-Terminal Line

If you apply the DCB scheme to a three-terminal line, program SELOGIC control equation BT as follows:

**BT := IN205 OR IN206** Block Trip Received (SELOGIC Equation)

Relay inputs IN205 or IN206 assert when the relay receives a blocking signal from either of the two other terminals. The relay cannot high-speed trip if either control input asserts. These two control inputs were chosen for this particular example. Use appropriate control inputs for your application.

## Stopping Elements

Level 2 directional-overcurrent elements detect that the fault is in the tripping direction and stop the starting elements from transmitting the blocking signal to the remote terminal. Program an output contact to stop carrier by energizing an input of the communications equipment transmitter.

The stopping elements must have priority over the nondirectional starting elements; however, directional starting elements must have priority over the stopping elements. *Required Zone Directional Settings on page 5.102* shows that the directional starting elements have internal priority over the stopping elements. Use SELOGIC control equations to make sure that the stopping elements have priority over the nondirectional starting elements:


**OUT201 := NSTRT AND NOT STOP OR DSTRT** Output (SELOGIC Equation)

**Table 5.67 DCB Settings**

Setting	Description	Range	Default (5 A)
Z3XPU	Zone 3 Reverse Pickup Delay (cycles)	0.000–16000	1.000
Z3XD	Zone 3 Reverse Dropout Time Delay (cycles)	0.000–16000	6.000
BTXD	Block Trip Receive Extension Time (cycles)	0.000–16000	1.000
67SD	Level 2 Overcurrent Short Delay (cycles)	0.000–16000	2.000
BT	Block Trip Received	SELOGIC Equation	N/A

**Table 5.68 DCB Relay Word Bits**

Name	Description
Z3XT	Current reversal guard timer
67QG2S	Level 2 overcurrent short delay element
DSTRT	Directional start element
NSTRT	Nondirectional start element
STOP	Stop element
BTX	Blocking signal extended


**Figure 5.80 DCB Logic Diagram**

# Permissive Overreaching Transfer Tripping Scheme

**NOTE:** When connecting an SEL-451-6 SV Subscriber or TiDL relay with a traditional relay (e.g., SEL-451) to perform communications-assisted tripping, consider the effect of the channel delay in the SEL-451-6 because there is a possible delay in directional protection element assertions.

Use the VLOK and ILOK Relay Word bits to supervise the permissive trip received SELogic control equations during a loss of DSS data. For example, append AND VLOK AND ILOK to applicable SELogic control equations. Also consider the impact of selective protection disabling in the SEL-451-6 and how it impacts the assertion of the directional element outputs.

Use MIRRORED BITS communications to implement a POTT scheme efficiently and economically. MIRRORED BITS communications technology improves security and improves the overall operating speed. If the communications channel is reliable and noise-free (as with fiber-optic channels), then POTT provides both security and reliability. You can also implement a POTT scheme with other conventional communications channels such as leased telephone lines and microwave. The DCUB trip scheme is a better choice if the communications channel is less than perfect, but communications channel failures are unlikely to occur during external faults.

## POTT Scheme Selection

The SEL-451 offers a conventional POTT scheme designed for an application with a single communications channel.

## POTT Scheme Logic

The POTT scheme logic performs the following tasks:

- Keys the communications equipment to send permissive trip (PT) when any element you include in the TRCOMM SELogic control equation asserts and the current reversal logic is not asserted
- Prevents keying and tripping by the POTT logic following a current reversal
- Echoes the received permissive signal to the remote terminal
- Prevents channel lockup during echo and test
- Provides a secure means of tripping for weak- and/or zero-infeed terminals

The POTT scheme logic consists of the following:

- Current reversal guard logic
- Echo
- Weak-infeed logic

## Current Reversal Guard Logic

Use current reversal guard for parallel line applications if the Level 2 reach extends beyond the midpoint of the parallel transmission line. With current reversal guard, the relay does not key the transmitter and ignores reception of a permissive signal from the remote terminal when the reverse-looking protection sees an external fault. The Zone (Level) 3 Reverse Block Delay (Z3RBD) timer extends these two actions after a current reversal ceases and the reverse-looking elements drop out.

## Echo

If the local circuit breaker is open, or a weak infeed condition exists, the remote relay permissive signal can echo back to itself and issue a high-speed trip for faults beyond the remote relay Level 1 reach. The SEL-451 includes logic that echoes the received permissive signal back to the remote terminal after specific conditions are satisfied. This echo logic includes timers for qualifying the permissive signal and timers to block the echo logic during specific conditions.

Use the Echo Block Time Delay (EBLKD) to block the echo logic after dropout of local permissive elements. The recommended time setting for the EBLKD timer is the sum of the following:

- Remote terminal circuit breaker opening time
- Communications channel round-trip time
- Safety margin

An echo delay ensures that the reverse-looking elements at the receiving end have sufficient time to operate and block the received echo signal for external faults behind the remote terminal. This delay also guards the echo and weak infeed logic against noise bursts that can occur on the communications channel during close-in external faults. Typically, these noise bursts coincide with faults external to the line section.

Because of the brief duration of noise bursts and the pickup for the reverse-looking elements, a received signal must be present for a short time to allow the POTT scheme to echo the permissive signal back to the remote terminal. The Echo Time Delay Pickup (ETDPU) timer specifies the time a permissive trip signal must be present.

The Echo Duration Time Delay (EDURD) limits the duration of the echoed permissive signal. Once the echo signal begins, it should remain for a minimum period of time and then stop, even if a terminal receives a continuous permissive signal. This cessation of the echo signal prevents the permissive trip signal from latching between the two terminals.

## Weak-Infeed Logic

The SEL-451 provides weak-infeed logic to high-speed trip both line terminals for internal faults near the weak terminal. The weak terminal echoes the permissive signal back to the strong terminal and allows the strong terminal to trip. After satisfaction of specific conditions, the weak terminal trips by converting the echoed permissive signal to a trip signal.

In some applications, one terminal might not contribute enough fault current to operate the protective elements, even with all sources in. It is important to trip the weak-infeed terminal to prevent low-level fault current from maintaining the fault arc (i.e., the fault will restrike following autoreclose at the strong terminal). Because the strong terminal is beyond the Level 1 reach, it cannot trip for end-zone faults.

The faulted phase voltage(s) is depressed at the weak-infeed terminal, a condition that generates significant residual voltage during ground faults. The SEL-451 uses phase-to-phase undervoltage level detectors and a residual overvoltage level detector to qualify a weak-infeed condition. If setting EWFC := Y, the relay enables the weak-infeed logic and settings 27PPW and 59NW are active.

The weak-infeed logic sets the Echo Conversion to Trip (ECTT) element upon satisfaction of the following:

- No reverse-looking elements have picked up (the reverse-looking elements override operation of the weak-infeed and echo logic for faults behind the relay location)
- LOP is deasserted when the setting ELOP equals Y1
- At least one phase-to-phase undervoltage element or the residual overvoltage element operates
- The local circuit breaker(s) is closed
- A permissive trip signal is received for ETDPDU time period

The EWFC setting enables the weak-infeed feature of the relay. When the setting EWFC := Y, the ECTT logic is enabled. ECTT logic is disabled when EWFC := N.

## Three-Terminal Lines

If you apply the POTT scheme to a three-terminal line, program SELOGIC control equation PT1 as follows:

**PT1:= IN205 AND IN206** General Permissive Trip Received (SELOGIC Equation)


Relay control inputs IN205 and IN206 assert when the relay receives a permissive signal from each of the two other terminals. The relay cannot high-speed trip until both inputs assert. These two control inputs were chosen for this particular example. Use control inputs that are appropriate for your application.

**Table 5.69 POTT Settings**

Setting	Description	Range	Default (5 A)
Z3RBD	Level 3 Reverse Block Time Delay (cycles)	0.000–16000	5.000
EBLKD	Echo Block Time Delay (cycles)	0.000–16000	10.000
ETDPDU	Echo Time Delay Pickup (cycles)	0.000–16000	2.000
EDURD	Echo Duration Time Delay (cycles)	0.000–16000	4.000
EWFC	Weak Infeed Trip	Y, N	N
27PPW	Weak Infeed Undervoltage Pickup ( $V_{\phi\phi}$ )	0.1–300	80.0
59NW	Weak Infeed Zero-Sequence Overvoltage Pickup (V)	0.1–200	5.0
PT1	General Permissive Trip Received	SELOGIC Equation	N/A


**Table 5.70 POTT Relay Word Bits**

Name	Description
PT	Permission to trip received
Z3RB	Current reversal guard asserted
KEY	Transmit permission to trip
EKEY	Echo received permission to trip
ECTT	Echo conversion to trip
WFC	Weak-infeed detected



**Figure 5.81 Permissive Trip Receiver Logic Diagram**

**5.110 | Protection Functions**  
**Permissive Overreaching Transfer Tripping Scheme**



**Figure 5.82 POTT Logic Diagram**

# Directional Comparison Unblocking Scheme Logic

**NOTE:** When connecting an SEL-451-6 SV Subscriber or TiDL relay with a traditional relay (e.g., SEL-451) to perform communications-assisted tripping, consider the effect of the channel delay in the SEL-451-6 because there is a possible delay in directional protection element assertions.

Use the VLOK and ILOK Relay Word bits to supervise the permissive trip received SELOGIC control equations during a loss of DSS data. For example, append AND VLOK AND ILOK to applicable SELOGIC control equations. Also consider the impact of selective protection disabling in the SEL-451-6 and how it impacts the assertion of the directional element outputs.

The DCUB tripping scheme in the SEL-451 provides a good combination of security and reliability, even when a communications channel is less than perfect. Communications channel failures are unlikely to occur during external faults. You can use the DCUB trip scheme with conventional communications channels such as PLC (power line carrier). Use improved methods such as MIRRORED BITS communications to implement the DCUB tripping scheme efficiently and economically. MIRRORED BITS communications and the DCUB tripping scheme give secure, high-speed operation.

Through a control input programmed to the loss-of-guard (LOG) function, the relay monitors the LOG output from the communications receiver. If LOG asserts, and no trip permission is received, the relay can high-speed trip during a short window by using selected overreaching elements. The relay then asserts permissive trip blocking signal UBB and locks out permissive trip Relay Word bit PTRX. The typical DCUB application is a POTT scheme with the addition of a frequency shift-keying (FSK) carrier as the communications medium.

Enable the DCUB logic by setting ECOMM to DCUB1 or DCUB2. You must provide the relay all POTT settings plus the settings exclusive to the DCUB scheme. The following is an explanation of the differences between setting choices DCUB1 and DCUB2:

- DCUB1—directional comparison unblocking scheme for two-terminal lines (i.e., communication from one remote terminal)
- DCUB2—directional comparison unblocking scheme for three-terminal lines (i.e., communication from two remote terminals)

The DCUB logic takes the LOG and permissive trip outputs from the communications receivers and makes permissive trip (PTRX1 and PTRX2) outputs and permissive trip (unblock) blocking (UBB1 and UBB2) outputs.

PTRX1 asserts for loss of channel or for an actual received permissive trip in two-terminal line applications (e.g., setting ECOMM to DCUB1).

PTRX1 or PTRX2 assert for loss of channel or for an actual received permissive trip (for the respective Channel 1 or Channel 2) in three-terminal line applications (e.g., setting ECOMM to DCUB2).

Enable setting ECOMM (when set to DCUB1 and DCUB2) determines the routing of Relay Word bits PTRX1 and PTRX2 to control Relay Word bit PTRX. Relay Word bit PTRX is the permissive trip receive input into the trip logic.

## Three-Terminal Lines

If you apply the DCUB scheme to a three-terminal line, program SELOGIC control equation PT1 and PT2 as follows:

PT1:= IN205 General Permissive Trip Received (SELOGIC Equation)

PT2:= IN206 Channel 2 Permissive Trip Received (SELOGIC Equation)

Relay control inputs IN205 or IN206 assert when the relay receives a permissive signal from one of the two other terminals. The relay cannot high-speed trip until both inputs assert. These two control inputs were chosen for this example. Use control inputs that are appropriate for your application.

In addition, for a three-terminal line, program SELOGIC control equations LOG1 (Channel 1 Loss-of-Guard) and LOG2 (Channel 2 Loss-of-Guard) as follows:

LOG1 := IN207 Channel 1 Loss-of-Guard

LOG2 := IN208 Channel 2 Loss-of-Guard

Relay control inputs IN207 or IN208 assert when the relay receives a loss-of-guard signal from either of the two other terminals. When SELOGIC control equation LOG1 asserts, the relay asserts Relay Word bit UBB1 (Block Permissive Trip on Receiver 1) and removes the possibility that Relay Word bit PTRX1 (Permissive Trip on Receiver 1) will assert. These two control inputs were chosen for this particular example. Use control inputs that are appropriate for your application.

See *Table 5.71 DCUB Settings*. The first portion of the settings (from Z3RBD to PT1) are identical to the settings for the ECOMM := POTT scheme (see *POTT Scheme Logic on page 5.106*).

**Table 5.71 DCUB Settings**

Setting	Description	Range	Default (5 A)
Z3RBD	Zone 3 Reverse Block Time Delay (cycles)	0.000–16000	5.000
EBLKD	Echo Block Time Delay (cycles)	0.000–16000	10.000
ETDPU	Echo Time Delay Pickup (cycles)	0.000–16000	2.000
EDURD	Echo Duration Time Delay (cycles)	0.000–16000	4.000
EWFC	Weak Infeed Trip	Y, N	N
27PPW <sup>a</sup>	Weak Infeed Undervoltage Pickup (Vff)	0.1–300	80.0
59NW <sup>a</sup>	Weak Infeed Zero-Sequence Ovvoltage Pickup (V)	0.1–200	5.0
PT1	General Permissive Trip Signal Received	SELOGIC Equation	N/A
GARD1D	Guard-Present Security Delay (cycles)	0.000–16000	120.000
UBDURD	DCUB Disabling Time Delay (cycles)	0.000–16000	180.000
UBEND	DCUB Duration Time Delay (cycles)	0.000–16000	20.000
PT2 <sup>b</sup>	Channel 2 Permissive Trip Received	SELOGIC Equation	N/A
LOG1	Channel 1 Loss-of-Guard	SELOGIC Equation	N/A
LOG2 <sup>b</sup>	Channel 2 Loss-of-Guard	SELOGIC Equation	N/A

<sup>a</sup> Make setting when EWFC := Y.

<sup>b</sup> Make setting when ECOMM := DCUB2.

## Timer Setting Recommendations

### GARD1D: Guard-Present Delay

This timer determines the minimum time before the relay reinstates permissive tripping following a loss-of-channel condition. Channel 1 and Channel 2 logic use separate timers but have this same delay setting.

### UBDURD: DCUB Disable Delay


This timer prevents high-speed tripping via the POTT scheme logic after a settable time following a loss-of-channel condition; a typical setting is nine cycles. Channel 1 and Channel 2 logic use separate timers but have this same delay setting.

## UBEND: DCUB Duration Delay

This timer determines the minimum time before the relay declares a loss-of-channel condition; a typical setting is 0.5 cycles. Channel 1 and Channel 2 logic use separate timers but have this same delay setting.

**Table 5.72 DCUB Relay Word Bits**

Name	Description
UBB1	Block permissive trip on Receiver 1
PTRX1	Permissive trip received on Channel 1
UBB2	Block permissive trip on Receiver 2
PTXR2	Permissive trip received on Channel 2
UBB	Block permissive trip received on Channel 1 or Channel 2
PTRX	Permissive trip received on Channel 1 and Channel 2



**Figure 5.83 Permissive Trip Received Logic Diagram**




Figure 5.84 DCUB Logic Diagram

# Trip Logic

Use the SEL-451 trip logic to configure the relay for tripping one or two circuit breakers. Set the SEL-451 to trip unconditionally (as with time-overcurrent elements) or with the aid of a communications channel (as with the POTT, DCUB, DCB, and DTT schemes).

## Trip SELOGIC Control Equations

You select the appropriate relay elements for unconditional, switch-onto-fault (SOTF), and communications-assisted tripping. Set these SELOGIC control equations for tripping:

- TR—Unconditional tripping
- TRSOTF—SOTF tripping
- TRCOMM—Communications-assisted tripping

Include the instantaneous and time-delayed tripping elements in the TR SELOGIC control equation. You would typically set instantaneous high-set current level detectors in the TRSOTF SELOGIC control equation. You would also set instantaneous Level 2 overcurrent short delay element 67QG2S in the TRCOMM SELOGIC control equation.

### TR

The TR SELOGIC control equation determines which elements trip unconditionally. You would typically set all instantaneous and time-delayed tripping elements (instantaneous and time-overcurrent protection conditions) in the TR SELOGIC control equation.

In the SEL-451-6 SV Subscriber, the TR equation is disabled when the relay is in SEL SV test mode (Relay Word bit SVSTST = 1).

### TRSOTF

The TRSOTF control equation defines which elements trip while SOTF protection is active. These elements trip instantaneously if they assert during the SOTFD time, when Relay Word bit SOTFE is asserted.

### TRCOMM

The TRCOMM SELOGIC control equation determines which elements trip via the communications-based scheme logic. You would typically set the Level 2 directional-overcurrent short delay element in the TRCOMM SELOGIC control equation.

## Trip Unlatch Options

**NOTE:** With factory settings, the **TAR R** command and the **TARGET RESET** pushbutton also operate the unlatch trip logic. If you do not want this functionality, remove the **TRGTR** Relay Word bit from the **ULTR** SELOGIC equation in Group Settings.

Unlatch the trip contact output after the trip to remove dc voltage from the trip coil. The SEL-451 provides three settings to unlatch trip contact outputs after a protection trip has occurred:

- ▶ **TULO**—following a protection trip that uses either current dropout, breaker open status, or both
- ▶ **ULTR**—following a protection trip, by SELOGIC control equation
- ▶ **RSTTRGRT**—target reset SELOGIC equation

### TULO

*Table 5.73* shows the four trip unlatch options for setting TULO.

**Table 5.73 Setting TULO Unlatch Trip Options**

Option	Description
1	Unlatch the trip when the relay detects that all poles of the line terminal are open and the Relay Word bit 3PT has deasserted.
2	Unlatch the trip when the relay detects that the corresponding 52A contacts from both circuit breakers (e.g., 52AA1 and 52AA2) are deasserted.
3	Unlatch the trip when the relay detects that the conditions for Options 1 and 2 are satisfied.
4	Do not run this logic.

### ULTR

Use ULTR, the unlatch trip SELOGIC control equation, to define the conditions that unlatch the trip contact outputs.

## Timers

The SEL-451 provides a dedicated timer for minimum trip duration for the trip logic.

### Minimum Trip Duration

The minimum trip duration timer setting, TDUR3D, determines the minimum length of time that Relay Word bits T3P1, T3P2, TRIP, and 3PT assert. Use these timers for the designated trip control outputs. The trip output occurs for the TDUR3D time or the duration of the trip condition, whichever is greater.

## Trip Output Signals

There are three Relay Word bits (T3P1, T3P2, and 3PT) that you can program to drive contact outputs to trip circuit breakers. Relay Word bits T3P1 and T3P2 are the trip outputs, respectively, for Breaker 1 and Breaker 2. Relay Word bit 3PT is not breaker specific, so it does not respond to the manual trip SELOGIC control equations. The TRIP Relay Word bit functions identically to 3PT.

## Manual Trip Logic

The SEL-451 also has additional logic for manually tripping the circuit breakers. Use SELOGIC control equations BK1MTR and BK2MTR to trip the circuit breakers manually. Use SELOGIC control equations ULMTR1 and ULMTR2 to unlatch manual trips for Circuit Breaker 1 and Circuit Breaker 2, respectively.

## Trip Logic Settings and Relay Word Bits

The trip logic settings are shown in *Table 5.74*, and the Relay Word bits in *Table 5.75*. Some of the settings are only required in certain situations, as noted.

**Table 5.74 Trip Logic Settings**

Setting	Description	Range	Default (5 A)
TR	Trip	SELOGIC Equation	51S1T or 51S2T
TRCOMM <sup>a</sup>	Communications-Assisted Trip	SELOGIC Equation	N/A
TRSOTF <sup>b</sup>	Switch-Onto-Fault Trip	SELOGIC Equation	50P1
BK1MTR	Breaker 1 Manual Trip—BK1	SELOGIC Equation	OC1 OR PB8_PUL
BK2MTR <sup>c</sup>	Breaker 2 Manual Trip—BK2	SELOGIC Equation	N/A
ULTR	Unlatch Trip	SELOGIC Equation	TRGTR
ULMTR1	Unlatch Manual Trip—BK1	SELOGIC Equation	NOT 52AA1
ULMTR2 <sup>c</sup>	Unlatch Manual Trip—BK2	SELOGIC Equation	N/A
TULO	Trip Unlatch Option	1, 2, 3, 4	3
TDUR3D	Three-Pole Trip Minimum Trip Duration Time Delay (cycles)	2.000–8000	12.000
ER	Event Report Trigger Equation	SELOGIC Equation	R_TRIG 51S1 OR R_TRIG 51S2

<sup>a</sup> Make setting when ECOMM ≠ N.

<sup>b</sup> Make setting when ESOTF := Y.

<sup>c</sup> Make setting when NUMBK := 2.

**Table 5.75 Trip Logic Relay Word Bits**

Name	Description
RXPRM	Receiver trip permission
COMPRM	Communications-assisted trip permission
TRPRM	Trip permission
SOTFT	Switch-onto-fault trip
ULTRA	Unlatch trip
ULTR	Unlatch all protection trips
TRIP	Trip
3PT	Three-pole trip (follows TRIP)
ULMTR1	Circuit Breaker 1 unlatch manual trip
ULMTR2	Circuit Breaker 2 unlatch manual trip
T3P1	Three-pole trip Circuit breaker 1
T3P2	Three-pole trip Circuit breaker 2




Figure 5.85 Trip Logic Diagram




Figure 5.86 Two Circuit Breakers Trip Logic Diagram




Figure 5.87 Trip Unlatch Logic

## Circuit Breaker Status Logic

The SEL-451 uses the 52A (normally open) auxiliary contact to report the status of the circuit breaker. Because the 52B contact is not always available and for the purpose of reducing the number of I/O required, the breaker status logic does not include the 52B contact. Emulate the 52B contact by using the NOT 52A condition in logic. The open-phase detection logic supervises the 52A contact (see

*Open-Phase Detection Logic on page 5.42).* If a discrepancy exists between the open-phase detection logic and the 52A contact for five cycles, the logic generates an alarm. The alarm indicates the following conditions:

- An auxiliary contact supply voltage failure
- A failure in an auxiliary contact connection circuit

**Table 5.76 Circuit Breaker Status Logic Inputs**


Name	Description
52AA1	Circuit Breaker 1 Status (52AA1 Global SELOGIC control equation)
52AA2	Circuit Breaker 2 Status (52AA2 Global SELOGIC control equation)
B1OPHA	Circuit Breaker 1 A-Phase open phase detection logic
B1OPHB	Circuit Breaker 1 B-Phase open phase detection logic
B1OPHC	Circuit Breaker 1 C-Phase open phase detection logic
B2OPHA	Circuit Breaker 2 A-Phase open phase detection logic
B2OPHB	Circuit Breaker 2 B-Phase open phase detection logic
B2OPHC	Circuit Breaker 2 C-Phase open phase detection logic

**Table 5.77 Circuit Breaker Status Logic Relay Word Bits**

Name	Description
52ACL1	Circuit Breaker 1, Closed
52ACL2	Circuit Breaker 2, Closed
52AAL1	Circuit Breaker 1, Alarm
52AAL2	Circuit Breaker 2, Alarm

Figure 5.88 illustrates the circuit breaker one-status logic in the SEL-451. Circuit breaker two-status logic is identical. When Relay Word bit 52AA1 asserts, Relay Word bit 52ACL1 asserts. When Relay Word bit 52AA1 deasserts and current is not detected in the open-phase detection logic, Relay Word bit 52ACL1 deasserts. If the open-phase detection logic does not detect current within five cycles of the Relay Word bit 52AA1 deasserting, a circuit breaker alarm condition does not exist. If the current still flows five cycles after Relay Word bit 52AA1 deasserts, the circuit breaker status logic declares a circuit breaker alarm condition, and asserts Relay Word bit 52AAL1.

**NOTE:** 52BCL1 and 52CCL1 have the same status as 52ACL1 because this a three-pole breaker type.




**Figure 5.88 Circuit Breaker One-Status Logic Diagram**

# Breaker Failure Open-Phase Detection Logic

Subsidence current results from energy trapped in a CT magnetizing branch after a circuit breaker opens to clear a fault or interrupt load. This current exponentially decays and delays the resetting of instantaneous overcurrent elements used for breaker failure protection. Breaker failure protection requires fast open-phase detection to ensure fast resetting of instantaneous overcurrent elements.

*Figure 5.89* shows open-phase logic that asserts SEL-451 open-phase detection elements  $BnROPH_p$  ( $n = 1, 2; p = A, B, C$ ) in less than one cycle, even during subsidence current conditions.



**Figure 5.89** Breaker Failure Open-Phase Detection Logic

**NOTE:**  $BnROPH_p$  Relay Word bits are not available to the user and are only used as hard-code inputs to specific breaker failure functions. See Circuit Breaker Failure Protection on page 5.121 for use of these bits. The zero-crossing detector logic has a secondary current threshold of  $0.04 \cdot I_{NOM} A_{RMS}$ .

The relay declares an open phase when the logic does not detect a zero crossing or current value within 5/8 of a power system cycle since the previous measurement.

## Circuit Breaker Failure Protection

Use the SEL-451 to provide circuit breaker failure protection for as many as two circuit breakers. The circuit breaker failure protection logic includes the following schemes:

- Failure to interrupt fault current for phase currents
- Failure to interrupt load current
- No current/residual current circuit breaker failure protection
- Flashover protection while the circuit breaker is open

All schemes incorporate three-pole retrip. Three-pole initiations are available for circuit breaker failure, including extended breaker failure initiation. The circuit breaker failure logic also includes breaker failure trip latching logic.


The failure-to-interrupt fault current logic is basic circuit breaker failure that is useful for most applications. The failure-to-trip load current logic uses the circuit breaker failure initiation input for three-pole trips. The flashover protection logic does not need voltage information.

Breaker failure open-phase detection logic causes the SEL-451 50F $\phi n$  elements to reset in less than one cycle (see *Figure 5.93–Figure 5.95*). The open-phase detection logic output is  $BnROPH\phi$ .

Most of the discussion refers to Circuit Breaker 1. The same applies to Circuit Breaker 2, where applicable.

## Failure to Interrupt Fault Current: EBFL<sub>n</sub> = Y Circuit Breaker Failure Protection Logic

Enable the breaker failure logic with settings EBFL1 or EBFL2. The logic shown in *Figure 5.90* applies to most circuit breaker configurations (EBFL<sub>n</sub> = Y). Fault current causes 50FA1 (Breaker 1 A-Phase Instantaneous Overcurrent Element) to assert immediately following fault inception and just prior to the assertion of Relay Word bit BFI3P1 (Breaker 1 Breaker Failure Initiation). At circuit breaker failure initiation, timer BFPU1 (Breaker 1 Circuit Breaker Failure Time Delay on Pickup Timer) starts timing. If 50FA1 remains asserted when the BFPU1 timer expires, Relay Word bit FBF1 asserts. Use this Relay Word bit in the circuit breaker failure tripping logic to cause a circuit breaker failure trip (see *Circuit Breaker Failure Trip Logic* on page 5.127). If the protected circuit breaker opens successfully, 50FA1 drops out before the BFPU1 timer expires and FBF1 does not assert.



**Figure 5.90 Circuit Breaker Failure to Interrupt Fault Current Logic Diagram When EBFL<sub>n</sub> = Y**


## Retrip Logic

Some three-pole circuit breakers have two separate trip coils. If one trip coil fails, the local protection can attempt to energize the second trip coil to prevent an impending circuit breaker failure operation. Configure your protection system to always attempt a local retrip by using the second trip coil before the circuit breaker failure pickup time delay timer expires.

Retrip Time Delay on Pickup Timer (RTPU1) begins timing when BFI3P1 asserts. Relay Word bit RT1 (Breaker 1 Retrip) asserts immediately after RTPU1 times out. Assign a control output to trip the circuit breaker when Relay Word bit RT1 asserts.

## Failure to Interrupt Fault Current: EBFL<sub>n</sub> = Y1 Circuit Breaker Failure Protection Logic


The logic shown in *Figure 5.91* applies to single-breaker applications. Option Y1 is similar to option Y, but the current check (50FA1) is now part of the Breaker Failure initiate timer (BFPU1) and Retrip Time delay (RTPU1) in addition to the Breaker Failure initiate setting (BFI3P1).



**Figure 5.91 EBFLn = Y1 Circuit Breaker Failure Logic**

## Circuit Breaker Failure Initiation Dropout and Seal-In

The SEL-451 circuit breaker failure protection features breaker failure initiation extension and a breaker failure seal-in latch. *Figure 5.92* shows the dropout and seal-in logic.



**Figure 5.92 Circuit Breaker Failure Seal-In Logic Diagram**

## Seal-In

If circuit breaker-failure initiate seal-in is required, include the circuit breaker failure extended initiation Relay Word bit, BFI3PTn, in the SELOGIC equation BFI3Pn.

For example, on Circuit Breaker 1,

$$\text{BFI3P1} := \text{T3P1 OR BFI3PT1}$$

With the above setting, the circuit breaker-failure initiate signal is sealed-in, without delay, and will remain sealed-in until all 50FA1, 50FB1, 50FC1 elements have deasserted and the circuit breaker failure initiate dropout time, BFIDO1, expires.

## Dropout Delay

Set timer BFIDO1 (Breaker Failure Initiate Dropout Delay—BK1) to stretch a short pulsed circuit breaker failure initiation. Use this feature for protecting dual circuit breakers when separate 86 BF lockout relays have differing energizing times.

## Seal-In Delay

When using the seal-in scheme described above, also set breaker failure initiate seal-in delay BFISP1 := 0.000 cycles. In *Figure 5.94*, if the output BFI3PTn is routed to the input BFI3P1, the upper timer is effectively bypassed, and seal-in occurs instantaneously. The 0.000 cycle setting will minimize the chance of misunderstanding when the scheme is tested.


Continuing with the circuit breaker 1 example, if the BFI3P1 setting did not contain BFI3PT1, the timer settings BFISP1 and BFIDO1 are not relevant with the factory logic. In other words, Relay Word bit BFI3PT1, Circuit Breaker 1 failure extended initiation, will operate as shown in *Figure 5.94*, but this Relay Word bit does not control any other logic. Because of this situation, the breaker failure initiate seal-in delay function built into the SEL-451 Breaker Failure logic cannot be used as intended.

## Special Considerations for Seal-In Delay

One way to use a breaker failure initiate seal-in with delay is to duplicate the breaker failure initiate seal-in logic from *Figure 5.92* by using protection freeform SELOGIC control equations. Implement the required pickup and dropout time delays using protection conditioning timers, and include the output of the new logic in the BFI3P1 equation. The built-in circuit breaker 1 failure extended initiation Relay Word bit, BFI3PT1, is not used. Instead, the output of the protection freeform SELOGIC seal-in implementation is used in the BFI3P1 setting.

## No Current/Residual Current Circuit Breaker Failure Protection Logic

The SEL-451 has separate circuit breaker failure logic that operates on zero-sequence current rather than phase current. Use this logic to detect a circuit breaker failure and take appropriate action when a weak source drives the fault or if the protected circuit breaker fails to trip during a high-resistance ground fault. The residual current input to this logic is the 50R1 residual overcurrent element (see *Figure 5.91*). Setting 50RP1 (Residual Current Pickup—BK1) is the pickup threshold setting for the 50R1 element. In the SEL-451-6 SV Subscriber or TiDL relay, the output of the AND gate (that the BnROPHp and 50Rn Relay Word bits are inputs to) is frozen when Relay Word bit IBKnFZ asserts.



**Figure 5.93 No Current/Residual Current Circuit Breaker Failure Protection Logic Diagram**


Relay Word bit NBF1 (Breaker 1 Low Current Breaker Failure) asserts when timer NPU1 (Low Current Breaker Failure Time Delay on Pickup) expires and one of the following conditions exists:

- Circuit Breaker 1 residual overcurrent element 50R1 is asserted and the relay does not detect an open pole in any of the three phases for Circuit Breaker 1 (i.e., NOT B1ROPHA, NOT B1ROPHB, or NOT B1ROPHC)
- Relay Word bit BFIN1 (No Current Breaker Failure Initiation) is asserted

For no current applications, such as a digital signal indicating a loss-of-field from a generator, use inputs BFI3P1 and BFINn. Circuit breaker failure clearing can occur after timer NPU1 times out. For no current/residual current breaker failure trips, insert NBF1 in the circuit breaker failure trip SELOGIC control equation BFTR1 (see *Figure 5.96*).

## Failure to Interrupt Load Current Protection Logic

The circuit breaker failure protection used during load conditions is independent from circuit breaker failure protection that you use during fault conditions. Use circuit breaker failure protection for load conditions either alone or in addition to circuit breaker failure protection for fault conditions as a second level of breaker failure protection. *Figure 5.94* shows that the output of the load current protection is Relay Word bit LCBF1 (Load Current Breaker Failure). Use this output to activate an external alarm, retrip the circuit breaker, or energize a lockout relay.



**Figure 5.94 Failure to Interrupt Load Current Logic Diagram**

## Load Current Detection: 50LP1

This scheme detects failures of the circuit breaker to open when circuit breaker current is greater than the 50LP1 setting. The 50LP1 element should pick up when the protected circuit breaker is closed.

If the protected circuit breaker is in a ring-bus or circuit breaker-and-a-half arrangement, set 50LP1 to pick up for the line-charging current of the shortest line that circuit breaker services. Use the following equation to calculate the charging current for a given line:

$$I_c = V_g \cdot B_c A_{\text{primary}}$$

**Equation 5.37**

where:

$V_g$  = Line-to-ground voltage

$B_c$  = Total line capacitive susceptance

## Time Delay on Pickup: LCPU1

The time delay setting for this protection scheme is typically longer than fault current conditions because of lower current duties associated with this type of circuit breaker failure operation. Extending the time delay allows more time for a slow but operative circuit breaker to clear a low-current fault. A disadvantage with the extended time delay is that a fault continues if the circuit breaker fails. Weigh these considerations when selecting time delays for this scheme. Please note that some circuit breakers take more time than other circuit breakers to break low amounts of current; consult the manufacturer of the protected circuit breaker for details.

The recommended setting for LCPU1 is the sum of the following:

- Nominal circuit breaker operate time
- 50LP1 dropout time
- Safety margin

Calculate the safety margin by subtracting all conditions required to isolate the fault during a circuit breaker failure condition from the maximum acceptable fault clearing time. The safety margin will be longer in this case than for the fault current logic because the total acceptable time to clear the fault at these lower fault duties is longer.

## Load Current Circuit Breaker Failure Initiation: BFILC1


Program SELLOGIC control equation BFILC1 (Load Current Breaker Failure Initiation) to initiate this scheme. For example, use the auxiliary contacts from the circuit breaker to detect when the circuit breaker is open. Relay Word bit LCBF1 asserts if Relay Word bit BFILC1 remains asserted for time LCPU1 and the relay detects load current.

## Circuit Breaker Flashover Protection

Circuit breaker failure protection during flashover conditions is independent of the other circuit breaker protection functions. Use this protection either alone or in addition to the other protection.

*Figure 5.95* shows the flashover circuit breaker failure logic. Flashover timer FOPU1 (Flashover Time Delay—BK1) starts timing if the circuit breaker is open and current exceeds setting 50FO1 (Flashover Current Pickup—BK1). The relay uses breaker failure pole-open logic  $BnROPH\phi$  to determine whether the circuit breaker is open.

The output of the flashover protection is Relay Word bit FOBF1. Use this output to activate an external alarm, retrip the circuit breaker, or energize a lockout relay.




**Figure 5.95 Flashover Protection Logic Diagram**

## Circuit Breaker Failure Trip Logic

The SEL-451 has dedicated circuit breaker failure trip logic (see *Figure 5.96*). Set SELOGIC control equation BFTR1 (Breaker Failure Trip—BK1) to assert for circuit breaker failure trips from Relay Word bits FBF1, NBF1, LCBF1, and FOBF1.

When this SELOGIC control equation asserts, the relay sets Relay Word bit BFTRIP1 (Breaker Failure Trip for Circuit Breaker BK1) to logical 1 until BFTR1 deasserts, timer TDUR3D times out, and an unlatch or reset condition is active.



**Figure 5.96 Circuit Breaker Failure Trip Logic Diagram**

## Unlatch Circuit Breaker Failure Trip Equation

Use SELOGIC control equation BFULTR1 (Breaker Failure Unlatch Trip—BK1) to define the conditions that unlatch the control outputs that assert during a circuit breaker failure trip. BFULTR1 unlatches the circuit breaker trip condition BFTRIP1.

The **TAR R** command, and **TARGET RESET** pushbutton can also unlatch the circuit breaker failure trip condition. Relay Word bit TRGTR asserts momentarily (see *Figure 5.96*) and is used in the target LED reset logic.

**Table 5.78 Circuit Breaker Failure Protection Logic Settings<sup>a</sup>**

<b>Setting</b>	<b>Description</b>	<b>Range</b>	<b>Default (5 A)</b>
50FP1	Phase Fault Current Pickup—BK1 (A)	0.50–50	6.000
BFPUI1	Breaker Failure Time Delay—BK1 (cycles)	0.000–6000	9.000
RTPU1	Retrip Time Delay—BK1 (cycles)	0.000–6000	3.000
BFI3P1	Three-Pole Breaker Failure Initiate—BK1	SELOGIC Equation	N/A
BFIDO1	Breaker Fail Initiate Dropout Delay—BK1 (cycles)	0.000–1000	1.500
BFISP1	Breaker Fail Initiate Seal-In Delay—BK1 (cycles)	0.000–1000	2.000
ENCBF1	No Current/Residual Current Logic—BK1	Y, N	N
50RP1	Residual Current Pickup—BK1 (A)	0.25–50	1.00
NPU1	No Current Breaker Failure Delay—BK1 (cycles)	0.000–6000	12.000
BFIN1	No Current Breaker Failure Initiate—BK1	SELOGIC Equation	N/A
ELCBF1	Load Current Breaker Logic Failure—BK1	Y, N	N
50LP1	Phase Load Current Pickup—BK1 (A)	0.25–50	0.50
LCPU1	Load Pickup Time Delay—BK1 (cycles)	0.000–6000	9.000
BFILC1	Breaker Failure Load Current Initiation—BK1	SELOGIC Equation	N/A
EFOBF1	Breaker Failure Flashover Logic—BK1	Y, N	N
50FO1	Flashover Current Pickup—BK1 (A)	0.25–50	0.50
FOPU1	Flashover Time Delay—BK1 (cycles)	0.000–6000	9.000
BLKFOA1	Block A-Phase Flashover—BK1	SELOGIC Equation	N/A
BLKFOB1	Block B-Phase Flashover—BK1	SELOGIC Equation	N/A
BLKFOC1	Block C-Phase Flashover—BK1	SELOGIC Equation	N/A
BFTR1	Breaker Failure Trip—BK1	SELOGIC Equation	N/A
BFULTR1	Breaker Failure Unlatch Trip—BK1	SELOGIC Equation	N/A

<sup>a</sup> For Circuit Breaker 2, replace 1 with 2 in the setting label.**Table 5.79 Circuit Breaker Failure Relay Word Bits<sup>a</sup> (Sheet 1 of 2)**

<b>Name</b>	<b>Description</b>
BFI3P1	Three-pole circuit breaker failure initiation
BFIN1	No current circuit breaker failure initiation
BFILC1	Load current breaker failure initiation
BFI3PT1	Circuit breaker failure extended initiation
FBFA1	A-Phase circuit breaker failure
FBFB1	B-Phase circuit breaker failure
FBFC1	C-Phase circuit breaker failure
FBF1	Circuit breaker failure
NBF1	No current/residual current circuit breaker failure
LCBF1	Load current circuit breaker failure
BLKFOA1	Block A-Phase flashover detection
BLKFOB1	Block B-Phase flashover detection
BLKFOC1	Block C-Phase flashover detection
FOA1	A-Phase flashover detected

**Table 5.79 Circuit Breaker Failure Relay Word Bits<sup>a</sup> (Sheet 2 of 2)**

Name	Description
FOB1	B-Phase flashover detected
FOC1	C-Phase flashover detected
FOBF1	Flashover detected
RT1	Retrip
50FA1	A-Phase current threshold
50FB1	B-Phase current threshold
50FC1	C-Phase current threshold
50R1	Residual current threshold
50LCA1	A-Phase load current threshold
50LCB1	B-Phase load current threshold
50LCC1	C-Phase load current threshold
50FOA1	A-Phase flashover current threshold
50FOB1	B-Phase flashover current threshold
50FOC1	C-Phase flashover current threshold
BFTRIP1	Breaker 1 circuit breaker failure trip
TRGTR	TARGET RESET pushbutton or TAR R command active

<sup>a</sup> For Circuit Breaker 2, replace 1 with 2 in the setting label.

## DSS Freeze Logic

When the SEL-451-6 SV Subscriber or TiDL relay loses breaker current data because of communications problems, there is the potential for spurious deassertion of the breaker failure overcurrent Relay Word bits. This could compromise the dependability of the breaker failure logic. To safeguard against this scenario, the breaker failure overcurrent Relay Word bits freeze and maintain their previous status as long as Relay Word bits IBKnFZ ( $n = 1, 2$ ) are asserted (see *Line and Breaker Analog Statuses on page 5.16*). Table 5.80 lists the Relay Word bits that are frozen under these conditions. As long as the breaker freeze Relay Word bit is asserted (IBK1FZ for Breaker 1 and IBK2FZ for Breaker 2), the corresponding Relay Word bits in Table 5.80 freeze and maintain their previous states. The duration of the freeze period is determined by the Global application setting SVFZDO (see *Line and Breaker Analog Statuses on page 5.16*). When breaker current data are good, IBKnFZ is deasserted and the breaker failure logic operates normally.

**Table 5.80 Breaker Failure Relay Word Bits Frozen During Loss of Breaker Current Data (SEL-451-6)**

Freeze Relay Word Bit Asserted	Breaker Failure Relay Word Bits Frozen
IBK1FZ (Breaker 1)	50FA1, 50FB1, 50FC1 (Breaker Failure Seal-In Logic) 50R1 (No Current/Residual Current Logic) 50LCA1, 50LCB1, 50LCC1 (Load Current Breaker Failure Logic) 50FOA1, 50FOB1, 50FOC1 (Breaker Flashover Logic)
IBK2FZ (Breaker 2)	50FA2, 50FB2, 50FC2 (Breaker Failure Seal-In Logic) 50R2 (No Current/Residual Current Logic) 50LCA2, 50LCB2, 50LCC2 (Load Current Breaker Failure Logic) 50FOA2, 50FOB2, 50FOC2 (Breaker Flashover Logic)

## Synchronism Check

**NOTE:** Because the SEL-451-6 uses DSS, relay operating times are delayed for the SEL-451-6 SV Subscriber and TIDL relay ordering options. For SV applications, operating times are delayed by the configured channel delay, CH\_DLY. See SV Network Delays on page 17.25 in the SEL-400 Series Relays Instruction Manual for more details. For TIDL applications, the operating times are delayed by a fixed 1 millisecond. Use caution when setting relay coordination to account for this added delay.

Synchronism-check elements prevent circuit breakers from closing if the corresponding phases across the open circuit breaker are excessively out of phase, magnitude, or frequency. The SEL-451 synchronism-check elements selectively close circuit breaker poles under the following criteria:

The systems on both sides of the open circuit breaker are in phase (within a settable voltage angle difference), and one of the following is true:

- The voltages on both sides of the open circuit breaker are healthy (within a settable voltage magnitude window).
- The difference between the voltages on both sides of the open circuit breaker is less than a set limit.
- The voltages on both sides are healthy and the difference voltage is less than a set limit.

You can use synchronism-check elements to program the relay to supervise circuit breaker closing; include the synchronism-check element outputs in the close SELOGIC control equations. These element outputs are Relay Word bits 25W1BK1, 25A1BK1, 25W2BK1, 25A2BK1, 25W1BK2, 25A1BK2, 25W2BK2, and 25A2BK2 (see *Synchronism-Check Logic Outputs* on page 5.133 and *Angle Checks and Synchronism-Check Element Outputs* on page 5.140).

The synchronism-check logic uses the system secondary voltages as applied to the relay terminals. If using PTs with differing ratios on the synchronizing terminals, you must compensate for the differing PT ratios by using a KSnM synchronism source ratio factor.

An example best demonstrates the synchronism-check capability in the SEL-451. This section presents a typical synchronism-check system.

## Generalized System

The generalized system single-line drawing in *Figure 5.97* shows a partial circuit breaker-and-a-half or ring-bus substation arrangement. Presuming that both Circuit Breakers BK1 and BK2 are open, the system is split into three sections: Bus 1, Bus 2, and Line.




Figure 5.97 Partial Breaker-and-a-Half or Partial Ring-Bus Breaker Arrangement

## Paralleled and Asynchronous Systems

*Figure 5.97* shows remote sources for each section. Often, a portion of the power system is paralleled beyond the open Circuit Breakers BK1 and BK2; the remote sources are really the same aggregate source. If the aggregate source is much closer to one side of the open circuit breaker than the other, there is a noticeable voltage angle difference across the system (it is not simply zero degrees). The corresponding angular separation results from load flow and the impedance of the parallel system.

You must consider this angle difference when setting the synchronism-check element for a paralleled system. In this example, do not set the voltage angle difference setting to less than 15–20 degrees nominal. A paralleled system does not imply a zero-degree voltage angle difference at every measuring point.

Alternatively, if the remote sources in each section of the example system shown in *Figure 5.97* are not paralleled beyond the open circuit breakers, the systems are asynchronous. The corresponding phase voltages of two such systems are only in phase at infrequent times—when one of the systems slips by the other. At all other times, the corresponding phase voltages of two such systems are out of phase (sometimes as much as 180 degrees out of phase) as the systems continue to slip by each other.

## Single-Phase Voltage Inputs

*Figure 5.98* shows single-phase voltage transformers (1 PT) on Bus 1 and Bus 2. Use these single-phase voltage sources to perform a synchronism check across the two circuit breakers.




Figure 5.98 Synchronism-Check Voltages for Two Circuit Breakers

Synchronism check occurs on a single-phase voltage basis—see the single-phase potential transformers (1 PT) shown on each bus in *Figure 5.98*. The assumption is that if the monitored single-phase voltage inputs are in phase (within a settable voltage angle difference), and they meet the criteria of being healthy (within a settable voltage magnitude window) and/or the voltage difference is less than a set limit, the other phase-to-neutral voltages are likewise in phase and share the same voltage magnitude relationship. The line voltage source is three-phase, but you only need a single-phase bus voltage to perform a synchronism check across the corresponding circuit breaker. The relay uses the three-phase voltage from the line for other functions such as fault location and metering.

## Setting E25BK $n$ := Y

If E25BK $n$  is set to Y, where  $n = 1$  or 2, the synchronizing logic verifies that both the reference voltage and synchronizing voltage are healthy (within a settable voltage magnitude window) before enabling the synchronism-check logic.

## Setting E25BK $n$ := Y1

If E25BK $n$  is set to Y1, where  $n = 1$  or 2, the synchronizing logic verifies that the difference voltage between the reference and synchronizing voltages is less than the 25VDIF setting before enabling the synchronism-check logic.

## Setting E25BK $n$ := Y2

If E25BK $n$  is set to Y2, where  $n = 1$  or 2, the synchronizing logic verifies that both the reference and synchronizing voltages are healthy and that the difference between them is less than the 25VDIF setting before enabling the synchronism-check logic. It combines the logic that is used when E25BK $n$  is set to Y or Y1.

## Synchronism-Check Settings Example

This example uses a two-circuit breaker arrangement (see *Figure 5.98*). Set the synchronism-check enable settings:

E25BK1 := Y Synchronism Check for Circuit Breaker BK1 (N, Y, Y1, Y2)

E25BK2 := Y Synchronism Check for Circuit Breaker BK2 (N, Y, Y1, Y2)

**NOTE:** If Global setting NUMBK = 1, the synchronism-check logic is not executed for Breaker 2.

If you are using the SEL-451 on a single circuit breaker, enable synchronism check for only one circuit breaker (E25BK1 := Y and E25BK2 := N).

*Figure 5.99* shows the correspondence between the synchronism-check settings and the two-circuit breaker application example. All of these settings are listed in *Section 8: Settings*. The following sections explain these settings and include an explanation of Alternative Synchronism-Check Voltage Source 2 settings (see *Figure 5.110*).

Synchronism-Check Voltage Source 1  
 SYNC1—designate voltage input  
 KS1M—adjust magnitude to reference  
 KS1A—adjust angle to reference

Synchronism-Check Voltage Source 2  
 SYNC2—designate voltage input  
 KS2M—adjust magnitude to reference  
 KS2A—adjust angle to reference




Figure 5.99 Synchronism-Check Settings

## Synchronism-Check Logic Outputs

Figure 5.100 shows the correspondence between synchronism-check logic outputs (Relay Word bits) and the two-circuit breaker arrangement. These Relay Word bits assert to logical 1 (e.g., 59VP equals logical 1) if true and deassert to logical 0 (e.g., 59VS1 equals logical 0) if false. Table 5.81 lists these Relay Word bits.




Figure 5.100 Synchronism-Check Relay Word Bits

**NOTE:** If 25ENBK1 = 0 or 25SFBK1 = OFF, then SFZBK1 = 0 and SFBK1 = 0.

Table 5.81 Synchronism-Check Relay Word Bits (Sheet 1 of 2)

Relay Word Bit	Description
59VP	$V_p$ within healthy voltage window
59VS1	$V_{S1}$ within healthy voltage window
59VP1	Breaker 1 polarizing voltage within healthy voltage window
59VP2	Breaker 2 polarizing voltage within healthy voltage window
59DIF1	Breaker 1 synchronizing difference voltage less than limit
59DIF2	Breaker 2 synchronizing difference voltage less than limit
25ENBK1	Circuit Breaker BK1 synchronism-check element enabled
SFZBK1	Circuit Breaker BK1 slip frequency less than 0.005 Hz (“no-slip” condition)
SFBK1	$0.005 \text{ Hz} \leq \text{Circuit Breaker BK1 slip frequency} < 25\text{SFBK1}$
25W1BK1	Voltage angle across Circuit Breaker BK1 < ANG1BK1
25W2BK1	Voltage angle across Circuit Breaker BK1 < ANG2BK1
25A1BK1	Same operation as 25W1BK1, except for the restrictive operation ( $0^\circ$ closure attempt) when setting 25SFBK1 ≠ OFF and the system is slipping (see Figure 5.109)
25A2BK1	Same operation as 25W2BK1, except for the restrictive operation ( $0^\circ$ closure attempt) when setting 25SFBK1 ≠ OFF and the system is slipping (see Figure 5.109)
FAST1	Bus 1 frequency greater than line frequency ( $f_{S1} > f_p$ )
SLOW1	Bus 1 frequency less than line frequency ( $f_{S1} < f_p$ )
ALTS1	Alternative synchronism source for BK1 (SELOGIC control equation)
ALTS2	Alternative synchronism source for BK2 (SELOGIC control equation)
ALTP11	BK1 Alternative Reference Source Selection Logic 1 (SELOGIC control equation)

**Table 5.81 Synchronism-Check Relay Word Bits (Sheet 2 of 2)**

<b>Relay Word Bit</b>	<b>Description</b>
ALTP12	BK1 Alternative Reference Source Selection Logic 2 (SELOGIC control equation)
ALTP21	BK2 Alternative Reference Source Selection Logic 1 (SELOGIC control equation)
ALTP22	BK2 Alternative Reference Source Selection Logic 2 (SELOGIC control equation)
59VS2	$V_{S2}$ within healthy voltage window
25ENBK2	Circuit Breaker BK2 synchronism-check element enabled
SFZBK2	Circuit Breaker BK2 slip frequency less than 0.005 Hz (“no slip” condition)
SFBK2	$0.005 \text{ Hz} \leq \text{Circuit Breaker BK2 slip frequency} < 25\text{SFBK2}$
25W1BK2	Voltage angle across Circuit Breaker BK2 $< \text{ANG1BK2}$
25W2BK2	Voltage angle across Circuit Breaker BK2 $< \text{ANG2BK2}$
25A1BK2	Same operation as 25W1BK2, except for the restrictive operation ( $0^\circ$ closure attempt) when setting 25SFBK2 $\neq$ OFF and the system is slipping (see <i>Figure 5.109</i> )
25A2BK2	Same operation as 25W2BK2, except for the restrictive operation ( $0^\circ$ closure attempt) when setting 25SFBK2 $\neq$ OFF and the system is slipping (see <i>Figure 5.109</i> )
FAST2	Bus 2 frequency greater than line frequency ( $f_{S2} > f_p$ )
SLOW2	Bus 2 frequency less than line frequency ( $f_{S2} < f_p$ )

## Supervising Circuit Breaker Closing Via Synchronism Check

Use the synchronism-check element outputs to control circuit breaker closing. Some examples follow (the ellipsis indicates other elements that you can add to these SELOGIC control equations).

### Supervising Autoreclosing of Circuit Breaker BK1

**3P1CLS := 25A1BK1 OR ...** Three-Pole BK1 Reclose Supervision (SELOGIC Equation)

### Manual Closing of Circuit Breaker BK1

**BK1MCL := 25W2BK1 AND ...** Circuit Breaker BK1 Manual Close (SELOGIC Equation)


## PT Connections

*Figure 5.101* is an example of connecting PTs to a merging unit (or merging units) and shows how those PT inputs are mapped internally within the SEL-451 for a two-circuit-breaker application. The Bus 1 and Bus 2 single-phase voltages are connected to merging unit voltage inputs that map within the relay to VAZ and VBZ, respectively. They could just as easily be connected to inputs that map to other voltage inputs within the SEL-451. The voltage connected to a merging unit voltage input that maps within the relay to VAZ (setting SYNCS1 := VAZ; see *Figure 5.101*) is not necessarily from A-Phase on Bus 1. Likewise, the voltage connected to a merging unit voltage input that maps within the relay to VBZ (setting SYNCS2 := VBZ; see *Figure 5.101*) is not necessarily from B-Phase on Bus 2. The connection can be from any phase-to-neutral or phase-to-phase volt-

age (as long as you do not exceed merging unit voltage input ratings). Settings in the SEL-451 compensate for any steady-state magnitude or angle difference with respect to a synchronism-check voltage reference, as discussed next in this example.

Three-phase line voltages are connected to merging unit voltage inputs that map within the relay to VAY, VBY, and VCY (these voltage inputs are also used for fault location, LOP, load encroachment, and directionality). Only one of these single-phase voltage inputs is designated for use in synchronism check. In this example, this voltage input is also designated the synchronism-check voltage reference (setting SYNC := VAY; see *Figure 5.101*). As the synchronism-check voltage reference, the relay makes all steady-state magnitude and angle adjustments for the Bus 1 and Bus 2 synchronism check voltages (connected to voltage inputs VAZ and VBZ, respectively, as discussed in the preceding paragraph) with respect to this designated reference line voltage, VAY, as discussed later in this example.

For a nominal single circuit breaker application (Global setting NUMBK := 1), you can use either bus-side potentials or line-side potentials for directional control; connect the three-phase voltage source to voltage inputs VAY, VBY, and VCY. If a single-phase voltage source is available on the other side of the circuit breaker for synchronism check, connect the source to voltage input VAZ, VBZ, or VCZ.



**Figure 5.101 Example Synchronism-Check Voltage Mapping in the SEL-451-6**

## Voltage Magnitude and Angle Compensation

The *Figure 5.101* example continues in *Figure 5.102*. The *Figure 5.102* example demonstrates possible voltage input connections (presuming ABC phase rotation). The synchronism-check voltage reference (VP) is from the A-Phase voltage (VA) of the line (setting SYNC := VAY). You can connect phase-to-phase voltage VBC originating from Bus 1, and connect phase-to-neutral voltage VC from Bus 2. Thus, Bus 1 voltage VBC lags synchronism-check voltage reference VP by 90 degrees, and Bus 2 voltage VC lags the synchronism-check voltage reference VP by 240 degrees. To compensate for these steady-state angle differences, set KS1A for Bus 1 and KS2A for Bus 2.

KS1A := 90 Synchronism Source 1 Angle Shift (0, 30, ..., 330 degrees)

KS2A := 240 Synchronism Source 2 Angle Shift (0, 30, ..., 330 degrees)




Figure 5.102 Synchronism-Check Voltage Reference

For a given secondary base voltage, phase-to-phase voltages are a factor of 1.73 ( $\sqrt{3}$ ) times the magnitude of the phase-to-neutral voltages. In reverse, phase-to-neutral voltages are a factor of 0.58 ( $1/\sqrt{3}$ ) times the magnitude of the phase-to-phase voltages. Therefore, you must compensate the Bus 1 voltage  $V_{BC}$  magnitude with setting KS1M to reference it to the synchronism-check voltage reference  $V_p$  magnitude.

**KS1M := 0.58** Synchronism Source 1 Ratio Factor (0.10–3)

You do not need special magnitude compensation for the Bus 2 voltage  $V_c$  to reference Synchronism Source 2 to the synchronism-check voltage reference  $V_p$  magnitude; these are both phase-to-neutral voltages with the same nominal rating (for example, 67 V secondary).

**KS2M := 1.00** Synchronism Source 1 Ratio Factor (0.10–S3)

As another example of synchronism source magnitude adjustment flexibility, suppose Bus 1 voltage  $V_{BC}$  is 201 V secondary (phase-to-phase), and the synchronism-check voltage reference  $V_p$  is 67 V secondary (phase-to-neutral). Then, the magnitude compensation setting would be as in *Equation 5.38*.

$$KS1M = \frac{67 \text{ V}}{201 \text{ V}} := 0.33$$

Equation 5.38

## Normalized Synchronism-Check Voltage Sources VS1 and VS2

The *Figure 5.102* example continues in *Figure 5.103*. *Figure 5.103* graphically illustrates how the introduced settings adjust the Bus 1 and Bus 2 synchronism-check input voltages in angle and magnitude to reference to the synchronism-check voltage reference  $V_p$ . The resultant Bus 1 and Bus 2 voltages are the normalized synchronism-check voltage sources  $V_{S1}$  and  $V_{S2}$ , respectively.

Voltages  $V_p$ ,  $V_{s1}$ , and  $V_{s2}$  are used in the logic in the balance of this section to check for healthy voltage and determine voltage phase angle for synchronism-check element operation.




Figure 5.103 Normalized Synchronism-Check Voltage Sources VS1 and VS2

## Voltage Checks and Blocking Logic

Two conditions can cause the synchronism-check function in the SEL-451 to abort. These conditions are out-of-range synchronism-check input voltages and block synchronism check configurations that you specify in SELOGIC control equations.

### Voltage Magnitude Checks (Applicable When E25BK $n$ = Y or Y2)

For synchronism check to proceed for a given circuit breaker (BK1 or BK2) when E25BK $n$  = Y or Y2, the voltage magnitudes of the synchronism-check voltage reference  $V_p$  and the corresponding normalized synchronism-check voltage source on the other side of the circuit breaker (normalized voltage  $V_{s1}$  for Circuit Breaker BK1 and normalized voltage  $V_{s2}$  for Circuit Breaker BK2) must lie within a healthy voltage window, bounded by voltage threshold settings 25VH and 25VL (see *Figure 5.104*).

The relay asserts Relay Word bits 59VP, 59VS1, and 59VS2 to indicate healthy synchronism-check voltages  $V_p$ ,  $V_{s1}$ , and  $V_{s2}$ , respectively (see *Figure 5.104*). If either of the voltage pairs ( $V_p$  and  $V_{s1}$  or  $V_p$  and  $V_{s2}$ ) does not meet this healthy voltage criterion, synchronism check cannot proceed for the circuit breaker associated with the corresponding voltage pair.





Figure 5.104 Healthy Voltage Window and Indication

## Voltage Difference Checks (Applicable When E25BK<sub>n</sub> = Y1 or Y2)

For synchronism check to proceed for a given circuit breaker (BK1 or BK2) when E25BK<sub>n</sub> = Y1 or Y2, the absolute value of the difference between the synchronism-check reference voltage, VP, and the corresponding normalized synchronism-check voltage source on the other side of the circuit breaker (normalized voltage VS1 for Circuit Breaker BK1 and normalized voltage VS2 for Circuit Breaker BK2) must be less than the 25VDIF setting (see Figure 5.105). The logic includes a 5-volt secondary check to ensure the relay does not operate on erroneous signals.

---

**NOTE:** Analog quantity VPM is forced to zero when EISYNC = Y; analog quantities VP1M and VP2M are forced to zero when EISYNC = N.



\*VPM is replaced with VP1M when EISYNC = Y

\*\* VPM is replaced with VP2M when EISYNC = Y

Figure 5.105 Synchronism-Check Voltage Difference Logic

## Block Synchronism Check


If the block synchronism check BSYNBK<sub>n</sub> SELOGIC control equation (where  $n = 1$  or  $2$  for Circuit Breaker BK1 or Circuit Breaker BK2, respectively) asserts, synchronism check cannot proceed for the corresponding circuit breaker. Following is an example for Circuit Breaker BK1:

BSYNBK1 := 52AA1 Block Synchronism Check—BK1 (SELOGIC Equation)

If Circuit Breaker BK1 is closed, the indication back to the relay shows 52AA1 equals logical 1. Thus, BSYNBK1 equals logical 1, and synchronism check is blocked for Circuit Breaker BK1. There is no need to qualify or continue with the synchronism check for circuit breaker closing; the circuit breaker is already closed.

## Synchronism-Check Enable Logic

The relay combines the voltage check elements and block synchronism check condition to create a synchronism-check enable condition for each circuit breaker, as shown in *Figure 5.106*. Settings E25BK1 and E25BK2 determine which enable logic is active.



\* The pickup timer resets whenever a synchronizing or polarizing voltage source changes.

**Figure 5.106 Synchronism-Check Enable Logic**

## Angle Checks and Synchronism-Check Element Outputs

After the relay determines that it is appropriate to enable synchronism-check logic as defined in *Figure 5.106*, the relay must check voltage phase angles across the circuit breakers before a final synchronism-check element output can be available for supervising circuit breaker closing.

The following discussion/examples use Circuit Breaker BK1. Synchronism-check element output operation for Circuit Breaker BK2 is similar (replace BK1 for BK2 in associated settings and Relay Word bits).

### Angle Difference Settings ANG1BK1 and ANG2BK1

Each circuit breaker has two angle difference windows. For Circuit Breaker BK1, the maximum angle difference settings are ANG1BK1 and ANG2BK1.

**NOTE:** Because the SEL-451-6 uses DSS, relay operating times are delayed for the SEL-451-6 SV Subscriber and TIDL relay ordering options. For SV applications, operating times are delayed by the configured channel delay, CH\_DLY. See SV Network Delays on page 17.25 in the SEL-400 Series Relays Instruction Manual for more details. For TIDL applications, the operating times are delayed by a fixed 1 millisecond. Use caution when setting relay coordination to account for this added delay.

Often, a greater phase angle across the circuit breaker is tolerated for a manual close. Typically, you set angle setting ANG1BK1 for synchronism check in auto-reclosing Circuit Breaker BK1 (e.g., ANG1BK1 := 20 degrees), and you set angle setting ANG2BK1 for synchronism check when manually closing Circuit Breaker BK1 (e.g., ANG2BK1 := 35 degrees).

## Synchronism-Check Element Outputs 25W1BK1 and 25A1BK1

Angle difference setting ANG1BK1 affects synchronism-check element outputs 25W1BK1 and 25A1BK1. *Figure 5.107*, *Figure 5.108*, and *Figure 5.109* illustrate the operation of synchronism-check element outputs 25W1BK1 and 25A1BK1.

These outputs operate for a voltage phase angle within and outside the angle difference setting ANG1BK1 for the following three conditions:

- no slip
- slip—no compensation
- slip—with compensation

The operational differences between synchronism-check element outputs 25W1BK1 and 25A1BK1 are apparent in the “slip—with compensation” example (see *Figure 5.109*).

The second angle difference setting (ANG2BK1) for Circuit Breaker BK1 operates similarly to affect synchronism-check element outputs 25W2BK1 and 25A2BK1.

## “No-Slip” Synchronism Check

Refer to the paralleled system beyond the open circuit breaker in *Figure 5.98*. For such a system, there is essentially no slip across the open circuit breaker (the monitored voltage phasors on each side are not moving with respect to one another). In a “no-slip” system, any voltage angle difference across the open circuit breaker remains relatively constant.

The four drawings shown in *Figure 5.107* are separate, independent cases for a “no-slip” paralleled system. If the phase angle between the synchronism-check voltage reference VP and the normalized synchronism-check voltage source VS1 is less than angle setting ANG1BK1, synchronism-check element outputs 25W1BK1 and 25A1BK1 both assert to logical 1. The relay declares that the per-phase voltages across Circuit Breaker BK1 are in synchronism. Otherwise, if the phase angle is greater than or equal to angle setting ANG1BK1, element outputs 25W1BK1 and 25A1BK1 both deassert to logical 0; the relay declares that the per-phase voltages across Circuit Breaker BK1 are out-of-synchronism.

The out-of-synchronism phase angles in *Figure 5.107* appear dramatic for a “no-slip” paralleled system. This is for illustrative purposes; these angles are not usually this large in actual systems.




Figure 5.107 “No-Slip” System Synchronism-Check Element Output Response

## Slip Frequency and SFZBK1

Relay Word bit SFZBK1 (BK1 Slip Frequency less than 0.005 Hz) also asserts to logical 1, indicating a “no-slip” condition across Circuit Breaker BK1. In other words, the slip frequency is less than 0.005 Hz ( $|f_{S1} - f_p| < 0.005 \text{ Hz}$ ).


## Synchronism-Check Element Output Effects

Note that element outputs 25W1BK1 and 25A1BK1 operate identically in all of the “no-slip” cases in *Figure 5.107* (both assert to logical 1 or deassert to logical 0).

## “Slip-No Compensation” Synchronism Check

The four cases ([a], [b], [c], and [d]) shown in *Figure 5.109* are “slip—no compensation” cases for asynchronous systems (not paralleled). The cases progress in time from top to bottom. The normalized synchronism-check voltage source  $V_{S1}$  slips with respect to synchronism-check voltage reference  $V_p$ . The indication

of the rotation arrow on phasor  $V_{S1}$  (and the time progression down the page) shows that the system corresponding to  $V_{S1}$  has a higher system frequency  $f_{S1}$  than the system corresponding to reference  $V_P$  with system frequency  $f_P$ . The slip frequency across Circuit Breaker BK1 is  $f_{S1}-f_P$ .



**Figure 5.108 “Slip-No Compensation” Synchronism-Check Element Output Response**

## Positive Slip Frequency

If the slip frequency is positive,  $V_{S1}$  is slipping ahead of reference  $V_P$  (the system corresponding to  $V_{S1}$  has a higher system frequency than the system corresponding to  $V_P$ ;  $f_{S1} > f_P$ ). Positive slip frequency is the counter-clockwise rotation of  $V_{S1}$  with respect to reference  $V_P$ , as shown in *Figure 5.109*. Relay Word bit FAST1 asserts to logical 1 (and Relay Word bit SLOW1 deasserts to logical 0) to indicate this condition.

## Negative Slip Frequency

If the slip frequency is negative,  $V_{S1}$  is slipping behind reference  $V_P$  (the system corresponding to  $V_{S1}$  has a lower system frequency than the system corresponding to  $V_P$ ;  $f_{S1} < f_P$ ). For such a case,  $V_{S1}$  rotates clockwise with respect to reference  $V_P$ . Relay Word bit SLOW1 asserts to logical 1 (and Relay Word bit FAST1 deasserts to logical 0) to indicate this condition.

## "No-Slip" Condition

If the absolute value of the slip is less than 0.005 Hz ( $|f_{S1}-f_P| < 0.005$  Hz; a "no-slip" condition), both Relay Word bits FAST1 and SLOW1 deassert to logical 0 and Relay Word bit SFZBK1 asserts to logical 1. A "no-slip" condition is confirmed when FAST1 and SLOW1 are deasserted, and SFZBK1 is asserted.

## Synchronism-Check Element Output Effects

Compare the corresponding "slip—no compensation" cases in *Figure 5.109* to the previous "no-slip" cases in *Figure 5.107*. Note that synchronism-check element outputs 25W1BK1 and 25A1BK1 operate identically in all cases of the "slip—no compensation" examples in *Figure 5.109* (both assert to logical 1 or deassert to logical 0). The condition of "no-slip" or "slip—no compensation" does not affect the operation of element outputs 25W1BK1 and 25A1BK1 in the scenarios depicted in *Figure 5.107* and *Figure 5.109*.

The similarity of element outputs 25W1BK1 and 25A1BK1 for the "no-slip" condition (*Figure 5.107*) and the "slip—no compensation" (*Figure 5.109*) condition results from the maximum slip frequency setting 25SFBK1 := OFF. Setting 25SFBK1 has no effect in a "no-slip" scenario (*Figure 5.107*), but the setting does affect the operation of synchronism-check element output 25A1BK1 (see the "slip—no compensation" scenario, *Figure 5.109*).


With setting 25SFBK1 := OFF, the relay does not compensate for the further angular travel of  $V_{S1}$  (with respect to reference  $V_P$ ) during the Circuit Breaker BK1 close time setting TCLSBK1. The relay measures the phase angle directly with no compensation between reference  $V_P$  and  $V_{S1}$  for synchronism-check element output 25A1BK1.

The relay always measures the phase angle directly (without compensation) between reference  $V_P$  and  $V_{S1}$  for element output 25W1BK1. Setting 25SFBK1, time setting TCLSBK1, and whether system conditions are "no-slip" (*Figure 5.107*) (see the "slip—no compensation" in *Figure 5.109*) have no effect on element output 25W1BK1.

## "Slip-With Compensation" Synchronism Check

*Figure 5.109* is derived from *Figure 5.108*, but with the maximum slip frequency setting 25SFBK1 set to some value other than OFF; thus the SEL-451 compensates for circuit breaker closing time with setting TCLSBK1. This results in a compensated normalized synchronism-check voltage source  $V'_{S1}$ .

Synchronism-check element output 25W1BK1 in *Figure 5.109* operates the same as in *Figure 5.108*. Element output 25W1BK1 is unaffected by relay settings 25SFBK1 and TCLSBK1, and by whether system conditions are slipping. Element 25W1BK1 follows normalized synchronism-check voltage source  $V'_{S1}$ .



**Figure 5.109 "Slip-With Compensation" Synchronism-Check Element Output Response**

Element 25A1BK1 follows  $V'_S1$ . With setting 25SFBK1 (maximum slip frequency) set to other than OFF, the relay calculates  $V'_S1$  derived from  $V_S1$ . Phasor  $V'_S1$  leads  $V_S1$  by an angle described by *Equation 5.39*.

$$\text{angle} = \frac{(f_{S1} - f_P) \text{ slip cycle}}{s \cdot \frac{60 \text{ cyc}}{\text{s}}} \cdot \frac{360^\circ}{\text{slip cycle}} \cdot \text{TCLSBK1 (cyc)}$$

**Equation 5.39**

From *Equation 5.39* note that the angle between  $V_S1$  and  $V'_S1$  increases for a greater slip between  $V_S1$  and  $V_P$  ( $f_{S1}-f_P$ ), a greater Circuit Breaker BK1 close time setting TCLSBK1, or both in combination.

**NOTE:** Because the SEL-451-6 uses DSS, relay operating times are delayed for the SEL-451-6 SV Subscriber and TIDL relay ordering options. For SV applications, operating times are delayed by the configured channel delay, CH\_DLY. See SV Network Delays on page 17.25 in the SEL-400 Series Relays Instruction Manual for more details. For TIDL applications, the operating times are delayed by a fixed 1 millisecond. Use caution when setting relay coordination to account for this added delay.

For any case ([a], [b], [c], or [d]) in *Figure 5.109*, the location of  $V'_{S1}$  is the location of  $V_{S1}$  a period later (this period is setting TCLSBK1, Circuit Breaker BK1 Close Time). Consider, for example, issuing a close command to Circuit Breaker BK1. If case (b) in *Figure 5.109* represents the time at which the close command occurs, then  $V_{S1}$  is the normalized synchronism-check voltage source position at the instant the close is issued and  $V'_{S1}$  is the position of  $V_{S1}$  when Circuit Breaker BK1 actually closes.

## Slip Frequency

If the slip frequency exceeds setting 25SFBK1, synchronism check cannot proceed via element output 25A1BK1. Synchronism check stops because element output 25A1BK1 deasserts to logical 0 for an out-of-range slip frequency condition, regardless of other synchronism-check conditions such as healthy voltage magnitudes.

Synchronism check remains possible (although not necessarily advantageous) if you use element output 25W1BK1 and the slip frequency exceeds setting 25SFBK1. Synchronism-check element 25W1BK1 does not measure slip. In this instance, synchronism check occurs (25W1BK1 is logical 1) when the phase angle difference between reference  $V_P$  and  $V_{S1}$  is less than angle setting ANG1BK1.

## Synchronism-Check Element Output Effects

A contradiction seems to result from analysis of case (a) in *Figure 5.109*; it appears that element output 25A1BK1 should assert to logical 1 because  $V'_{S1}$  is within angle setting ANG1BK1. Note in this case, however, that  $V'_{S1}$  is approaching synchronism-check reference  $V_P$ . This is where element output 25A1BK1 behaves differently than element output 25W1BK1, for setting 25SFBK1 set to some value other than OFF. As  $V'_{S1}$  approaches  $V_P$ , 25A1BK1 remains deasserted (equals logical 0) until the phase angle difference between reference  $V_P$  and  $V'_{S1}$  equals zero degrees.

At this zero degrees difference between  $V_P$  and  $V'_{S1}$  point, element output 25A1BK1 asserts to logical 1. We know the systems will truly be in synchronism (0 degrees between reference  $V_P$  and  $V_{S1}$ ) a period later (this period is setting TCLSBK1, Circuit Breaker BK1 Close Time). Thus, if a close command occurs right at the instant that element output 25A1BK1 asserts to logical 1, then there will be a zero degree phase angle difference across Circuit Breaker BK1 when Circuit Breaker BK1 actually closes. Closing Circuit Breaker BK1 at a phase angle difference of 0 degrees between reference  $V_P$  and  $V'_{S1}$  minimizes system shock when you bring two asynchronous systems together.

Element output 25A1BK1 remains asserted to logical 1 as  $V'_{S1}$  moves away from reference  $V_P$ . When the phase angle difference between reference  $V_P$  and  $V'_{S1}$  is again greater than angle setting ANG1BK1, element output 25A1BK1 deasserts to logical 0.

## Alternative Synchronism-Check Source Settings

You can program alternative input sources for the synchronism-check function in the SEL-451. Alternative inputs give you additional flexibility to synchronize other portions of your power system.


The SELOGIC control equation  $ALTSn$  ( $n = 1$  for Breaker 1, 2 for Breaker 2) determines when the relay uses an alternative synchronism-check voltage source in place of the regular synchronism-check voltage source for Breaker  $n$ . When  $ALTSn$  is logical 1, the relay substitutes alternative synchronism-check voltage source (ASYNCS $n$ ) and corresponding settings AKS $nM$  and AKS $nA$  for the regular synchronism-check voltage source values SYNC $n$ , KS $nM$ , and KS $nA$ . The result is a normalized synchronism-check voltage source  $VSn$  derived from the alternative source.

#### Example 5.7 Setting Alternative Synchronism-Check Source 2

*Figure 5.110* shows an extra circuit breaker (BK3) and a generator position added to the existing example system of *Figure 5.98*. You can monitor the voltage at the generator position by connecting a single-phase voltage to remaining voltage input VCZ (see *Figure 5.101*). Make setting ASYNCS2 := VCZ to designate this relay voltage input as the alternative synchronism-check voltage source for Breaker 2.

ASYNCS2 := VCZ Alternative Synchronism Source 2 (VAY, VBY, VCY,  
VAZ, VBZ, VCZ)

For this new synchronism source voltage connection, adjust the source-to-reference magnitude ratio with setting AKS2M and the source-to-reference angle compensation with setting AKS2A, considering the settings for Voltage Magnitude and Angle Compensation.



**Figure 5.110 Alternative Synchronism-Check Source 2 Example and Settings**

For example, in *Figure 5.110*, the Bus 2 voltage is the regular synchronism-check voltage source for synchronism check across Circuit Breaker BK2. However, if Circuit Breaker BK3 is open and the generator switch is closed, the Synchronism-Check Voltage Source 2 transfers to the alternative Synchronism-Check Voltage Source 2 the voltage from the generator position.

**Example 5.7 Setting Alternative Synchronism-Check Source 2 (Continued)**

For circuit breaker status, make the following 52A auxiliary contact connections from the circuit breaker and switch to control inputs on the SEL-451:

- Circuit breaker BK3 to IN203
- Generator switch to IN204

These input connections are for this application example only; use relay inputs that are appropriate for your system.

Set the ALTS2 SELOGIC control equation to assert when Circuit Breaker BK3 is open and the generator switch is closed.

**ALTS2 := NOT IN203 AND IN204** Alternative Synchronism Source 2  
(SELOGIC Equation)


## Independent Synchronism-Check Polarizing Voltage Selection Settings

You can program independent and alternative polarizing voltages for each available breaker synchronism-check element (determined by the NUMBK and E25BKn settings) via the enable independent synchronism-check setting, EISYNC.

Setting EISYNC := Y enables dynamic reconfiguration of the polarizing sources based on changes in substation topology. See *Example 5.8* for a description of a practical application that uses these settings. Setting EISYNC := N provides the standard polarizing source behavior described earlier in this section.

When EISYNC := Y, each breaker has its own unique polarizing voltage and there are two alternative polarizing sources available for each breaker in addition to the primary polarizing source. Additionally, the VPM analog quantity is forced to zero, and the VPnM analog quantity is active per available breaker. When EISYNC := N, the breaker synchronism-check elements for both breakers use the same polarizing voltage (VP) and there are no alternative polarizing sources available.

The user-programmable ALTPn1 and ALTPn2 logic settings are available while EISYNC = Y, and, when combined, they determine the active polarizing voltage for Breaker n ( $n = 1$  or 2), as shown in *Figure 5.111*. *Table 5.82* summarizes the impact of the logic.



**Figure 5.111 Alternative Synchronism-Check Polarizing Voltage Selection Logic**

**Table 5.82 ALTPn1 and ALTPn2 Settings and Active Synchronization Polarizing Voltage**

<b>ALTPn1</b>	<b>ALTPn2</b>	<b>Polarizing Voltage for Breaker n</b>
0	0	SYNCPn
0	1	SYNCPn
1	0	ASYNPn1
1	1	ASYNPn2

Table 5.82 shows that when  $\text{ALTPn1} := 0$ , the status of  $\text{ALTPn2}$  does not impact the selected polarizing voltage. Quantities  $KPn$ ,  $AKPn1$ , and  $AKPn2$  are complex numbers that are derived from separate magnitude and angle settings, as explained earlier in this section.

The synchronizing voltage for Breaker  $n$  is determined by the  $\text{ALT}_{Sn}$  setting. See *Alternative Synchronization-Check Source Settings on page 5.146* for additional information on alternative synchronization-check synchronizing voltages. When  $\text{ALT}_{Sn} := 0$ , the synchronizing voltage for Breaker  $n$  is determined by the  $\text{SYNCS}_n$  setting. When  $\text{ALT}_{Sn} := 1$ , the synchronizing voltage for Breaker  $n$  is determined by the  $\text{ASYNCS}_n$  setting.

When  $EISYNC := Y$ , use the  $\text{ALTPn1}$  and  $\text{ALTPn2}$  settings to determine the polarizing voltage and use the  $\text{ALT}_{Sn}$  setting to determine the synchronizing voltage. It is important to account for differing nominal secondary voltages and phase-angle relationships that could occur depending on the active polarizing and synchronizing voltage per breaker. When compensating these voltages, create an equivalent voltage base for secondary voltage magnitudes and account for any phase shifts between voltage inputs when compensating angles on a per-breaker basis.


It is easiest to use the expected nominal voltage of the primary polarizing voltage source of one of the breakers as the base voltage and phase angle reference to which all other synchronization-check voltages are to be compensated. Note that this is just a recommendation, not a requirement. When  $EISYNC := Y$ , the relay provides the  $KPnM$  and  $KPnA$  settings to compensate the magnitude and angle of the primary polarizing voltage input identified by the  $\text{SYNCP}_n$  setting. The  $AKPn1M$  and  $AKPn1A$  settings compensate the magnitude and angle of the first alternative polarizing voltage input identified by the  $\text{ASYNPn1}$  setting. The  $AKPn2M$  and  $AKPn2A$  settings compensate the magnitude and angle of the second alternative polarizing voltage input identified by the  $\text{ASYNPn2}$  setting.

As discussed in *Alternative Synchronization-Check Source Settings on page 5.146*, the relay also provides  $KSnM$  and  $KSnA$  to compensate the magnitude and angle of the synchronizing voltage identified by the  $\text{SYNCS}_n$  setting and provides the  $AKSnM$  and  $AKSnA$  settings to compensate the magnitude and angle of the alternative synchronizing-voltage input identified by the  $\text{ASYNCS}_n$  setting. See *Voltage Magnitude and Angle Compensation on page 5.136* for examples and information on how to calculate these compensating settings.

When using independent and alternative polarizing and synchronizing voltages, the primary and alternative polarizing and synchronizing voltages per breaker need to be compensated to the same equivalent base. When performing an autoreclosing scheme with two breakers and independent polarizing voltages, SEL recommends compensating all polarizing and synchronizing voltages for the two breakers (primary and alternative) to a single base. See *Voltage Checks for Auto-reclosing and Manual Closing on page 6.43* in the *SEL-400 Series Relays Instruction Manual* and evaluate the voltage-check element logic diagrams for the impact differing voltage bases between the two breakers could have on your autoreclosing scheme.

The active polarizing voltage determined for Breaker  $n$  is compensated by the associated compensating factors and assigned to the  $VPnM$  analog quantity. The  $VPnM$  quantity is compared to the synchronizing source voltage,  $NVSnM$ , and the voltage-differential setting,  $25VDIF$ , to ensure an acceptable voltage difference between the polarizing and source voltages, as shown in *Figure 5.105*. Note that the  $NVSnM$  quantity is still determined by the synchronism-check source settings identified in *Alternative Synchronism-Check Source Settings on page 5.146* and needs to be compensated for by using the  $KSnM$  ratio factors to account for differing PT ratios between voltage measurements. *Figure 5.105* shows the voltage-difference synchronism-check logic for each breaker ( $n = 1$  for Breaker 1,  $n = 2$  for Breaker 2).

Whenever a synchronizing or polarizing voltage quantity changes through either the  $ALTSn$  or the  $ALTPn1$  and  $ALTPn2$  settings, the synchronism-check enable bit is reset, and there is a 6-cycle stability counter that must be satisfied prior to re-enabling the Breaker  $n$  synchronism-check logic ( $25ENBKn = 1$ ). Note that changes to  $ALTPn2$  only cause a reset when  $ALTPn1 = 1$ .



\* The pickup timer resets whenever a synchronizing or polarizing voltage source changes.

**Figure 5.112 Synchronism-Check Enable Logic, EISYNC = Y**

Once the synchronism-check logic is enabled for Breaker  $n$  ( $25ENBKn = 1$ ), the active synchronism-check polarizing voltage magnitude ( $VPnM$ ) based on the  $ALTPn1$  and  $ALTPn2$  settings and the active synchronizing voltage magnitude ( $NVSnM$ ) based on the  $ALTSn$  setting are compared and used in the exact same manner as described in *Angle Checks and Synchronism-Check Element Outputs on page 5.140*, “No-Slip” Synchronism Check on page 5.141, and “Slip—With Compensation” Synchronism Check on page 5.144. Refer to these sections for corresponding synchronism-check element outputs based on the  $VPnM$  and  $NVSnM$  inputs.

**Example 5.8 Synchronism-Check Application/Settings Example (EISYNC = Y)**

Figure 5.113 shows a breaker-and-a-half application with two buses (Bus 1 and Bus 2) and two terminating lines (Line 1 and Line 2). The Line 1 relay performs synchronism checking for Breakers 1 and 2. Voltage measurements from the buses and lines are mapped to the relay input terminals as follows:

Bus 1—VAZ  
Line 1—VAY  
Line 2—VBZ  
Bus 2—VCZ

The bus voltages are available to the relay unconditionally. The Line 1 voltage measurement (VAY) is only available to the relay if the Line 1 disconnect switch, 89L1, is closed (the potential transformer is on the line side of the disconnect switch). Similarly, the Line 2 voltage measurement (VBZ) is only available to the relay if the Line 2 disconnect switch, 89L2, is closed. Assume the normally open 89L1A and 89L2A contacts are mapped to relay digital inputs IN201 and IN202, respectively.

Consider the settings for the Breaker 1 synchronism-check element. The Bus 1 voltage (VAZ) acts as the synchronizing quantity for Breaker 1, and no alternative value is needed. The synchronizing-voltage settings for Breaker 1 are SYNCS1 := VAZ and ALTS1 := NA.


VAY is the preferred polarizing quantity for Breaker 1. If disconnect switch 89L1 is open and this voltage is unavailable, the relay instead uses VBZ (from Line 2) as a first alternative polarizing source for Breaker 1. If disconnect switches 89L1 and 89L2 are both open, the relay uses the Bus 2 voltage (VCZ) as a second alternative polarizing source for Breaker 1. The polarizing voltage settings for Breaker 1 are SYNCP1 := VAY, ASYNP11 := VBZ, ASYNP12 := VCZ, ALTP11 := NOT IN201, and ALTP12 := NOT IN202.

Consider the settings for the Breaker 2 synchronism-check element. VAY is the preferred polarizing quantity for Breaker 2. If disconnect switch 89L1 is open and this voltage is unavailable, the relay instead uses VAZ (from Bus 1) as an alternative polarizing source for Breaker 2. The polarizing voltage settings for Breaker 2 are SYNCP2 := VAY, ASYNP21 := VAZ, ALTP21 := NOT IN201, ALTP22 := NA.

VBZ is the preferred synchronizing quantity for Breaker 2. If disconnect switch 89L2 is open and this voltage is unavailable, the relay instead uses VCZ (from Bus 2) as an alternative synchronizing source for Breaker 2. The synchronizing voltage settings for Breaker 2 are SYNCS2 := VBZ, ASYNCS2 := VCZ, and ALTS2 := NOT IN202.

As a final application note for EISYNC = Y, be sure to use the built-in ratio factors and angle-correction factors to compensate for use of voltages from different phases (e.g., A, B, or C), and to compensate for differently connected potential transformers (e.g., delta or wye).

**Example 5.8 Synchronism-Check Application/Settings Example (EISYNC = Y) (Continued)**



**Figure 5.113 Alternative Synchronism-Check Polarizing Voltage Example System**

---

---

## S E C T I O N   6

---

# Protection Application Examples

This section provides detailed instructions for setting the SEL-451-6 protection functions. Use these application examples to help familiarize yourself with the relay, and to assist you with your own protection settings calculations. The settings that are not mentioned in these examples do not apply.

Setting calculation guidelines are provided for the following application:

- *25 kV Overhead Distribution Line Example on page 6.1*

Separate protection application examples are provided for the following functions:

- *Autoreclose Example on page 6.19*
- *Autoreclose and Synchronism-Check Example on page 6.25*

The contents of this section apply to both the SV versions and the TiDL version of the SEL-451-6. These examples show DSS relays connected to one or more merging units. For SV applications, consider selecting the SEL-451-6 SV Publisher as your merging unit to benefit from redundant protection with the SEL-451-6 SV Subscriber. With slight modifications, these examples also apply when the SEL-451-6 SV Publisher is used as a traditional hardwired relay. See *Section 19: Digital Secondary Systems in the SEL-400 Series Instruction Manual* for information on how to establish either SV or TiDL communications. *Section 5: Protection Functions* contains information on how to secure the protection elements in the SEL-451-6 when data are lost.

## 25 kV Overhead Distribution Line Example

---


**NOTE:** The SEL-451-6 SV Publisher and SEL-451-6 SV Subscriber have essentially identical protection functions. The SEL-451-6 SV Publisher offers full protection redundancy in case of SV communications failure. To benefit from this redundancy, consider wiring the trip outputs from the SEL-451-6 SV Publisher and the SEL-451-6 SV Subscriber in parallel to drive the circuit breaker trip coil.

*Figure 6.1* shows a distribution system with two substations, S and R, each with one 25 kV feeder that is normally operated in a radial configuration. During certain operating conditions, the feeders may be tied together by a field switch, and directional-overcurrent protection is required. Each feeder is equipped with an SEL-451-6. This application example considers the settings for the SEL-451-6 at Station S.

*Figure 6.1* shows how the CT and PT inputs connected to the merging units map internally within the SEL-451-6. See *Section 19: Digital Secondary Systems in the SEL-400 Series Instruction Manual* for creating mapping of an SEL TiDL system or an SV network. This example does not show how to create the mapping or commission either technology.

## 6.2 Protection Application Examples

### 25 kV Overhead Distribution Line Example



**Figure 6.1 25 kV Overhead Distribution Line**

## Power System Data

Table 6.1 lists the power system data for this application example. Substitute the values and parameters that correspond to your system when you set the relay, using this example as a guide.

**NOTE:** Use the **CFG CTNOM** command to match the SEL-451-6 mapped current terminals to the CT nominal secondaries. See **CFG CTNOM** on page 14.10 in the SEL-400 Series Relays Instruction Manual.

**Table 6.1 System Data—25 kV Overhead Distribution Line**

Parameter	Value
Nominal system line-to-line voltage	25 kV
Nominal merging unit current	5 A secondary
Nominal frequency	60 Hz
Line length	68 km (total)
Line impedances: $Z_{1L}, Z_{0L}$	$12.78 \Omega \angle 68.86^\circ$ primary, $45.81 \Omega \angle 72.47^\circ$ primary
Source S impedances: $Z_{1S}, Z_{0S}$	$1.62 \Omega \angle 72^\circ$ primary, $1.95 \Omega \angle 86^\circ$ primary
Source R impedances: $Z_{1R}, Z_{0R}$	$1.75 \Omega \angle 72.5^\circ$ primary, $2.78 \Omega \angle 82^\circ$
PTR (potential transformer ratio)	$14.4 \text{ kV}:120 \text{ V} = 120$
CTR (current transformer ratio)	$1000:5 = 200$
Phase rotation	ABC

Convert the power system impedances from primary to secondary, so you can later calculate protection settings. Table 6.2 lists the corresponding secondary impedances. Convert the impedances to secondary ohms as follows:

$$k = \frac{\text{CTR}}{\text{PTR}} = \frac{200}{120} = 1.67$$

**Equation 6.1**

$$\begin{aligned} Z_{1L(\text{secondary})} &= k \cdot Z_{1L(\text{primary})} \\ &= 1.67 \cdot 12.78 \Omega \angle 68.86^\circ \\ &= 21.35 \Omega \angle 68.86^\circ \end{aligned}$$

**Equation 6.2**

**Table 6.2 Secondary Impedances**

Parameter	Value
Line impedances: $Z_{IL}, Z_{0L}$	21.35 $\Omega \angle 68.86^\circ$ secondary, 76.5 $\Omega \angle 72.47^\circ$ secondary
Source S impedances: $Z_{IS}, Z_{0S}$	2.71 $\Omega \angle 72^\circ$ secondary, 3.26 $\Omega \angle 86^\circ$ secondary
Source R impedances: $Z_{IR}, Z_{0R}$	2.92 $\Omega \angle 72.5^\circ$ secondary, 4.64 $\Omega \angle 80^\circ$ secondary

The maximum load current is 900 A primary, and the phases are balanced within 10 percent under load conditions.

## Application Summary

This particular example is for a single circuit breaker application with the following functions and constraints:

- Directional definite-time elements for close-in fault protection
- Directionally controlled time-overcurrent elements for remote faults and use coordination
- Nondirectional time-overcurrent elements for backup protection
- There is no status signal available from the field tie switch, FT

Relay settings that are not mentioned in these examples do not apply to this application example.

## Global Settings

### General Global Settings

The SEL-451 has settings for identification. These settings allow you to identify the following:

- Station (SID)
- Relay (RID)
- Circuit Breaker 1 (BID1)

You can enter as many as 40 characters per identification setting.

**SID := Silver – 25 kV** Station Identifier (40 characters)

**RID := SEL-451 Relay** Relay Identifier (40 characters)

Configure the SEL-451 for one circuit breaker.

**NUMBK := 1** Number of Breakers in Scheme (1, 2)

**BID1 := Circuit Breaker 1** Breaker 1 Identifier (40 characters)

You can select both nominal frequency and phase rotation for the relay.

**NFREQ := 60** Nominal System Frequency (50, 60 Hz)

**PHROT := ABC** System Phase Rotation (ABC, ACB)


## Current and Voltage Source Selection

The voltage and current source selection is for one circuit breaker. The relay derives the line current source from mapped current input IW when you set ESS to N.

ESS := N Current and Voltage Source Selection (Y, N, 1, 2, 3, 4)

*Figure 6.2* illustrates the current and voltage sources in the merging unit for this particular application. The relay uses the mapped potential input VY and the mapped current input IW for line relaying; mapped potential input VAZ is for synchronism check. *Synchronism Check on page 5.130* describes how to apply the synchronism-check function.

**NOTE:** VY and IW indicate how the PT and CT inputs to the merging unit map in the SEL-451-6.



**Figure 6.2 Circuit Breaker Arrangement at Station S**

## Breaker Monitor Circuit Breaker 1 Inputs

The merging unit uses a normally open auxiliary contact from the circuit breaker to determine whether the circuit breaker is open or closed. The status of this contact is measured by the merging unit and reported to the relay.

For SV applications, the merging unit publishes the breaker status. Received GOOSE messages are mapped to virtual bits (VBxxx) locally within the relay. For the SV version of this example, the relay is configured to map that GOOSE message to VB001 locally within the relay.

52AA1 := **VB001** N/O Contact Input -BK1 (SELOGIC Equation)

For TiDL applications, the SEL-TMU I/O maps to the local relay I/O. For the TiDL version of this example, the breaker status input on the SEL-TMU is mapped locally within the relay to IN301.

52AA1 := **IN301** N/O Contact Input -BK1 (SELOGIC Equation)

## Group Settings Line Configuration

The SEL-451 has four transformer turns ratio settings that convert the secondary potentials and currents that the relay measures to the corresponding primary values. These settings are the PT and CT ratios PTRY, PTRZ, CTRW, and CTRX.

Use the Y potential input for line relaying and the Z potential input for synchronism check. Use the W current input for line relaying. The settings VNOMY and VNOMZ specify the nominal secondary line-to-line voltage of the PTs (see *Figure 6.2*).

CTRW := **200** Current Transformer Ratio—Input W (1–15000)

PTRY := **120** Potential Transformer Ratio—Input Y (1–10000)

VNOMY := **208** PT Nominal Voltage (L-L)—Input Y (60–300 V secondary)

**PTRZ := 120** Potential Transformer Ratio—Input Z (1–10000)

**VNOMZ := 208** PT Nominal Voltage (L-L)—Input Z (60–300 V secondary)

Enter the secondary value of the positive-sequence impedance of the protected line. See *Table 6.2* for the secondary line impedances.

**Z1MAG := 21.35** Positive-Sequence Line Impedance Magnitude (0.05–255 Ω secondary)

**Z1ANG := 68.86** Positive-Sequence Line Impedance Angle (5.00–90 degrees)

Enter the secondary value of the zero-sequence impedance of the protected line.

**Z0MAG := 76.50** Zero-Sequence Line Impedance Magnitude (0.05–255 Ω secondary)

**Z0ANG := 72.47** Zero-Sequence Line Impedance Angle (5.00–90 degrees)

Enable the fault locator.

**EFLLOC := Y** Fault Location (Y, N)

The LL setting is the line length. This value has no defined unit; you can set the line length in miles, kilometers, ohms, etc. For this example, set the length in km.

**LL := 68** Line Length (0.10–999)

The fault locator uses the values you enter for Z1MAG, Z1ANG, Z0MAG, Z0ANG, and LL.

## Relay Configuration

The SOTF logic permits tripping by specified protection elements for a settable time after the circuit breaker closes.

**ESOTF := Y** Switch-On-to-Fault (Y, N)

Enable the load-encroachment logic, as the minimum apparent load impedance is near the end-of-line phase-overcurrent sensitivity.

**ELOAD := Y** Load Encroachment (Y, N)

Use Level 1 high-set instantaneous phase overcurrent element for SOTF protection, and the corresponding directionally controlled definite-time phase element for close-in fault detection.

**E50P := 1** Phase Instantaneous/Definite-Time Overcurrent Elements (N, 1–4)

Use Level 1 directionally controlled definite-time ground and negative-sequence elements for close-in fault detection.

**E50G := 1** Residual Ground Instantaneous/Definite-Time Overcurrent Elements (N, 1–4)

**E50Q := 1** Negative-Sequence Instantaneous/Definite-Time Overcurrent Elements (N, 1–4)

Use inverse-time overcurrent elements for line protection, fuse coordination, and backup protection.

**E51S := 5** Selectable Inverse-Time Overcurrent Element (N, 1–6)

Set E32 to AUTO or AUTO2 and the relay automatically calculates the settings corresponding to the ground directional element (32G).

**E32 := AUTO2** Directional Control (Y, AUTO, AUTO2, N)

Communications-assisted tripping is not required.

**ECOMM := N** Communications-Assisted Tripping (N, DCB, POTT, DCUB1, DCUB2)

Fuses or molded case circuit breakers often protect PTs. Operation of one or more fuses, or molded case circuit breakers, results in a loss of polarizing potential inputs to the relay. Loss of one or more phase voltages prevents the relay from properly determining fault direction.

Occasional loss-of-potential (LOP) to the relay, while unavoidable, is detectable. When the relay detects the loss-of-potential, the relay can block element operation, block or enable forward directional-overcurrent elements, and issue an alarm for any true LOP condition.

---

**NOTE:** If line-side PTs are used, the circuit breaker(s) must be closed for the LOP logic to detect an LOP condition. Therefore, if three-phase potential to the relay is lost while the circuit breaker(s) is open (e.g., the PT fuses are removed while the line is de-energized), the relay cannot detect an LOP when the circuit breaker(s) closes again.

**Table 6.3 LOP Enable Options**

Option	Description
N	The LOP logic operates but does not disable voltage-polarized directional elements, or enable the forward directional-overcurrent elements. Use LOP in this case for alarm only.
Y	The relay disables all voltage-polarized directional elements, but enables forward directional-overcurrent elements. These forward directional-overcurrent elements effectively become nondirectional and provide overcurrent protection during an LOP condition.
Y1	The relay disables all voltage-polarized directional elements. The relay also disables the overcurrent elements controlled by the voltage-polarized directional elements.

Set ELOP to Y1 for this application example. This choice reduces the chances of false tripping because of a loss-of-potential condition. Nondirectional inverse-time overcurrent elements will act as backup protection, in case of a loss-of-potential condition.

**ELOP := Y1** Loss-of-Potential (Y, Y1, N)

## SOTF Scheme

SOTF logic is enabled when the circuit breaker closes. This logic provides protection for a short duration (setting SOTFD) until other protection (such as tripping from SELOGIC control equations TR and TRCOMM) is available. The TRSOTF SELOGIC control equation defines which protection elements cause the relay to trip when the SOTF scheme is active. Assertion of the protection elements assigned to TRSOTF during the SOTFD time causes the relay to trip instantaneously.

---

**NOTE:** To illustrate the application of switch-onto-fault logic, SOTF will be used in this application example, even though line-side PTs are not being used for relaying.

Apply SOTF when using line-side potentials for relaying. Use nondirectional-overcurrent protection to clear close-in faults, because a nondirectional-overcurrent element is not dependent on voltages. Assign the instantaneous phase overcurrent element to TRSOTF.

**TRSOTF := 50P1** Switch-On-Fault Trip (SELOGIC Equation)

## Voltage Reset

You can configure the logic such that the SOTF enable duration resets within at least 5 cycles after it first asserted, but before the SOTFD timer expires. To quickly reset the SOTF period, the relay must sense that the positive-sequence voltage is greater than 85 percent of the nominal voltage.

Use setting EVRST (Switch-On-Fault Voltage Reset) to enable fast reset. The advantage of resetting SOTF protection quickly is that unwanted tripping does not occur for subsequent faults external to the remote terminals during the SOTF period; these trips can occur if you set instantaneous overcurrent elements in the TRSOTF SELOGIC control equation. Enable the voltage reset option.

**EVRST := Y** Switch-On-Fault Voltage Reset (Y, N)

## SOTF Initiation

The SOTF logic asserts via one or both of the following methods:

- A change in the normally open auxiliary contact 52A status showing that the circuit breaker has just opened
- Assertion of the relay control input assigned to the circuit breaker close bus

The 52A method works well for both single and multiple circuit breaker applications and does not require an input from the close bus. However, the close bus method only enables SOTF protection immediately following the close command to the circuit breaker. For more information see *Switch-On-Fault Logic on page 5.99*.

Turn off 52AEND, 52A Pole Open Time Delay.

**52AEND := OFF** 52A Pole Open Time Delay (OFF, 0.000–16000 cycles)

Select the close bus option for this application and set the close enable delay (CLOEND) shorter than the shortest reclose open interval.

**CLOEND := 10.000** CLSMON or Single-Pole Open Delay (OFF, 0.000–16000 cycles)

## SOTF Duration

Setting SOTFD determines the longest period the SOTF logic can assert after the circuit breaker closes.

**SOTFD := 10.000** Switch-On-Fault Enable Duration (0.500–16000 cycles)

## Close Signal Monitor

Assign the Relay Word bit CLSMON to a control input, so the relay can detect execution of the close command.

For SV applications, the close monitor control input is mapped from a merging unit GOOSE message. For the SV version of this example, the close monitor input is mapped from a GOOSE message to VB002 locally within the relay.

**CLSMON := VB002** Close Signal Monitor (SELOGIC Equation)

For TiDL applications, the SEL-TMU I/O maps to the local relay I/O. For the TiDL version of this example, the close monitor input on the SEL-TMU is mapped locally within the relay to IN302.

**52AA1 := IN302** N/O Contact Input -BK1 (SELOGIC Equation)

## Load Encroachment

The relay uses a load-encroachment feature that prevents operation of the phase-directional elements during heavy load. This unique feature permits the load to exceed the phase overcurrent element pickup without causing unwanted tripping (see *Load-Encroachment Logic on page 5.63*).

Define the load-encroachment characteristic with load impedance settings in the forward (ZLF) and reverse (ZLR) directions. Define the two load sectors, export and import, with angle settings PLAF, NLAF, PLAR, and NLAR in the forward and reverse directions.

The feeder maximum load is given as 900 A, primary. Set load encroachment according to maximum load for the protected line (900A/CTR = 4.5 A secondary). The bus voltage at Station S is 120 V line-to-neutral during maximum load.

$$V_{LN} = 120.0 \text{ V}$$

$$I_\phi = 4.5 \text{ A}$$

Therefore, the minimum load impedance the relay measures is as follows:

$$\begin{aligned} Z_{load} &= \frac{V_{LN}}{I_\phi} \\ &= \frac{120.0 \text{ V}}{4.5 \text{ A}} \\ &= 26.7 \Omega \end{aligned}$$

**Equation 6.3**

Multiply  $Z_{load}$  by a safety factor of 80 percent to account for overload conditions.

$$\begin{aligned} Z_{load} &= 0.8 \cdot 26.7 \Omega \\ &= 21.36 \Omega \end{aligned}$$

**Equation 6.4**

Set the forward load impedance threshold (ZLF) according to the minimum load impedance. The reverse load condition is not used in this application example, so the ZLR setting can be set to the same value as ZLF (there is no “OFF” settings).

**ZLF := 21.36** Forward Load Impedance (0.05–64 Ω secondary)

**ZLR := 21.36** Reverse Load Impedance (0.05–64 Ω secondary)

Set the load impedance angles according to system data, with some margin (2 degrees in this example). In this application, the forward load power factor is expected to range from 75 percent (lagging) to 85 percent (leading). The reverse load power factor is not important, because no reverse-looking directional elements are being used.

Load encroachment is important in this application, because the peak load current exceeds the end-of-line fault current. The reverse load angle settings can be left at the factory-default settings.

**PLAF := 43.4** Forward Load Positive Angle (-90.0 to +90.0 degrees)

**NLAF := -33.8** Forward Load Negative Angle (-90.0 to +90.0 degrees)

**PLAR := 150.0** Reverse Load Positive Angle (+90.0 to +270.0 degrees)

**NLAR := 210.0** Reverse Load Negative Angle (+90.0 to +270.0 degrees)

## Phase Instantaneous/Definite-Time Overcurrent Elements

**NOTE:** The overcurrent settings shown for this example are chosen to illustrate the features of the SEL-451. Use your system data and company practices to determine the settings for your application.

Use 50P1, Level 1 phase instantaneous overcurrent element, as a nondirectional high-set phase overcurrent element for SOTF protection. The switch-onto-fault logic is required if line-side PTs are used. In this case, the 50P1 element quickly trips the circuit breaker because this overcurrent element does not rely on the polarizing voltage.

**NOTE:** If your SEL-451-6 uses DSS, relay operating times are delayed. For SV applications, operating times are delayed by the configured channel delay, CH\_DLY. See SV Network Delays on page 17.25 in the SEL-400 Series Relays Instruction Manual for more details. For TiDL applications, the operating times are delayed by a fixed 1 millisecond. Use caution when setting relay coordination to account for this added delay.

To rapidly clear faults, set 50P1P equal to 50 percent of the fault current measured at the local terminal for a close-in three-phase fault; use weak source conditions so that the relay operates for low-level fault current.

50P1P := **22.00** Level 1 Pickup (OFF, 0.25–100 A secondary)

Use level 1 directionally controlled definite-time phase elements for close-in fault detection (in the SEL-451, the direction for level 1 elements is always forward). Load encroachment and loss-of-potential control is built-in to the phase-directional element. A time-delay of 2 cycles is selected to allow any distribution fuse cutouts time to operate.

67PID := **2.000** Level 1 Time Delay (0.000–16000 cycles)

67P1TC := **1** Level 1 Torque Control (SELOGIC Equation)

## Ground Instantaneous/Definite-Time Overcurrent Elements

Use 67G1T for close-in fault detection. For this application, set the pickup (50G1P) to a value that will allow it to pick up for low-resistance ground faults in the first 2 km of line. A time delay of 2 cycles is selected to allow any distribution fuse cutouts time to operate. The torque-control equation contains the factory setting Ground Enabled operator control latch, PLT01. The internal logic makes the level 1 elements respond to forward direction faults. The default inclusion of NOT ILBK helps provide the selective protection of the 67G1 element.

50G1P := **17.00** Level 1 Pickup (OFF, 0.25–100 A secondary)

67G1TD := **2.000** Level 1 Time Delay (0.000–16000 cycles)

67G1TC := **PLT01 AND NOT ILBK** Level 1 Torque Control (SELOGIC Equation)

## Negative-Sequence Instantaneous/Definite-Time Overcurrent Elements

Use 67G1T for close-in fault detection. For this application, set the pickup (50Q1P) to a value that will allow it to pick up for phase-to-phase faults in the first 2 km of line. A time delay of 2 cycles is selected to allow any distribution fuse cutouts time to operate. The torque-control equation contains the factory setting Ground Enabled operator control latch, PLT01. The internal logic makes the level 1 elements respond to forward direction faults. The default inclusion of NOT ILBK helps provide the selective protection of the 67G1 element.

50Q1P := **42.00** Level 1 Pickup (OFF, 0.25–100 A secondary)

67Q1TD := **2.000** Level 1 Time Delay (0.000–16000 cycles)

67Q1TC := **PLT01 AND NOT ILBK** Level 1 Torque Control (SELOGIC Equation)

## Selectable Operating Quantity Time-Overcurrent Elements 1-5

Use directionally controlled inverse-time overcurrent elements for line protection (and fuse coordination) on phase and ground faults. Use nondirectional inverse-time overcurrent elements as backup protection.

## 51S1

Use the first element for phase, directional, set sensitive enough for any three-phase fault on the line. This pickup value is less than the maximum load current, however, the load-encroachment logic (built-in to the phase-directional element) will prevent 51S1 from operating during load conditions.

---

**NOTE:** Use your company practices and philosophy when determining these settings.

51S1O := **IMAXL** 51S1 Operate Quantity (IA<sub>n</sub>, IA<sub>nR</sub>, ..., IMAX<sub>n</sub>, IMAX<sub>nR</sub>, I1L, I1L, 3I0<sub>n</sub>)

51S1P := **4.00** 51S1 Overcurrent Pickup (0.25–16 A secondary)

Select the time dial and curve to coordinate with field devices, and the remote terminal. No electromechanical relays are in use, so the electromechanical reset option is not required.

51S1C := **U3** 51S1 Inverse-Time Overcurrent Curve (U1–U5, C1–C5)

51S1TD := **0.70** 51S1 Inverse-Time Overcurrent Time Dial (0.50–15)

51S1RS := **N** 51S1 Inverse-Time Overcurrent Electromechanical Reset (Y, N)

Set the torque control to respond to forward faults.

51S1TC := **F32P** 51S1 Torque Control (SELOGIC Equation)

## 51S2

Use the second element for ground, directional, set sensitive enough for a ground fault at the midpoint of the line with a low fault resistance with the field tie switch (FT) closed. When the FT is open, or the Circuit Breaker BK2 at Station R is open, the fault resistance coverage will almost double. The compromised sensitivity meets the requirements for the application, which normally operates with FT open.

---

**NOTE:** Secure negative-sequence and zero-sequence overcurrent elements by including AND NOT SVBK\_EX in the torque-control equation. Phase overcurrent elements are inherently secure during SV data loss.

51S2O := **3I0L** 51S2 Operate Quantity (IA<sub>n</sub>, IA<sub>nR</sub>, ..., IMAX<sub>n</sub>, IMAX<sub>nR</sub>, I1L, I1L, 3I0<sub>n</sub>)

51S2P := **2.30** 51S2 Overcurrent Pickup (0.25–16 A secondary)

Select the time dial and curve to coordinate with field devices, and the remote terminal.

51S2C := **U4** 51S2 Inverse-Time Overcurrent Curve (U1–U5, C1–C5)

51S2TD := **1.00** 51S2 Inverse-Time Overcurrent Time Dial (0.50–15)

51S2RS := **N** 51S2 Inverse-Time Overcurrent Electromechanical Reset (Y, N)

Set the torque control to respond to forward faults, and the Ground Enabled operator control (in default settings).

51S2TC := **32GF AND PLT01 AND NOT ILBK** 51S2 Torque Control (SELOGIC Equation)

## 51S3

Use the third element for phase, nondirectional, set above the three-phase fault current at the open field tie switch, for backup purposes.

51S3O := **IMAXL** 51S3 Operate Quantity (IA<sub>n</sub>, IA<sub>nR</sub>, ..., IMAX<sub>n</sub>, IMAX<sub>nR</sub>, I1L, I1L, 3I0<sub>n</sub>)

51S3P := **7.00** 51S3 Overcurrent Pickup (0.25–16 A secondary)

Select the time dial and curve to coordinate with bus devices, with a longer time delay than the 51S1.

**51S3C := U1** 51S3 Inverse-Time Overcurrent Curve (U1–U5, C1–C5)

**51S3TD := 1.50** 51S3 Inverse-Time Overcurrent Time Dial (0.50–15)

**51S3RS := N** 51S3 Inverse-Time Overcurrent Electromechanical Reset (Y, N)

Set the torque control to logical 1 (always enabled). Load encroachment cannot be used to control this backup element, because the ZLOAD calculation requires voltages.

**51S3TC := 1** 51S3 Torque Control (SELOGIC Equation)

## 51S4

Use the fourth element for ground, nondirectional, set to the same pickup value as the directional ground element (51S2P) for backup purposes.

**51S40 := 3IOL** 51S4 Operate Quantity (IA<sub>n</sub>, IA<sub>nR</sub>, ..., IMAX<sub>n</sub>, IMAX<sub>nR</sub>, I<sub>1L</sub>, 3I<sub>2L</sub>, 3I<sub>0n</sub>)

**51S4P := 2.30** 51S4 Overcurrent Pickup (0.25–16 A secondary)

Select the time dial and curve to coordinate with bus devices, with a longer time delay than 51S2.

**51S4C := U2** 51S4 Inverse-Time Overcurrent Curve (U1–U5, C1–C5)

**51S4TD := 1.00** 51S4 Inverse-Time Overcurrent Time Dial (0.50–15)

**51S4RS := N** 51S4 Inverse-Time Overcurrent Electromechanical Reset (Y, N)

Set the torque control to follow the Ground Enabled operator control (in default settings).

**51S4TC := PLT01 AND NOT ILBK** 51S4 Torque Control (SELOGIC Equation)

## 51S5

Use the fifth element for negative-sequence, nondirectional, for backup purposes. This element should be set low enough to see phase-to-phase faults anywhere on the line, and phase-to-phase-to-ground faults with low fault resistance when the Circuit Breaker BK2 at Station R is open or closed.

**51S50 := 3I2L** 51S5 Operate Quantity (IA<sub>n</sub>, IA<sub>nR</sub>, ..., IMAX<sub>n</sub>, IMAX<sub>nR</sub>, I<sub>1L</sub>, 3I<sub>2L</sub>, 3I<sub>0n</sub>)

**51S5P := 6.80** 51S5 Overcurrent Pickup (0.25–16 A secondary)

Select the time dial and curve to coordinate with bus devices, with a long time delay.

**51S5C := U1** 51S5 Inverse-Time Overcurrent Curve (U1–U5, C1–C5)

**51S5TD := 1.80** 51S5 Inverse-Time Overcurrent Time Dial (0.50–15)

**51S5RS := N** 51S5 Inverse-Time Overcurrent Electromechanical Reset (Y, N)

Set the torque control to follow the Ground Enabled operator control (in default settings).

**51S5TC := PLT01 AND NOT ILBK** 51S5 Torque Control (SELOGIC Equation)

## Directional Control

The SEL-451 uses an array of directional elements to supervise the residual-ground directional-overcurrent elements during ground fault conditions. Internal logic automatically selects the best choice for the ground directional element

(32G) from among the negative-sequence voltage-polarized directional element (32QG), zero-sequence voltage-polarized directional element (32V), and the zero-sequence current-polarized directional element (32I).

The relay setting ORDER determines the order in which the relay selects directional elements to provide ground directional decisions. You can set ORDER with any combination of Q, V, and I. The listed order of these directional elements determines the priority in which these elements operate to provide the ground directional element. Only one specific directional element operates at any one time. Directional element classification is as follows:

- Q—Negative-sequence voltage-polarized directional element
- V—Zero-sequence voltage-polarized directional element
- I—Zero-sequence current-polarized directional element

Set ORDER equal to QV. The first listed directional element choice, Q, is the first priority directional element to provide directional control for the residual-ground directional-overcurrent elements. If Q is not operable, the second listed directional element choice, V, provides directional control for the residual-ground directional-overcurrent elements. A polarizing quantity was not available for choice I, so I is not selected for this particular application example.

**ORDER := QV** Ground Directional Element Priority (combine Q, V, I)

SELOGIC control equation E32IV must assert to logical 1 to enable V or I for directional control of the residual-ground directional-overcurrent elements. Set E32IV equal to logical 1.

**E32IV := 1** Zero-Sequence Voltage and Current Enable (SELOGIC Equation)

## Pole-Open Detection

The setting EPO, Enable Pole-Open logic, offers two options for deciding what conditions signify an open pole, as listed in *Table 6.4*.

**Table 6.4 Options for Enabling Pole-Open Logic**

Option	Description
EPO := V	The logic declares a single-pole open if the corresponding phase undervoltage element asserts and the open-phase detection logic declares the pole is open. <i>Select this option only if you use line-side PTs for relaying purposes.</i> A typical setting for the 27PO, pole-open undervoltage threshold, is 60 percent of the nominal line-to-neutral voltage. Do not select this option when shunt reactors are applied because the voltage slowly decays after the circuit breaker opens. With this option selected, the relay cannot declare an open pole during assertion of LOP.
EPO := 52	The logic declares a single-pole open if the corresponding 52A contact (e.g., 52AA1) from the circuit breaker deasserts and the open-phase detection logic declares that the pole is open.

Select the second option because a 52A contact is available, and bus-side PTs are being used. The relay uses both open phase detection and status information from the circuit breaker to make the most secure decision.

**EPO := 52** Pole-Open Detection (52, V)

## Pole-Open Time Delay on Dropout

The setting 3POD establishes the time delay on dropout after the Relay Word bit 3PO deasserts. This delay is important when you use line-side PTs for relaying.

**3POD := 0.500** Three-Pole Open Time Dropout Delay (0.000–60 cycles)

## Trip Logic

This logic configures the relay for tripping. These settings consist of four categories:

- Trip equations
- Trip unlatch options
- Trip timers
- Three-pole tripping enable

### Trip Equations

Set these two SELOGIC control equations for tripping:

- TR (unconditional)
- TRSOTF (SOTF)

#### TR

The TR SELOGIC control equation determines which protection elements cause the relay to trip unconditionally. You typically set all direct tripping and time-delayed protection elements in the SELOGIC control equation TR. Direct tripping and time-delayed protection elements include instantaneous/definite-time overcurrent and time-overcurrent protection elements.

For SV applications, the TR equation is disabled when you have placed the relay into SEL test mode via the **TEST SV** command. If placed into an IEC 61850 Ed 2 operating mode, ensure your mode of operation is correct prior to applying signals.

---

**NOTE:** Relay Word bit SVSTST is only available in the SV subscriber.

Set TR to include the definite-time elements, and the time-overcurrent elements.

**TR := (67P1T OR 67G1T OR 67Q1T OR 51S1T OR 51S2T OR 51S3T OR 51S4T OR 51S5T) AND NOT SVSTST** Trip (SELOGIC Equation)

#### TRSOTF

The TRSOTF SELOGIC control equation defines which protection elements cause the relay to trip when the SOTF scheme is active. Assertion of these protection elements during the SOTFD time causes the relay to trip instantaneously (see *SOTF Scheme on page 6.6*). Set Level 1 phase instantaneous overcurrent element (50P1) in the TRSOTF SELOGIC control equation.

**TRSOTF := 50P1** Switch-On-Fault Trip (SELOGIC Equation)

You need to then map the trip output in a published GOOSE message from the SEL-451 to the merging unit.

### Trip Unlatch Options

Unlatch the trip output after the Circuit Breaker 52A in the merging unit contacts break the dc current. The SEL-451 provides two methods for unlatching trip outputs following a protection trip:

- ULTR—all three poles
- TULO—phase selective

## ULTR

Use ULTR, the Unlatch Trip SELOGIC control equation, to unlatch all three poles. Use the default setting, which asserts ULTR when you push the front-panel **TARGET RESET** pushbutton.

**ULTR := TRGTR** Unlatch Trip (SELOGIC Equation)

## TULO

Use TULO (Trip Unlatch Option) to select the conditions that cause the SEL-451 to unlatch the control outputs that you programmed for tripping. *Table 6.5* shows the four trip unlatch options for setting TULO.

**Table 6.5 Setting TULO Unlatch Trip Options**

Option	Description
1	Unlatch the trip when the relay detects that one or more poles of the line terminal are open, and Relay Word bit 3PT has deasserted.
2	Unlatch the trip when the relay detects that the corresponding 52A contact(s) from both circuit breakers (e.g., 52AA1 and 52AA2) are deasserted.
3	Unlatch the trip when the relay detects that the conditions for Options 1 and 2 are satisfied.
4	Do not run this logic.

Select Option 3 because a 52A contact is available; the relay uses both open phase detection and status information from the circuit breaker to make the most secure decision. For information on the pole-open logic, see *Pole-Open Logic on page 5.43*.

**TULO := 3** Trip Unlatch Option (1, 2, 3, 4)

## Trip Timers

The SEL-451 provides dedicated timers for minimum trip duration.

### Minimum Trip Duration

The minimum trip duration timer setting, TDUR3D, determines the minimum time that Relay Word bit 3PT (and T3P1) asserts. For this application example, the relay publishes the BKR1PTRC2.Tr.general GOOSE message, which has a data source of the Relay Word bit T3P1. The GOOSE message is mapped in the SEL-401 and tied to OUT201 in the merging unit. The corresponding control output closes for TDUR3D time or the duration of the trip condition, whichever is longer.

A typical setting for this timer is 9 cycles.

**TDUR3D := 9.000** Three-Pole Trip Minimum Trip Duration Time Delay  
(2.000–8000 cycles)

## Time Synchronization

In SV applications, the SEL-451-6 SV Subscriber and the merging unit must be synchronized to a high-accuracy time source. The relay and merging unit can use either Precision Time Protocol (PTP) or an IRIG connection to accomplish the time synchronization. See *Section 19: Digital Secondary Systems in the SEL-400 Series Relays Instruction Manual* for SV networking and time-synchronization details.

# Example Completed

This completes the application example describing configuration of the SEL-451-6 for directional-overcurrent protection of a 25 kV overhead distribution line. You can use this example as a guide when setting the relay for similar applications. Analyze your particular power system so you can properly determine your corresponding settings.

## Relay Settings

*Table 6.6* lists the protective relay settings for this example. Settings used in this example appear in boldface type.

**Table 6.6 SEL-451 Settings (Sheet 1 of 4)**

Setting	Description	Entry
<b>General Global (Global)</b>		
SID	Station Identifier (40 characters)	Silver - 25 kV
RID	Relay Identifier (40 characters)	SEL-451 Relay
NUMBK	Number of Breakers in Scheme (1, 2)	1
BID1	Breaker 1 Identifier (40 characters)	Circuit Breaker 1
NFREQ	Nominal System Frequency (Hz)	60
PHROT	System Phase Rotation (ABC, ACB)	ABC
DATE_F	Date Format (MDY, YMD, DMY)	MDY
FAULT	Fault Condition Equation (SELOGIC Equation)	50P1 OR 50G1 OR 50Q1 OR 51S1 OR 51S3 OR 51S4 OR 51S5
<b>Current and Voltage Source Selection (Global)</b>		
ESS	Current and Voltage Source Selection (Y, N, 1, 2, 3, 4)	N
<b>Breaker Configuration (Breaker Monitoring)</b>		
EB1MON	Breaker 1 Monitoring (Y, N)	N
<b>Breaker 1 Inputs (Breaker Monitoring)</b>		
52AA1	NO Contact Input—BK1 (SELOGIC Equation)	SV: VB001 TiDL: IN301
<b>Line Configuration Settings (Group)</b>		
CTRW	Current Transformer Ratio—Input W (1–15000)	200
CTRX	Current Transformer Ratio—Input X (1–15000)	200
PTRY	Potential Transformer Ratio—Input Y (1.0–10000)	120.0
VNOMY	PT Nominal Voltage (L-L)—Input Y (60–300 V secondary)	208
PTRZ	Potential Transformer Ratio—Input Z (1.0–10000)	120.0
VNOMZ	PT Nominal Voltage (L-L)—Input Z (60–300 V secondary)	208
Z1MAG	Positive-Sequence Line Impedance Magnitude (0.05–255 Ω secondary)	21.35
Z1ANG	Positive-Sequence Line Impedance Angle (5.00–90 degrees)	68.86

**Table 6.6 SEL-451 Settings (Sheet 2 of 4)**

Setting	Description	Entry
Z0MAG	Zero-Sequence Line Impedance Magnitude (0.05–255 Ω secondary)	76.50
Z0ANG	Zero-Sequence Line Impedance Angle (5.00–90 degrees)	72.47
EFLOC	Fault Location (Y, N)	Y
LL	Line Length (0.10–999)	68
<b>Relay Configuration (Group)</b>		
ESOTF	Switch-On-Fault (Y, N)	Y
ELOAD	Load Encroachment (Y, N)	Y
E50P	Phase Inst./Def.-Time O/C Elements (N, 1–4)	1
E50G	Residual Ground Inst./Def.-Time O/C Elements (N, 1–4)	1
E50Q	Negative-Sequence Inst./Def.-Time O/C Elements (N, 1–4)	1
E51S	Selectable Inverse-Time O/C Elements (N, 1–6)	5
E32	Directional Control (Y, AUTO, AUTO2, N)	AUTO2
ECOMM	Communications-Assisted Tripping (N, DCB, POTT, DCUB1, DCUB2)	N
EBFL1	Breaker 1 Failure Logic (N, Y, Y1)	N
E25BK1	Synchronism Check for Breaker 1 (N, Y, Y1, Y2)	N
E79	Reclosing (Y, Y1, N)	N
ELOP	Loss-of-Potential (Y, Y1, N)	Y1
EDEM	Demand Metering (N, THM, ROL)	N
<b>SOTF Scheme Settings (Group)</b>		
EVRST	Switch-On-Fault Voltage Reset (Y, N)	Y
52AEND	52A Pole Open Delay (OFF, 0.000–16000 cycles)	OFF
CLOEND	CLSMON or Single Pole Delay (OFF, 0.000–16000 cycles)	10.000
SOTFD	Switch-On-Fault Enable Duration (0.500–16000 cycles)	10.000
CLSMON	Close Signal Monitor (SELOGIC Equation)	SV: VB001 TiDL: IN301
<b>Load Encroachment (Group)</b>		
ZLF	Forward Load Impedance (0.05–64 Ω secondary)	21.36
ZLR	Reverse Load Impedance (0.05–64 Ω secondary)	21.36
PLAF	Forward Load Positive Angle (-90.0 to +90.0 degrees)	43.4
NLAF	Forward Load Negative Angle (-90.0 to +90.0 degrees)	-33.8
PLAR	Reverse Load Positive Angle (+90.0 to +270.0 degrees)	150.0
NLAR	Reverse Load Negative Angle (+90.0 to +270.0 degrees)	210.0
<b>Phase Instantaneous Overcurrent Pickup Settings (Group)</b>		
50P1P	Level 1 Pickup (OFF, 0.25–100 A secondary)	22.00
<b>Phase Overcurrent Definite-Time Delay (Group)</b>		
67P1D	Level 1 Time Delay (0.000–16000 cycles)	2.000
<b>Phase Overcurrent Torque Control (Group)</b>		
67P1TC	Level 1 Torque Control (SELOGIC Equation)	1
<b>Ground Instantaneous Overcurrent Pickup Settings (Group)</b>		
50G1P	Level 1 Pickup (OFF, 0.25–100 A secondary)	17.00

**NOTE:** If your SEL-451-6 uses DSS, relay operating times are delayed. For SV applications, operating times are delayed by the configured channel delay, CH\_DLY. See SV Network Delays on page 17.25 in the SEL-400 Series Relays Instruction Manual for more details. For TiDL applications, the operating times are delayed by a fixed 1 millisecond. Use caution when setting relay coordination to account for this added delay.

**Table 6.6 SEL-451 Settings (Sheet 3 of 4)**

<b>Setting</b>	<b>Description</b>	<b>Entry</b>
<b>Ground Definite-Time Overcurrent Delay (Group)</b>		
67G1TD	Level 1 Time Delay (0.000–16000 cycles)	2.000
<b>Ground Overcurrent Torque Control (Group)</b>		
67G1TC	Level 1 Torque Control (SELOGIC Equation)	PLT01 AND NOT ILBK
<b>Negative-Sequence Instantaneous Overcurrent Pickup Settings (Group)</b>		
50Q1P	Level 1 Pickup (OFF, 0.25–100 A secondary)	42.00
<b>Negative-Sequence Definite-Time Overcurrent Delay (Group)</b>		
67Q1TD	Level 1 Time Delay (0.000–16000 cycles)	2.000
<b>Negative-Sequence Overcurrent Torque Control (Group)</b>		
67Q1TC	Level 1 Torque Control (SELOGIC Equation)	PLT01 AND NOT ILBK
<b>Selectable Operating Quantity Inverse-Time Overcurrent Element 1 (Group)</b>		
51S1O	51S1 Operate Quantity (IA <sub>n</sub> , IA <sub>nR</sub> , ..., IMAX <sub>n</sub> , IMAX <sub>nR</sub> , I1L, 3I2L, 3I0 <sub>n</sub> )	IMAXL
51S1P	51S1 Overcurrent Pickup (0.25–16 A secondary)	4.00
51S1C	51S1 Inverse-Time Overcurrent Curve (U1–U5, C1–C5)	U3
51S1TD	51S1 Inverse-Time Overcurrent Time Dial (0.50–15)	0.70
51S1RS	51S1 Inverse-Time Overcurrent Electromechanical Reset (Y, N)	N
51S1TC	51S1 Torque Control (SELOGIC Equation)	F32P
<b>Selectable Operating Quantity Inverse-Time Overcurrent Element 2 (Group)</b>		
51S2O	51S2 Operate Quantity (IA <sub>n</sub> , IA <sub>nR</sub> , ..., IMAX <sub>n</sub> , IMAX <sub>nR</sub> , I1L, 3I2L, 3I0 <sub>n</sub> )	3I0L
51S2P	51S2 Overcurrent Pickup (0.25–16 A secondary)	2.30
51S2C	51S2 Inverse-Time Overcurrent Curve (U1–U5, C1–C5)	U4
51S2TD	51S2 Inverse-Time Overcurrent Time Dial (0.50–15)	1.00
51S2RS	51S2 Inverse-Time Overcurrent Electromechanical Reset (Y, N)	N
51S2TC	51S2 Torque Control (SELOGIC Equation)	32GF AND PLT01 AND NOT ILBK
<b>Selectable Operating Quantity Inverse-Time Overcurrent Element 3 (Group)</b>		
51S3O	51S3 Operate Quantity (IA <sub>n</sub> , IA <sub>nR</sub> , ..., IMAX <sub>n</sub> , IMAX <sub>nR</sub> , I1L, 3I2L, 3I0 <sub>n</sub> )	IMAXL
51S3P	51S3 Overcurrent Pickup (0.25–16 A secondary)	7.00
51S3C	51S3 Inverse-Time Overcurrent Curve (U1–U5, C1–C5)	U1
51S3TD	51S3 Inverse-Time Overcurrent Time Dial (0.50–15)	1.50
51S3RS	51S3 Inverse-Time Overcurrent Electromechanical Reset (Y, N)	N
51S3TC	51S3 Torque Control (SELOGIC Equation)	1
<b>Selectable Operating Quantity Inverse-Time Overcurrent Element 4 (Group)</b>		
51S4O	51S4 Operate Quantity (IA <sub>n</sub> , IA <sub>nR</sub> , ..., IMAX <sub>n</sub> , IMAX <sub>nR</sub> , I1L, 3I2L, 3I0 <sub>n</sub> )	3I0L
51S4P	51S4 Overcurrent Pickup (0.25–16 A secondary)	2.30
51S4C	51S4 Inverse-Time Overcurrent Curve (U1–U5, C1–C5)	U2
51S4TD	51S4 Inverse-Time Overcurrent Time Dial (0.50–15)	1.00

**Table 6.6 SEL-451 Settings (Sheet 4 of 4)**

Setting	Description	Entry
51S4RS	51S4 Inverse-Time Overcurrent Electromechanical Reset (Y, N)	N
51S4TC	51S4 Torque Control (SELOGIC Equation)	PLT01 AND NOT ILBK
<b>Selectable Operating Quantity Inverse-Time Overcurrent Element 5 (Group)</b>		
51S5O	51S5 Operate Quantity (IA <sub>n</sub> , IA <sub>nR</sub> , ..., IMAX <sub>n</sub> , IMAX <sub>nR</sub> , I1L, 3I2L, 3I0 <sub>n</sub> )	3I2L
51S5P	51S5 Overcurrent Pickup (0.25–16 A secondary)	6.80
51S5C	51S5 Inverse-Time Overcurrent Curve (U1–U5, C1–C5)	U1
51S5TD	51S5 Inverse-Time Overcurrent Time Dial (0.50–15)	1.80
51S5RS	51S5 Inverse-Time Overcurrent Electromechanical Reset (Y, N)	N
51S5TC	51S5 Torque Control (SELOGIC Equation)	PLT01 AND NOT ILBK
<b>Directional Control (Group)</b>		
ORDER	Ground Directional Element Priority (combine Q, V, I)	QV
E32IV	Zero-Sequence Voltage and Current Enable (SELOGIC Equation)	1
<b>Pole Open Detection Settings (Group)</b>		
EPO	Pole-Open Detection (52, V)	52
3POD	Three-Pole Open Dropout Delay (0.000–60 cycles)	0.500
<b>Trip Logic Settings (Group)</b>		
TR	Trip (SELOGIC Equation)	(67P1T OR 67G1T OR 67Q1T OR 51S1T OR 51S2T OR 51S3T OR 51S4T OR 51S5T) AND NOT SVSTST <sup>a</sup>
TRSOTF	Switch-On-to-Fault Trip (SELOGIC Equation)	50P1
ULTR	Unlatch Trip (SELOGIC Equation)	TRGTR
TULO	Trip Unlatch Option (1, 2, 3, 4)	3
TDUR3D	3PT Minimum Trip Duration Time Delay (2.000–8000 cycles)	9.000
<b>Port Settings: PORT 5<sup>a</sup></b>		
BUSMODE	Bus Operating Mode	INDEPEND
NETMODE	Operating Mode	PRP
E61850	Enable IEC 61850 Protocol	Y
EGSE	Enable IEC 61850 GOOSE	Y
EPTP	Enable PTP	Y
AMMAC1	PTP Acceptable Master 1 MAC	(Clock MAC Address) <sup>b</sup>

<sup>a</sup> Only applicable to SV subscriber applications. This example uses the four-port Ethernet card.


<sup>b</sup> No MAC address is shown for this example.

# Autoreclose Example

*Figure 6.3* shows a distribution system substation with one 25 kV feeder that is normally operated in a radial configuration. An independent power producer (IPP), connected to the feeder, operates a turbine co-generator from process steam, and this induction machine is not rated to run in a standalone fashion, nor does it have black start capability. Other single-phase and three-phase loads are connected throughout the feeder.

Details of line protection, grounding, and IPP protection are not covered in this example.

This example shows settings for the SEL-451 at Substation S, and *Figure 6.5* shows the secondary connections to the relay.



**Figure 6.3 25 kV Example Power System**


## Application Requirements for This Example Autoreclose Mode of Operation

For this application example, an adaptive autoreclose sequence is required, where the number of autoreclose shots and the open-interval time delays are a function of the fault type. The different operation scenarios have been characterized into four autoreclose modes as shown in *Table 6.7*, and graphically represented in *Figure 6.4*.

**Table 6.7 Desired Operating Modes for Autoreclose Example**

Condition	Action	Mode Number
Following a three-phase, or phase-to-phase fault above a high-current threshold	Do not autoreclose (proceed to lock out)	1
Following a three-phase, or phase-to-phase fault, below a high-current threshold	Attempt one autoreclosure after 300 cycles	2
Following a ground fault above a high-current threshold	Attempt one autoreclosure after 300 cycles	3
Following a ground fault below a high-current threshold	Attempt two autoreclosures, the first with a 180-cycle open-interval time, and the second with a 300-cycle open-interval time	4

In Mode 4, the second autoreclose is aborted if the preceding second trip is one of the fault types described in Modes 1–3.



**Figure 6.4 Timing of Autoreclose Shots for the Four Operating Modes**

The reclaim (reset) time after a successful autoreclose is specified as 900 cycles.

Abort autoreclosing and go to lockout if any of the following occurs.

- After a trip and open-interval timing, a dead line/live bus condition does not materialize after 180 cycles
- Manual trip
- Reclose Enabled operator control is off (latch output PLT02 = logical 0) or Hot Line Tag operator control is on (latch output PLT04 = logical 0) AND a trip occurs or the breaker is open.
- Bus trip:
  - For SV applications: VB005—mapped from the merging unit bus trip GOOSE message
  - For TiDL applications: IN305—mapped from the SEL-TMU bus trip input
- Circuit breaker failure trip

The SEL-451 Synchronism Check feature is not required in this application example, however, two synchronism check settings must be modified for this application.

The directional element and overcurrent protection setting details are not covered in this example. *Table 6.8* shows the Relay Word bits used in this example. *Table 6.9* lists the desired operation mode as a function of the overcurrent Relay Word bits.

**Table 6.8 Relay Word Bits Used in the Autoreclose Example (Sheet 1 of 2)**

Relay Word Bit	Description	Context
50P1	Phase, instantaneous overcurrent	Detect high-current faults
50Q1	Negative-Sequence, instantaneous overcurrent	Detect high-current phase-to-phase faults
50G1	Ground, instantaneous overcurrent	Detect high-current ground faults

**Table 6.8 Relay Word Bits Used in the Autoreclose Example (Sheet 2 of 2)**

Relay Word Bit	Description	Context
51S1T	Phase time-overcurrent	Tripping element
51S2T	Ground time-overcurrent	Tripping element
PLT02	Protection latch 02 (factory-default settings)	Reclose Enabled operator control
PLT04	Protection latch 04 (factory-default settings)	Hot Line tag operator control (logical 0 when Hot Line tag is active)
VB005 <sup>a</sup>	Bus trip input	Merging unit input tied to a bus trip signal from another relay.
IN305 <sup>b</sup>		

<sup>a</sup> For SV relays.<sup>b</sup> For TiDL relays.**Table 6.9 Determination of Operating Mode for the Autoreclose Example**

Relay Word Bit States at Autoreclose Initiation (3PRI) <sup>a</sup>					Desired Operating Mode
50P1	50Q1	50G1	51S1T	51S2T	
0	0	0	0	0	4
0	0	0	0	1	4
0	0	1	0	1	3
0	1	0	0	1	3
0	1	1	0	1	3
0	0	x	1	x	2
1	x	x	x	x	1
0	1	x	1	x	1

<sup>a</sup> x = state does not matter.


## Solution

### Autoreclose Mode of Operation

The relay initiates autoreclosing if a trip occurs because of a protective element operation.

Circuit Breaker 1 attempts the reclose if Bus 1 is hot and the line is dead. For this application example, block autoreclose if any of the following events occur:

- Manual trip
- Time-delayed trip
- Bus trip
- Circuit breaker failure trip

**Figure 6.5 Circuit Breaker Secondary Connections at Station S**

## Circuit Breaker 1 Inputs

For SV applications, the merging unit publishes the breaker status. Received GOOSE messages are mapped to virtual bits (VBxxx) locally within the relay. For the SV version of this example, the relay is configured to map that GOOSE message to VB001 locally within the relay.

**52AA1 := VB001**

For TiDL applications, the SEL-TMU I/O maps to the local relay I/O. For the TiDL version of this example, the breaker status input on the SEL-TMU is mapped locally within the relay to IN301.

**52AA1 := IN301** N/O Contact Input -BK1 (SELOGIC Equation)

## Relay Settings

### Relay Configuration

Enable synchronism check for Circuit Breaker 1.

**E25BK1 := Y** Synchronism Check for Breaker 1 (N, Y, Y1, Y2)

**NOTE:** Setting E79 := Y1 is intended for certain double circuit breaker applications. Use E79 := Y for a single circuit breaker.

Enable reclosing.

**E79 := Y** Reclosing (Y, Y1, N)

Enable manual close.

**EMANCL := Y** Manual Closing (Y, N)

## Synchronism Check Element Reference

Figure 6.5 shows the PT connections to the merging unit for the autoreclose example. The VAZ input to the merging unit is mapped to the VAZ terminal in the SEL-451. To perform voltage checks on autoreclose, EVCK must be enabled, and the desired line and bus voltage Relay Word bit (from *Figure 6.19 in the SEL-400 Series Relays Instruction Manual*) should be used in the reclose supervision setting(s). The “line” and “bus” designation for the voltage sources are controlled by the SYNC and SYNC1 settings, respectively. The rest of the synchronism check settings are not needed in this application example.

Set the Vp source to VAZ (for the dead line check).

**SYNCP := VAZ** Sync Reference (VAY, VBY, VCY, VAZ, VBZ, VCZ)

Set the Vs source to VAY (for the hot bus check).

**SYNC1 := VAY** Sync Source 1 (VAY, VBY, VCY, VAZ, VBZ, VCZ)

## Recloser and Manual Closing

Select two shots of autoreclose.

**N3PSHOT := 2** Number of Three-Pole Reclosures (N, 1–4)

Enable autoreclose for Circuit Breaker 1.

**E3PRI := 1** Three-Pole Reclose Enable—BK1 (SELOGIC Equation)

If Circuit Breaker 1 fails to close within 600 cycle after the reclose command is received, the autoreclose logic goes to lockout.

**BKCFD := 600** Breaker Close Failure Delay (1–99999 cycles)

Unlatch the reclose command to Circuit Breaker 1 if the breaker is closed, or trips for any reason.

**ULCL1:= 52AA1 OR T3P1** Unlatch Closing for Circuit Breaker 1 (SELOGIC Equation)

Drive the autoreclose logic to lock out if any of the following occur:

- A Mode 1 fault trips the circuit breaker (from *Table 6.9*)
- The Reclose Enable operator control is turned off, or Hot Line Tag is turned on, AND the breaker is open or trips
- A breaker failure trip
- A bus trip

The listed operator control assignments are the same as the factory-default settings.

No special considerations are required to block autoreclose after a manual trip, because the 3PRI setting := 3PT, and Relay Word bit 3PT does not assert for manual trips. If the breaker opens with no reclose initiate condition, the autoreclose logic will go to lockout.

**79DTL:= 3PRI AND (50P1 OR 50Q1 AND 51S1T) OR NOT (PLT02 AND PLT04) AND (3PT OR NOT 52AA1) OR BFTRIP1 OR (SV applications: VB005) (TiDL applications: IN305)** Recloser Drive to Lockout (SELOGIC Equation)

You can block the reclaim timing. However, it is not necessary for this application example.

**79BRCT:= NA** Block Reclaim Timer (SELOGIC Equation)

Set the manual close conditions for Circuit Breaker 1. The setting is identical to the factory-default setting, and incorporates Hot Line Tag supervision.

**BK1MCL:=(CC1 OR PB7\_PUL) AND PLT04** Breaker 1 Manual Close (SELOGIC Equation)

When leaving the lockout condition, the recloser goes to the Ready or Reset state after the 3PMRCD (Manual Close Reclaim Time Delay) timer has expired.

**3PMRCD:= 600** Manual Close Reclaim Time Delay (1–999999 cycles)

If Circuit Breaker 1 reclose supervision conditions fail to occur within 180 cycles after the open-interval time delay expires, BK1CLST will assert, and the autoreclose logic goes to lockout.

**BK1CLSD:= 180** BK1 Reclose Supervision Delay (OFF, 1–999999 cycles)

## Three-Pole Reclose

Set the three-pole open interval times equal to 180 and 300 cycles.

**3POID1:= 180** Three-Pole Open Interval 1 Delay (1–999999 cycles)

**3POID2:= 300** Three-Pole Open Interval 2 Delay (1–999999 cycles)

There is no need to enable fast three-pole autoreclose because we are using the skip shot feature to vary the recloser open interval.

**3PFARC:= NA** Three-Pole Fast ARC Enable (SELOGIC Equation)

Set the reset time following an autoreclose cycle equal to 900 cycles.

**3PRCD:= 900** Three-Pole Reclaim Time Delay (1–999999 cycles)

Initiate a three-pole autoreclose cycle when the SEL-451 trips. Communications-assisted tripping is not enabled.

**3PRI:= 3PT** Three-Pole Reclose Initiation (SELOGIC Equation)

---

**NOTE:** Do not use the breaker-specific trip outputs T3P1 or T3P2 for autoreclose initiation, unless you want manual trips to initiate autoreclose.

Modify the autoreclose sequence to provide the modes listed in *Table 6.7*. Refer to *Figure 6.4*. For Modes 2 and 3, the first open interval (3POID1 = 180 cycles) is skipped and the second open interval (3POID2 = 300 cycles) is run instead. The skip shot (79SKP) setting is used to accomplish this. Mode 1 takes priority by driving the autoreclose logic to lock out, so it is not necessary to check for Mode 1 in the 79SKP setting.

**79SKP := 51S1T OR 51S2T AND (50Q1 OR 50G1)** Skip Reclosing Shot (SELOGIC Equation)

Only attempt to reclose Circuit Breaker 1 if the bus is hot and the line is dead (setting cannot be set to NA or logical 0).

**3P1CLS := DLLB1** Three Pole BK 1 Reclose Supervision (SELOGIC Equation)

## Voltage Elements

Enable the voltage check elements.

**EVCK := Y** Reclosing Voltage Check (Y, N)

Set the dead line voltage threshold equal to 25 V secondary.

**27LP := 25.0** Dead Line Voltage (1.0–200 V secondary)

Set the live line voltage threshold equal to 80 V secondary.

**59LP := 80.0** Live Line Voltage (1.0–200 V secondary)

Set the dead bus voltage threshold for Circuit Breaker 1 equal to 25 V secondary.

**27BK1P := 25.0** Breaker 1 Dead Busbar Voltage (1.0–200 V secondary)

Set the live bus voltage threshold for Circuit Breaker 1 equal to 80 V secondary.

**59BK1P := 80.0** Breaker 1 Live Busbar Voltage (1.0–200 V secondary)

## Example Complete

This completes the application example that describes setting the SEL-451 for adaptive reclosing for a single circuit breaker. Analyze your particular power system to determine the appropriate settings for your application.

## Relay Settings

*Table 6.10* provides a list of all the SEL-451 autoreclose settings for this application.

**Table 6.10 SEL-451 Settings (Sheet 1 of 2)**

Setting	Description	Entry
<b>Relay Configuration</b>		
E25BK1	Synchronism Check for Breaker 1 (N, Y, Y1, Y2)	Y
E79	Reclosing (Y, Y1, N)	Y
EMANCL	Manual Closing (Y, N)	Y
<b>Recloser Closing (Group)</b>		
N3PSHOT	Number of Three-Pole Reclosures (N, 1–4)	2
E3PR1	Three-Pole Reclose Enable—BK1 (SELOGIC Equation)	1
BKCFD	Breaker Close Failure Delay (OFF, 1–999999 cycles)	600
ULCL1	Unlatch Closing for Breaker 1 (SELOGIC Equation)	52AA1 OR T3P1

**Table 6.10 SEL-451 Settings (Sheet 2 of 2)**

<b>Setting</b>	<b>Description</b>	<b>Entry</b>
79DTL	Recloser Drive to Lockout (SELOGIC Equation)	3PRI AND (50P1 OR 50Q1 AND 51S1T) OR NOT (PLT02 AND PLT04) AND (3PT OR NOT 52AA1) OR BFTRIP1 OR (SV applications: VB005) (TiDL applications: IN305)
79BRCT	Block Reclaim Timer (SELOGIC Equation)	NA
BK1MCL	Breaker 1 Manual Close (SELOGIC Equation)	(CC1 OR PB7_PUL) AND PLT04
3PMRCD	Manual Close Reclaim Time Delay (1–999999 cycles)	600
BK1CLSD	BK1 Reclose Supervision Delay (OFF, 1–999999 cycles)	180
<b>Three-Pole Reclose (Group)</b>		
3POID1	Three-Pole Open Interval 1 Delay (1–999999 cycles)	180
3POID2	Three-Pole Open Interval 2 Delay (1–999999 cycles)	300
3PFARC	Three-Pole Fast Automatic Reclose Enable (SELOGIC Equation)	NA
3PRCD	Three-Pole Reclaim Time Delay (1–999999 cycles)	900
3PRI	Three-Pole Reclose Initiation (SELOGIC Equation)	3PT
79SKP	Skip Reclosing Shot (SELOGIC Equation)	51S1T OR 51S2T AND (50Q1 OR 50G1)
3P1CLS <sup>a</sup>	Three-Pole BK 1 Reclose Supervision (SELOGIC Equation)	DLLB1
<b>Voltage Elements (Group)</b>		
EVCK	Reclosing Voltage Check (Y, N)	Y
27LP	Dead Line Voltage (1.0–200 V secondary)	25.0
59LP	Live Line Voltage (1.0–200 V secondary)	80.0
27BK1P	Breaker 1 Dead Busbar Voltage (1.0–200 V secondary)	25.0
59BK1P	Breaker 1 Live Busbar Voltage (1.0–200 V secondary)	80.0
<b>Port Settings: Port 5<sup>b</sup></b>		
BUSMODE	Bus Operating Mode	INDEPEND
E61580	Enable IEC 61850 Protocol	Y
EGSE	Enable IEC61850 GOOSE	Y

<sup>a</sup> This setting cannot be set to NA or logical 0.<sup>b</sup> Only applicable for SV applications.

## Autoreclose and Synchronism-Check Example

Use the SEL-451 to provide automatic reclosing and synchronism check for overhead transmission lines. This application example is for double-ended 138 kV lines with SEL-451 protection at each end of the first circuit as shown in *Figure 6.6*. This example shows the settings for the SEL-451 at Station S protecting Line 1 between CB1 and CB2.




Figure 6.6 138 kV Power System

Breaker status indications for CB1 and CB2 are communicated from the merging unit to the relay via GOOSE as VB001 and VB003, respectively. Because there are two breakers in the scheme, be sure to set the Global setting NUMBK in the SEL-451 as follows:

**NUMBK := 2**

For SV applications, the merging unit publishes the breaker statuses. Received GOOSE messages are mapped to virtual bits (VBxxx) locally within the relay. For the SV version of this example, the relay is configured to map the breaker status GOOSE messages to VB001 (52AA1) and VB003 (52AA2) locally within the relay.

**52AA1 := VB001**

**52AA2 := VB003**

For TiDL applications, the SEL-TMU I/O maps to the local relay I/O. For the TiDL version of this example, the breaker status inputs on the SEL-TMU are mapped locally within the relay to IN301 (52AA1) and IN303 (52AA2).

**52AA1 := IN301** N/O Contact Input -BK1 (SELOGIC Equation)

**52AA2 := IN303** N/O Contact Input -BK1 (SELOGIC Equation)

## Autoreclose Application

Apply the SEL-451 for one shot of reclosing.

Select the recloser mode with the enable setting E79 := Y or Y1, and set E3PR1 and E3PR2 to logical 1.

## Autoreclose Sequence

When E79 := Y, the leader circuit breaker (CB1) recloses if the line is dead and Bus 1 is hot. If the leader successfully recloses, the follower circuit breaker (CB2) also attempts a reclose if the synchronism check is successful. CB2 can also close if the line is dead and Bus 2 is hot if CB1 is out of service. A similar SEL-451 installation would protect Line 2, and provide autoreclose capabilities.

When E79 := Y1, if CB2 trips from the Line 2 protection (not shown), the SEL-451 on Line 1 would attempt to reclose CB2. This configuration would typically employ a hot bus check.

Open interval timing does not begin until the faulted phase(s) is opened.

The autoreclose logic resets after the reclaim timer (3PRCD) expires.

## Dynamic Determination of the Leader Circuit Breaker

If Circuit Breaker 1 (the leader breaker) is out of service, the leader settings are automatically routed to Circuit Breaker 2. Circuit Breaker 2 operates as the leader circuit breaker when Circuit Breaker 1 is out of service.

## Autoreclose Solution

### Autoreclose Conditions

The relay initiates autoreclosing if a directional-overcurrent trip or a communications-assisted trip occurs for a multiphase fault.

Circuit Breaker 1 can attempt a reclose if Bus 1 is hot and the line is dead. Circuit Breaker 2 can attempt a reclose if the synchronism check is successful or if Circuit Breaker 1 is out of service and the line is dead and Bus 2 side is hot.

Block autoreclose if any of the following events occur:

- Manual trip
- Time-delayed trip
- Bus trip
- Circuit breaker failure trip

If the SEL-451 detects a loss-of-potential condition, the autoreclose logic drives the autoreclose function to lockout.

## Autoreclose Relay Settings

Select the autoreclose relay settings for this application example.

### Relay Configuration

Enable reclosing.

E79 := Y Reclosing (Y, Y1, N)

Selection Y1 can be used in circumstances where CB2 can be tripped externally, yet the SEL-451 is to be able to autoreclose.

## Recloser Closing

Select one shot of autoreclose.

**N3PSHOT := 1** Number of Three-Pole Reclosures (N, 1–4)

Use an external switch to the SEL-451 to select when the leader or follower circuit breaker is enabled for autoreclosing.

**E3PRI := IN207** Three-Pole Reclose Enable—BK1 (SELOGIC Equation)

**E3PR2 := IN208** Three-Pole Reclose Enable—BK2 (SELOGIC Equation)

The time delay before Circuit Breaker 2 attempts a reclose after Circuit Breaker 1 has successfully reclosed is 15 cycles. The short delay prevents both circuit breakers closing back into a permanent fault.

**TBBKD := 15** Time Between Breakers for ARC (1–999999 cycles)

If either circuit breaker fails to close within 10 seconds after the reclose command is received, the autoreclose logic goes to lockout for the failed circuit breaker.

**BKCFD := 600** Breaker Close Failure Delay (OFF, 1–999999 cycles)

Use the normally closed breaker lockout contact from CB1 to identify the lead breaker in the recloser closing scheme.

For SV applications, the merging unit publishes the breaker lockout statuses. For the SV version of this example, the relay is configured to map the Breaker 1 Lockout status to VB002.

**SLBK1 := VB002** Lead Breaker = Breaker 1 (SELOGIC Equation)

For TiDL applications, the SEL-TMU I/O maps to the local relay I/O. For the TiDL version of this example, the Breaker 1 lockout status input on the SEL-TMU is mapped locally within the relay to IN302.

**SLBK1 := IN302** Lead Breaker = Breaker 1 (SELOGIC Equation)

We have selected Circuit Breaker 1 as the leader. The autoreclose logic automatically recognizes Circuit Breaker 2 as the leader when Circuit Breaker 1 is out of service.

**SLBK2 := 0** Lead Breaker = Breaker 2 (SELOGIC Equation)

Circuit Breaker 2 is the follower circuit breaker. The follower can attempt to reclose if Circuit Breaker 2 is open or if Circuit Breaker 1 is out of service.

**FBKCEN := 3POBK2 OR NOT LEADBK1** Follower Breaker Closing Enable (SELOGIC Equation)

Unlatch the reclose command to Circuit Breaker 1 when the breaker is closed.

**ULCL1 := 52AA1** Unlatch Closing for Breaker 1 (SELOGIC Equation)

Unlatch the reclose command to Circuit Breaker 2 when the breaker is closed.

**ULCL2 := 52AA2** Unlatch Closing for Breaker 2 (SELOGIC Equation)

Drive the autoreclose logic to lockout if the SEL-451 detects a loss-of-potential condition.

**79DTL := LOP** Recloser Drive to Lockout (SELOGIC Equation)

You can block reclaim timing. However, it is not necessary for this application example.

**79BRCT := NA** Block Reclaim Timer (SELOGIC Equation)

When leaving the lockout condition, the recloser goes to the Ready or Reset state after the 3PMRCD (Manual Close Reclaim Time Delay) timer has expired.

**3PMRCD := 900** Manual Close Reclaim Time Delay (1–999999 cycles)

If Circuit Breaker 1 reclose supervision condition (setting 3P1CLS) fails to occur within 300 cycles after the three-pole open interval time delay expires, the auto-reclose logic goes to lockout.

**BK1CLSD := 300** BK1 Reclose Supervision Delay (OFF, 1–999999 cycles)

If Circuit Breaker 2 reclose supervision condition (setting 3P2CLS) fails to occur within 300 cycles after the three-pole open interval time delay expires, the auto-reclose logic goes to lockout.

**BK2CLSD := 300** BK2 Reclose Supervision Delay (OFF, 1–999999 cycles)

## Autoreclose Logic

Set the open interval time equal to 30 cycles.

**3POID1 := 30** Three-Pole Open Interval 1 Delay (1–999999 cycles)

There is no need to enable fast three-pole autoreclose because we have already used the first and only shot for this purpose.

**3PFARC := NA** Three-Pole Fast ARC Enable (SELOGIC Equation)

Set the reclaim time following an autoreclose cycle equal to 900 cycles.

**3PRCD := 900** Three-Pole Reclaim Time Delay (1–999999 cycles)

Initiate an autoreclose cycle when the SEL-451 trips because of directional-overcurrent protection or a communications-assisted trip. No manual, time-delayed, bus, or circuit breaker failure trips are included in the 3PRI SELOGIC control equation for this application example.

**3PRI := 3PT AND (67PIT OR 67G1T OR COMPRM)** Three-Pole Reclose Initiation (SELOGIC Equation)

You can force the autoreclose logic to skip a shot. However, it is not necessary for this application example.

**79SKP := NA** Skip Reclosing Shot (SELOGIC Equation)

Only attempt to reclose Circuit Breaker 1 if Bus 1 is hot and the line is dead (you cannot set this setting to NA or logical 0; see *Voltage Elements on page 6.24*).

**3P1CLS := DLLB1** Three Pole BK 1 Reclose Supervision (SELOGIC Equation)

Only attempt to reclose Circuit Breaker 2 if the synchronism check is successful or if Circuit Breaker 1 is out of service and the line is dead and Bus 2 is hot (you cannot set this setting to NA or logical 0).

**3P2CLS := 25A2BK2 OR (NOT LEADBK1 AND DLLB2)** Three Pole BK 2 Reclose Supervision (SELOGIC Equation)

## Voltage Elements

Enable the voltage check elements.

**EVCK := Y** Reclosing Voltage Check (Y, N)

Set the dead line voltage threshold equal to 15 V secondary.

**27LP := 15.0** Dead Line Voltage (1.0–200 V secondary)

Set the live line voltage threshold equal to 50 V secondary.

**59LP := 50.0** Live Line Voltage (1.0–200 V secondary)

Set the dead bus voltage threshold for Circuit Breakers 1 and 2 equal to 15 volts secondary.

27BK1P := **15.0** Breaker 1 Dead Busbar Voltage (1.0–200 V secondary)

27BK2P := **15.0** Breaker 2 Dead Busbar Voltage (1.0–200 V secondary)

Set the live bus voltage threshold for Circuit Breakers 1 and 2 equal to 50 V secondary.

59BK1P := **50.0** Breaker 1 Live Busbar Voltage (1.0–200 V secondary)

59BK2P := **50.0** Breaker 2 Live Busbar Voltage (1.0–200 V secondary)

## Synchronism-Check Application

Reclose Circuit Breaker 1 following a trip if the line is dead and Bus 1 is hot. Reclose Circuit Breaker 2 following a trip if a synchronism check across the hot line to Bus 2 is successful or Circuit Breaker 1 is out of service and the line is dead and Bus 2 is hot.

## Synchronism-Check Solution

Apply the synchronism-check function as follows for Circuit Breaker 2:

- Use the A-Phase voltages from the line and Bus 2 for the synchronism check across Circuit Breaker 2.
- Select the high-voltage magnitude and low-voltage magnitude thresholds for the synchronism check.
- Select the maximum voltage angle difference allowed for both reclosing and manual closing.
- Select conditions that block the synchronism check.

## Synchronism-Check Relay Settings

Select the relay settings for this application example.

### Relay Configuration

Enable synchronism check for Circuit Breaker 2 only.

E25BK1 := **N** Synchronism Check for Breaker 1 (N, Y, Y1, Y2)

E25BK2 := **Y** Synchronism Check for Breaker 2 (N, Y, Y1, Y2)

### Synchronism-Check Element Reference

Select A-Phase voltage from the line source for the synchronism-check reference. VAY is the reference for the synchronism check because this analog input is connected to the line potential.

SYNCP := **VAY** Sync Reference (VAY, VBY, VCY, VAZ, VBZ, VCZ)

Set the low-voltage threshold that supervises synchronism check equal to 60 V secondary.

25VL := **60.0** Voltage Window Low Threshold (20.0–200 V secondary)

Set the high-voltage threshold that supervises synchronism check equal to 70 V secondary.

25VH := **70.0** Voltage Window High Threshold (20.0–200 V secondary)

## Circuit Breaker 2 Synchronism Check

Select A-Phase voltage from Bus 2 for the synchronism-check source. VBZ is the source for the synchronism check because this is the bus potential.

SYNCS2 := **VBZ** Sync Source 2 (VAY, VBY, VCY, VAZ, VBZ, VCZ)

Both the line reference and bus source voltages are measured line-to-neutral. Set the ratio factor equal to unity.

KS2M := **1.00** Sync Source 2 Ratio Factor (0.00–3)

You do not need to shift the angle of the synchronism check because both the source and reference voltage are measured A-Phase-to-neutral.

KS2A := **0** Sync Source 2 Angle Shift (0, 30, 60, 90, 120, 150, 180, 210, 240, 270, 300, 330 degrees)

There is no alternative synchronism source for Circuit Breaker 2 in this application example.

ALTS2 := **NA** Alternative Sync Source 2 (SELOGIC Equation)

Assume that there is no slip between the source and reference voltages.

25SFBK2 := **OFF** Maximum Slip Frequency—BK2 (OFF, 0.005–0.5 Hz)

Set the maximum allowable voltage angular difference between the source and reference voltages equal to 20 degrees when attempting to reclose Circuit Breaker 2.

ANG1BK2 := **20.0** Maximum Angle Difference 1—BK2 (3.0–80 degrees)

Set the maximum allowable voltage angular difference between the source and reference voltages equal to 20 degrees when attempting to manually close Circuit Breaker 2.

ANG2BK2 := **20.0** Maximum Angle Difference 2—BK2 (3.0–80 degrees)

The relay does not compensate the synchronism check to account for circuit breaker closing time because setting 25SFBK2 is OFF. Leave the close time compensation setting at the default.

TCLSBK2 := **8.00** Breaker 2 Close Time (1.00–30 cycles)

Block the synchronism check if Circuit Breaker 2 is closed.

BSYNBK2 := **52AA2** Block Synchronism Check—BK2 (SELOGIC Equation)

## Example Complete

This completes the application example that describes setting the SEL-451 for autoreclosing for two circuit breakers. This example showed a configuration for synchronism check, as well. Analyze your particular power system to determine the appropriate settings for your application.

## Relay Settings

Table 6.11 provides a list of all the SEL-451 autoreclose settings for this application.

**Table 6.11 SEL-451 Settings (Sheet 1 of 2)**

Setting	Description	Entry
<b>Relay Configuration (Group)</b>		
<b>E25BK1</b>	Synchronism Check for Breaker 1 (N, Y, Y1, Y2)	N
<b>E25BK2</b>	Synchronism Check for Breaker 2 (N, Y, Y1, Y2)	Y
<b>E79</b>	Reclosing (Y, Y1, N)	Y
<b>EMANCL</b>	Manual Closing (Y, N)	Y
<b>Recloser Closing (Group)</b>		
<b>N3PSHOT</b>	Number of Three-Pole Reclosures (N, 1–4)	1
<b>E3PR1</b>	Three-Pole Reclose Enable—BK1 (SELOGIC Equation)	IN207
<b>E3PR2</b>	Three-Pole Reclose Enable—BK2 (SELOGIC Equation)	IN208
<b>TBBKD</b>	Time Between Breakers for Automatic Reclose (1–999999 cycles)	15
<b>BKCFD</b>	Breaker Close Failure Delay (OFF, 1–999999 cycles)	600
<b>SLBK1</b>	Lead Breaker = Breaker 1 (SELOGIC Equation)	SV: VB002 TiDL: IN302
<b>SLBK2</b>	Lead Breaker = Breaker 2 (SELOGIC Equation)	0
<b>FBKCEN</b>	Follower Breaker Closing Enable (SELOGIC Equation)	3POBK2 OR NOT LEADBK1
<b>ULCL1</b>	Unlatch Closing for Breaker 1 (SELOGIC Equation)	52AA1
<b>ULCL2</b>	Unlatch Closing for Breaker 2 (SELOGIC Equation)	52AA2
<b>79DTL</b>	Recloser Drive to Lockout (SELOGIC Equation)	LOP
<b>79BRCT</b>	Block Reclaim Timer (SELOGIC Equation)	NA
<b>3PMRCD</b>	Manual Close Reclaim Time Delay (1–999999 cycles)	900
<b>BK1CLSD</b>	BK1 Reclose Supervision Delay (OFF, 1–999999 cycles)	300
<b>BK2CLSD</b>	BK2 Reclose Supervision Delay (OFF, 1–999999 cycles)	300
<b>Three-Pole Reclose (Group)</b>		
<b>3POID1</b>	Three-Pole Open Interval 1 Delay (1–999999 cycles)	30
<b>3PFARC</b>	Three-Pole Fast Autoreclose Enable (SELOGIC Equation)	NA
<b>3PRCD</b>	Three-Pole Reclaim Time Delay (1–999999 cycles)	900
<b>3PRI</b>	Three-Pole Fast Autoreclose Initiate (SELOGIC Equation)	3PT AND (67P1T OR 67G1T OR COMPRM)
<b>79SKP</b>	Skip Reclosing Shot (SELOGIC Equation)	NA
<b>3P1CLS<sup>a</sup></b>	Three-Pole BK 1 Reclose Supervision (SELOGIC Equation)	DLLB1
<b>3P2CLS<sup>a</sup></b>	Three-Pole BK 2 Reclose Supervision (SELOGIC Equation)	25A2BK2 OR (NOT LEADBK1 AND DLLB2)
<b>Voltage Elements (Group)</b>		
<b>EVCK</b>	Reclosing Voltage Check (Y, N)	Y
<b>27LP</b>	Dead Line Voltage (1.0–200 V secondary)	15.0
<b>59LP</b>	Live Line Voltage (1.0–200 V secondary)	50.0

**Table 6.11 SEL-451 Settings (Sheet 2 of 2)**

<b>Setting</b>	<b>Description</b>	<b>Entry</b>
<b>27BK1P</b>	Breaker 1 Dead Busbar Voltage (1.0–200 V secondary)	15.0
<b>59BK1P</b>	Breaker 1 Live Busbar Voltage (1.0–200 V secondary)	50.0
<b>27BK2P</b>	Breaker 2 Dead Busbar Voltage (1.0–200 V secondary)	15.0
<b>59BK2P</b>	Breaker 2 Live Busbar Voltage (1.0–200 V secondary)	50.0
<b>Synchronism-Check Element Reference (Group)</b>		
<b>SYNCP</b>	Synchronism Reference (VAY, VBY, VCY, VAZ, VBZ, VCZ)	VAY
<b>25VL</b>	Voltage Window Low Threshold (20.0–200 V secondary)	60.0
<b>25VH</b>	Voltage Window High Threshold (20.0–200 V secondary)	70.0
<b>Breaker 2 Synchronism Check (Group)</b>		
<b>SYNCS2</b>	Synchronism Source 2 (VAY, VBY, VCY, VAZ, VBZ, VCZ)	VBZ
<b>KS2M</b>	Synchronism Source 2 Ratio Factor (0.10–3)	1.00
<b>KS2A</b>	Synchronism Source 2 Angle Shift (0, 30, 60, 90, 120, 150, 180, 210, 240, 270, 300, 330 degrees)	0
<b>ALTS2</b>	Alternative Synchronism Source 2 (SELOGIC Equation)	NA
<b>25SFBK2</b>	Maximum Slip Frequency—BK2 (OFF, 0.005–0.5 Hz)	OFF
<b>ANG1BK2</b>	Maximum Angle Difference 1—BK2 (3.0–80 degrees)	20.0
<b>ANG2BK2</b>	Maximum Angle Difference 2—BK2 (3.0–80 degrees)	20.0
<b>TCLSBK2</b>	Breaker 2 Close Time (1.00–30 cycles)	8.00
<b>BSYNBK2</b>	Block Synchronism Check—BK2 (SELOGIC Equation)	52AA2

<sup>a</sup> This setting cannot be set to NA or logical 0.

**This page intentionally left blank**

---

---

## S E C T I O N 7

---

# Metering, Monitoring, and Reporting

The SEL-451-6 provides extensive capabilities for monitoring substation components, metering important power system parameters, and reporting on power system performance. The relay provides the following useful features:

- *Metering on page 7.1*
- *Circuit Breaker Monitor on page 7.7*
- *Station DC Battery System Monitor on page 7.7*
- *Voltage Sag, Swell, and Interruption on page 7.8*
- *Reporting on page 7.17*

See *Section 7: Metering*, *Section 8: Monitoring*, and *Section 9: Reporting in the SEL-400 Series Relays Instruction Manual* for general information. This section contains details specific to the SEL-451.

## Metering

---

**NOTE:** For the SEL-451-6, loss of communications with a merging unit causes the corresponding metering information to be reported as zero.

The SEL-451 provides six metering modes for measuring power system operations:

- *Instantaneous Metering on page 7.2*
- *Maximum/Minimum Metering on page 7.5*
- *Demand Metering on page 7.6*
- *Energy Metering on page 7.6*
- *Time-Synchronized Metering on page 7.7*
- *HIF Metering on page 7.7*

Monitor present power system operating conditions with instantaneous metering. Maximum/Minimum metering displays the largest and smallest system deviations since the last reset. Demand metering includes either thermal or rolling analyses of the power system and peak demand metering. Energy metering displays the megawatt-hours imported, megawatt-hours exported, and total megawatt-hours. Time-synchronized metering displays the line voltage and current synchrophasors.

The SEL-451 processes three sets of current quantities: LINE, BK1, and BK2 (when configured for two circuit breakers). In one configuration using two circuit breakers, Terminal W is usually connected as BK1, and Terminal X is generally connected as BK2. The line voltage from Terminal Y (V<sub>φY</sub>) provides the voltage quantities for LINE. See *Current and Voltage Source Selection on page 5.3* for more information on configuring the SEL-451 inputs.

Use the **MET** command to access the metering functions. Issuing the **MET** command with no options returns the fundamental frequency measurement quantities listed in *Table 7.2*. The **MET** command followed by a number, **MET k**, specifies the number of times the command will repeat (*k* can range from 1 to 32767). This is useful for troubleshooting or investigating uncharacteristic power system conditions. With other command options, you can view currents from either circuit

breaker. For example, you can monitor the fundamental currents on Circuit Breaker 1 or Circuit Breaker 2 by entering **MET BK1** or **MET BK2**, respectively. Additionally, the **MET PM** command provides time-synchronized phasor measurements at a specific time, e.g., **MET PM 12:00:00**.

*Table 7.1* lists **MET** command variants for instantaneous, maximum/minimum, demand, and energy metering. *METER on page 14.46 in the SEL-400 Series Relays Instruction Manual* describes these and other **MET** command options. Other **MET** command options are for viewing protection and automation variables (see *SELOGIC Control Equation Programming on page 13.6 in the SEL-400 Series Relays Instruction Manual*); analog values from MIRRORED BITS communications (see *SEL MIRRORED BITS Communication on page 15.36 in the SEL-400 Series Relays Instruction Manual*); and synchronism check (see *Synchronism Check on page 5.130*).

**Table 7.1 MET Command—Metering Only<sup>a</sup>**

Name	Description
<b>MET</b>	Display fundamental line metering information
<b>MET BK<math>n</math></b>	Display fundamental Circuit Breaker $n$ metering information
<b>MET SEC A</b>	Display fundamental secondary metering data for all terminal inputs
<b>MET RMS</b>	Display rms line metering information
<b>MET BK<math>n</math> RMS</b>	Display rms Circuit Breaker $n$ metering information
<b>MET M</b>	Display line maximum/minimum metering information
<b>MET BK<math>n</math> M</b>	Display Circuit Breaker $n$ maximum/minimum metering information
<b>MET RM</b>	Reset line maximum/minimum metering information
<b>MET BK<math>n</math> RM</b>	Reset Circuit Breaker $n$ maximum/minimum metering information
<b>MET D</b>	Display demand line metering information
<b>MET RD</b>	Reset demand line metering information
<b>MET RP</b>	Reset peak demand line metering information
<b>MET E</b>	Display energy line metering information
<b>MET RE</b>	Reset energy line metering information
<b>MET SYN</b>	Display synchronism-check voltage and slip angle/frequency information
<b>MET BAT</b>	Display dc battery monitor information (see <i>Figure 7.6 in the SEL-400 Series Relays Instruction Manual</i> )
<b>MET PM</b>	Display phasor measurement (synchrophasor) metering information
<b>MET HIF</b>	Display HIF data

<sup>a</sup>  $n = 1$  or  $2$ , representing Circuit Breaker 1 and Circuit Breaker 2, respectively.

## Instantaneous Metering

Use instantaneous metering to monitor power system parameters in real time. The SEL-451 provides these fundamental frequency readings:

- Fundamental frequency phase voltages and currents
- Phase-to-phase voltages
- Sequence voltages and currents
- Fundamental real, reactive, and apparent power
- Displacement power factor

You can also monitor these real-time rms quantities (with harmonics included):

- RMS phase voltages and currents
- Real and apparent rms power
- True power factor

Both the fundamental and the rms-metered quantities are available for the LINE input. The relay also provides both the fundamental and rms circuit breaker currents for circuit breakers BK1 and BK2.

The SEL-451 converts the metered values to primary units by using the current transformer ratio settings (CTRW and CTRX) and potential transformer ratio settings (PTRY and PTRZ).

## Voltages, Currents, Frequency

*Table 7.2 summarizes the metered voltage, current, and frequency quantities available in the SEL-451. The relay reports all instantaneous voltage magnitudes, current magnitudes, and frequency as absolute value 10-cycle averages (for example, the LINE A-Phase filtered magnitude LIAFM\_10c; see Section 12: Analog Quantities). Instantaneous metering also reports sequence quantities referenced to A-Phase. The SEL-451 references angle measurements to positive-sequence quantities. The relay reports angle measurements in the range of  $\pm 180.00$  degrees.*


**Table 7.2 Instantaneous Metering Quantities—Voltages, Currents, Frequency**

Metered Quantity	Symbol	Fundamental	RMS
Phase voltage magnitude	$ V_\phi $	X	X
Phase voltage angle	$\angle(V_\phi)$	X	
Phase current magnitude	$ I_\phi $	X	X
Phase current angle	$\angle(I_\phi)$	X	
Phase-to-phase voltage magnitude	$ V_{\phi\phi} $	X	X
Phase-to-phase voltage angle	$\angle(V_{\phi\phi})$	X	
Positive-sequence voltage magnitude	$ V_1 $	X	
Positive-sequence voltage angle	$\angle(V_1)$	X	
Negative-sequence voltage magnitude	$ 3V_2 $	X	
Negative-sequence voltage angle	$\angle(3V_2)$	X	
Zero-sequence voltage magnitude	$ 3V_0 $	X	
Zero-sequence voltage angle	$\angle(3V_0)$	X	
Positive-sequence current magnitude	$ I_1 $	X	
Positive-sequence current angle	$\angle(I_1)$	X	
Negative-sequence current magnitude	$ 3I_2 $	X	
Negative-sequence current angle	$\angle(3I_2)$	X	
Zero-sequence current magnitude	$ 3I_0 $	X	
Zero-sequence current angle	$\angle(3I_0)$	X	
Battery voltages	Vdc	X	
Frequency	f	X	X
Circuit breaker current magnitudes	$ I_\phi $	X	X
Circuit breaker current angles	$\angle(I_\phi)$	X	

## Power

*Table 7.3* shows the power quantities that the relay measures. The instantaneous power measurements are derived from 10-cycle averages that the SEL-451 reports by using the generator condition of the positive power flow convention; for example, real and reactive power flowing out (export) is positive, and real and reactive power flowing in (import) is negative (see *Figure 7.1*).

For power factor, LAG and LEAD refer to whether the current lags or leads the applied voltage. The reactive power Q is positive when the voltage angle is greater than the current angle ( $\theta_V > \theta_I$ ), which is the case for inductive loads where the current lags the applied voltage. Conversely, Q is negative when the voltage angle is less than the current angle ( $\theta_V < \theta_I$ ); this is when the current leads the voltage, as in the case of capacitive loads.



**Figure 7.1 Complex Power (P/Q) Plane**

The SEL-451 includes Relay Word bits to indicate the leading or lagging power factor (see *Section 11: Relay Word Bits*). In the case of a unity power factor or loss of phase or potential condition, the resulting power factor angle would be on this axis of the complex power (P/Q) plane shown in *Figure 7.1*. This would cause the power factor Relay Word bits to rapidly change state (chatter). Be aware of expected system conditions when monitoring the power factor Relay Word bits. It is not recommended to use chattering Relay Word bits in the SER or anything that will trigger an event.

**Table 7.3 Instantaneous Metering Quantities—Power (Sheet 1 of 2)**

Metered Quantity	Symbol	Fundamental (50 Hz/60 Hz Only)	RMS (Harmonics Included)
Per-phase fundamental real power	$P_{\phi 1}$	X	
Per-phase true real power	$P_{\phi rms}$		X

**Table 7.3 Instantaneous Metering Quantities—Power (Sheet 2 of 2)**

Metered Quantity	Symbol	Fundamental (50 Hz/ 60 Hz Only)	RMS (Harmonics Included)
Per-phase reactive power	$Q_{\phi 1}$	X	X
Per-phase fundamental apparent power	$S_{\phi 1}$	X	
Per-phase true apparent power	$U_{\phi \text{rms}}$		X
Three-phase fundamental real power	$3P_1$	X	
Three-phase true real power	$3P_{\text{rms}}$		X
Three-phase reactive power	$3Q_1$	X	X
Three-phase fundamental apparent power	$3S_1$	X	
Three-phase true apparent power	$3U_{\text{rms}}$		X
Per-phase displacement power factor	$\text{PF}_{\phi 1}$	X	
Per-phase true power factor	$\text{PF}_{\phi}$		X
Three-phase displacement power factor	$3\text{PF}_1$	X	
Three-phase true power factor	$3\text{PF}$		X

Relay Word bits PF $\phi$ \_OK and DPF $\phi$ \_OK are provided to indicate that the information coming into the relay is sufficient to provide a valid power factor measurement. The per-phase power factor bit, PF $\phi$ \_OK, is equal to 1 if the measured per-phase rms voltage,  $V_{\phi \text{rms}}$ , is greater than 10 percent of the nominal voltage setting and the relay does not detect an open-phase condition. Otherwise, PF $\phi$ \_OK = 0. Similarly, the per-phase displacement power factor check, DPF $\phi$ \_OK, is equal to 1 if the magnitude of the per-phase fundamental voltage,  $V_{\phi \text{FM}}$ , is greater than 10 percent of the nominal voltage setting and the relay does not detect an open-phase condition. Otherwise, DPF $\phi$ \_OK = 0.

## High-Accuracy Instantaneous Metering

The SEL-451 is a high-accuracy metering instrument. See *Section 7: Metering in the SEL-400 Series Relays Instruction Manual* for accuracy details and how to calculate error coefficients.

## Maximum/Minimum Metering

See *Section 7: Metering in the SEL-400 Series Relays Instruction Manual* for a complete description of using and controlling maximum/minimum metering.

The SEL-451 provides maximum/minimum metering for LINE input rms voltages, rms currents, rms powers, and frequency; it also conveys the maximum/minimum rms currents for circuit breakers BK1 and BK2, as well as both dc battery voltage maximums and minimums. The SEL-451 also records the maximum values of the sequence voltages and sequence currents. *Table 7.4* lists these quantities.

**Table 7.4 Maximum/Minimum Metering Quantities—Voltages, Currents, Frequency, and Powers (Sheet 1 of 2)**

Metered Quantity	Symbol
RMS phase voltage	$V_{\phi \text{rms}}$
RMS phase current	$I_{\phi \text{rms}}$
Positive-sequence voltage magnitude <sup>a</sup>	$ V_1 $

**Table 7.4 Maximum/Minimum Metering Quantities—Voltages, Currents, Frequency, and Powers (Sheet 2 of 2)**

Metered Quantity	Symbol
Negative-sequence voltage magnitude <sup>a</sup>	$ 3V_2 $
Zero-sequence voltage magnitude <sup>a</sup>	$ 3V_0 $
DC battery voltage	VDC1, VDC2
Positive-sequence current magnitude <sup>a</sup>	$ I_1 $
Negative-sequence current magnitude <sup>a</sup>	$ 3I_2 $
Zero-sequence current magnitude <sup>a</sup>	$ 3I_0 $
Frequency	f
Circuit breaker rms current	$I_{\phi\text{rms}}$
Three-phase true real power	$3P_{\text{rms}}$
Three-phase reactive power	$3Q_1$
Three-phase true apparent power	$3U_{\text{rms}}$

<sup>a</sup> Sequence components are maximum values only.

## Demand Metering

See *Section 7: Metering in the SEL-400 Series Relays Instruction Manual* for a complete description of how demand metering works. The SEL-451 provides demand metering and peak demand metering for the LINE quantities. *Table 7.5* lists the quantities used for demand and peak demand metering.

**Table 7.5 Demand and Peak Demand Metering Quantities—(LINE)<sup>a</sup>**

Symbol	Units	Description
$I_{\phi\text{rms}}$	A, primary	Input rms currents
$I_{G\text{rms}}$	A, primary	Residual-ground rms current
$3I_2$	A, primary	Negative-sequence current
$P_\phi$	MW, primary	Single-phase real powers (with harmonics)
$Q_\phi$	MVAr, primary	Single-phase reactive powers
$U_\phi$	MVA, primary	Single-phase total powers (with harmonics)
$3P$	MW, primary	Three-phase real power (with harmonics)
$3Q$	MVAr, primary	Three-phase reactive power
$3U$	MVA, primary	Three-phase total power (with harmonics)

<sup>a</sup> ( $I_G = 3I_0 = I_A + I_B + I_C$ ).

## Energy Metering

Energy is the power consumed or developed in the electric power system measured over time.

See *Section 7: Metering in the SEL-400 Series Relays Instruction Manual* for complete details of energy metering computation, viewing, and control. Also similar to demand metering, energy metering is available only for the LINE data. *Table 7.6* lists the energy metering quantities that the relay displays.

**Table 7.6 Energy Metering Quantities—(LINE)**

Analog Quantity	Units	Description
MWH $\phi$ OUT	MWh, primary	Single-phase energy export
MWH $\phi$ IN	MWh, primary	Single-phase energy import
MWH $\phi$ T	MWh, primary	Single-phase energy total
3MWHOUT	MWh, primary	Three-phase energy export
3MWHIN	MWh, primary	Three-phase energy import
3MWH3T	MWh, primary	Three-phase energy total

## Time-Synchronized Metering

See *Section 7: Metering in the SEL-400 Series Relays Instruction Manual* for details of synchrophasor metering. The SEL-451 provides synchrophasor measurement with an angle reference according to IEEE Std C37.118.

## HIF Metering

The **MET HIF** command displays the progress of high-impedance fault (HIF) detection in the percentage to their final pickup. The command also displays the tuning percentage, tuning dates and times, and the last reset date and time.

The **MET HIF** command is only available if Group setting EHIF is set to Y or T. If the setting is set to N, the relay responds with **HIF Not Enabled**. If EHIF is set to Y, and ITUNE\_x is asserted ( $x = A, B, C$ ) the relay responds with **HIF algorithm Tuning in Progress**.

## Circuit Breaker Monitor

The SEL-451 features advanced circuit breaker monitoring. The general features of the circuit breaker monitor are described in the *Circuit Breaker Monitor on page 8.1 in the SEL-400 Series Relays Instruction Manual*. The SEL-451 supports the monitoring of two three-pole breakers, designated 1 and 2.

## Station DC Battery System Monitor

The SEL-451 automatically monitors station battery system health by measuring the dc voltage, ac ripple, and voltage between each battery terminal and ground. The relay provides two dc monitor channels, Vdc1 and Vdc2. See *Station DC Battery System Monitor on page 8.21 in the SEL-400 Series Relays Instruction Manual* for a complete description of the battery monitor.

## Voltage Sag, Swell, and Interruption

The voltage, sag, swell, and interruption (VSSI) function records the voltage sags, swells, and interrupts. There is an element in the VSSI function to detect each of three states of the system voltage.


- The Sag (SAG) element detects a decrease in system voltage.
- The Swell (SWL) element detects an increase in system voltage.
- The Interrupt (INT) element detects an interrupt in system voltage.

Enable all three elements by setting EVSSI = Y.

In general, the three elements compare each phase voltage (VAFM, VBFM, and VCFM) against the SAGP, SAGD, SWLP, SWLD, INTP, and INTD thresholds. You set the VSAG, VSWL, and VINT values, the relay then automatically calculates the corresponding SAGP, SAGD, SWLP, SWLD, INTP, and INTD thresholds (see *Equation 7.1–Equation 7.6*).

Because the system voltage is constantly changing, the VSSI elements use an adjustable reference voltage (V1REF, the positive-sequence voltage from the Y terminal) instead of an absolute reference. Effective between 10 V and 300 V, this adjustable reference voltage is filtered to follow changes in the system voltage. Following changes in the system voltage avoids the assertion of the VSSI elements resulting from operational voltage changes such as changing taps on power transformers. When such a normal voltage change occurs, the reference voltage adjusts to the new value, provided that none of the SAGp, SWLp, INTp, or FAULT Relay Word bits are asserted.

In the SEL-451-6, the reference voltage is also frozen when the VSSBK Relay Word bit asserts. *Figure 7.2* shows the logic that drives the VSSBK Relay Word bit.



**Figure 7.2 VSSI Blocking Logic**

The SAGp, SWLp, and INTp Relay Word bits are frozen at their current state when the VSSBK Relay Word bit is deasserted.

Using the VSAG, VSWL, and VINT setting values, the relay calculates the SAGP, SAGD, SWLP, SWLD, INTP, and INTD thresholds as follows:

$$SAGP = \frac{VSAG}{100} \cdot V1REF$$

**Equation 7.1**

$$SAGD = \frac{VSAG + 1}{100} \cdot V1REF$$

**Equation 7.2**

$$SWLP = \frac{VSWL}{100} \cdot V1REF$$

**Equation 7.3**

$$SWLD = \frac{VSWL - 1}{100} \cdot V1REF$$

**Equation 7.4**

$$\text{INTP} = \frac{\text{VINT}}{100} \cdot \text{V1REF}$$

Equation 7.5

$$\text{INTD} = \frac{\text{VINT} + 1}{100} \cdot \text{V1REF}$$

Equation 7.6

## Voltage Sag Elements

If the magnitude of a voltage drops below the voltage sag pickup threshold (SAGP) for 1 cycle, the corresponding SAG<sub>p</sub> ( $p = A, B, C$ ) Relay Word bit asserts (see *Figure 7.3*). If all three SAG<sub>p</sub> Relay Word bits assert, then the three-phase Relay Word bit, SAG3P, asserts. The SAG elements remain asserted until the magnitude of the corresponding voltage rises and remains above the dropout threshold (SAGD) for one cycle.




Figure 7.3 Voltage Sag Elements

## Voltage Swell Elements

As shown in *Figure 7.4*, if the magnitude of a voltage rises above the voltage swell pickup threshold (SWLP) for 1 cycle, the corresponding SWL<sub>p</sub> ( $p = A, B, C$ ) Relay Word bit asserts. If all three SWL<sub>p</sub> Relay Word bits assert, then the three-phase Relay Word bit, SWL3P, asserts. The SWL elements remain asserted until the magnitude of the corresponding voltage drops and remains below the dropout threshold (SWLD) for one cycle.





Figure 7.4 Voltage Swell Elements

## Voltage Interruption Elements

As shown in *Figure 7.5*, if the magnitude of a voltage drops below the voltage interruption pickup threshold (INTP) for 1 cycle, the corresponding INT<sub>p</sub> (p = A, B, C) Relay Word bit asserts. If all three INT<sub>p</sub> Relay Word bits assert, then the three-phase Relay Word bit, INT3P, asserts. The INT elements remain asserted until the magnitude of the corresponding voltage rises and remains above the dropout threshold (INTD) for one cycle.



**Figure 7.5** Voltage Interruption Elements

## VSSI Recorder

See *Figure 7.6* for an example VSSI report.

The SEL-451 can perform automatic voltage disturbance monitoring for three-phase systems. The VSSI recorder uses the VSSI Relay Word bits to determine when to start (trigger) and when to stop recording. The recorded data are available through the VSSI report.

See *Table 7.9* for details on the options you can use with the **VSSI** command to view VSSI reports.

The VSSI recorder operates (adds new entries to the stored VSSI report) only when Monitor setting EVSSI = Y, although the VSSI report can be viewed at any time even when the VSSI element is disabled.

The VSSI recorder uses nonvolatile memory, so any stored VSSI data will not be erased by de-energizing the relay. The relay needs some time to store new VSSI data in nonvolatile memory, so if a system power outage also causes the relay power to fail, there may not be a VSSI record of the disturbance. This is not a concern in substations where the relay is powered by a substation battery.

The relay triggers (generates) entries in the VSSI report on the assertion of any sag, swell, or interruption relay element (Relay Word bits SAG<sub>p</sub>, SWL<sub>p</sub>, INT<sub>p</sub>, where p = A, B, or C) or VSSSTG SELOGIC control equation, or when manually triggered by the **VSS T** command.

## VSSI Recorder Operation

The VSSI recorder operation can be summarized as follows: When power is first applied to the relay and setting EVSSI = Y (or setting EVSSI is changed from N to Y), the relay measures the voltage inputs to determine if a valid three-phase signal is present. When the conditions are satisfied for at least 12 seconds, the positive-sequence voltage, V1YM, is memorized as the VSSVB reference voltage. This causes a single R entry to be placed in the VSSI archive, which indi-

cates that the recorder is ready. The VSSVB value is allowed to change on a gradual basis to follow normal system voltage variations, but is “locked” when a disturbance occurs.

When any VSSI Relay Word bit asserts or the **VSS T** serial port command is issued or VSSSTG SELOGIC control equation asserts, the recorder will begin recording.

When operating, the VSSI recorder archives the following information:

- Phase-neutral voltage magnitudes (VAFM, VBFM, VCFM) as a percentage of VSSVB quantity
- Base voltage magnitude (VSSVB) in kV primary
- The status of the Sag/Swell/Interruption Relay Word bits, by phase
- The trigger state
- The recorder status

Entries are made at a varying recording rate: fastest when the VSSI Relay Word bits are changing states and slowest if the VSSI Relay Word bits are quiet. Eventually, it can get as slow as one sample per day. The faster recording mode will be initiated from any of the slower recording modes, as soon as any VSSI bit or the manual trigger condition (**VSS T** or **VSSSTG**) changes state.

Recording is stopped when all VSSI Relay Word bits and other trigger condition stay deasserted for at least four cycles.

## Detailed Description

From the VSSI recorder ready state, upon initial assertion of one of the single-phase VSSI Relay Word bits or a manual trigger condition (**VSS T** or **VSSSTG**), the relay records VSSI data in the following sequence:

- **Predisturbance recording:** Record pretrigger entries at 1/4-cycle intervals with the VSSI recorder status field displaying P. Because no VSSI elements are asserted, columns A, B, and C will display “.”. The predisturbance state lasts for a total of 12 samples, or three cycles, unless there are back-to-back disturbances that reduce the number of P entries.
- **Fast recording (also end recording):** Record one entry every 1/4-cycle, with the VSSI recorder status field displaying F (if any single-phase VSSI elements are asserted or the manual trigger condition is asserted) or E (if none of the single-phase VSSI elements are asserted). If the manual trigger condition is present, a “>” will be recorded. The VSSI element status columns will show one of “.”, O, U, I. The fast/end recording mode continues until four cycles elapse with no single-phase VSSI element or manual trigger condition changing state. The relay then proceeds to the state determined by the following tests (processed in the order shown):
  - If INT3P is asserted, switch to daily recording mode. (This keeps the relay from recording medium and slow speed detailed information during a complete outage.)
  - Otherwise, if any single-phase VSSI elements or manual trigger are still asserted, switch to the medium recording mode.
  - Otherwise, stop recording.

- **Medium recording:** Record one entry per cycle, with the VSSI recorder status field displaying “M”. The phase columns will show one of “.”, O, U, I. The medium recording mode continues for 176 cycles, unless one of the single-phase VSSI elements or the manual trigger condition changes state, which causes the recorder to start over in fast mode (with as many as three samples prior to the change). At the end of medium recording mode, the recorder switches to the slow recording mode.
- **Slow recording:** Record one entry every 64 cycles, with the VSSI recorder status field displaying “S”. The phase columns will show one of “.”, O, U, I. The slow recording mode continues for 4,096 cycles (64 entries), unless one of the single-phase VSSI elements or the manual trigger condition changes state, which causes the recorder to start over in fast mode (with as many as eight samples prior to the change). At the end of slow recording mode, the recorder switches to the daily recording mode.
- **Daily recording:** record one entry every day just past midnight (00:00:00), with the VSSI recorder status field displaying “D”. The phase columns will show one of “.”, O, U, I. The daily recording mode continues until any VSSI Relay element or the manual trigger condition changes state, which causes the recorder to start over in fast mode (with as many as eight samples prior to the change).

From the VSSI recorder ready state, upon initial assertion of LOPY Relay Word bit save an L record to indicate that loss-of-potential condition occurred.

An overflow condition can occur when the VSSI recorder cannot keep up with the data generated during disturbances that create a large number of VSSI entries. The nonvolatile memory that is used for the VSSI archive has a longer write time than the RAM that is used to temporarily store the VSSI data, so it is possible that the data in RAM will overwrite itself if the transfer to Flash memory gets too far behind. The VSSI report will show an X in the VSSI Recorder status column if this happens, and it will be on the first entry after the overflow. The overflow condition may also occur if the relay is saving an event report to nonvolatile memory, because the memory can only be used by one procedure at a time.

## VSSI Report

The VSSI data recorded are available in a report format by using the **VSS** command. The following data are recorded in this report:

- Entry number (1 is the most recent entry)
- Date and time stamp of entry
- Phase-neutral voltage magnitudes (VAFM, VBFM, VCFM) as a percentage of VSSVB
- Base voltage magnitude (VSSVB) in kV primary
- A-, B-, and C-Phase VSSI element status columns; see *Table 7.7*
- Trigger state: “>” if present (in the column marked “S”)
- VSSI recorder status column; see *Table 7.8*

**Table 7.7 Phase VSSI Element Status Columns (Sheet 1 of 2)**

Symbol	Meaning (for Each Column A, B, or C)
	Column A represents $p = A$
	Column B represents $p = B$

**Table 7.7 Phase VSSI Element Status Columns (Sheet 2 of 2)**

<b>Symbol</b>	<b>Meaning (for Each Column A, B, or C)</b>
	Column C represents $p = C$
.	No VSSI bits asserted for Phase $p$
O	Overvoltage (SWL $p$ asserted)
U	Undervoltage (SAG $p$ asserted)
I	Interruption (INT $p$ asserted)

**Table 7.8 VSSI Recorded Status Column**

<b>Symbol</b>	<b>Meaning (Action)</b>	<b>Duration</b>
R	Ready for VSSI monitoring (when the VSSI logic first acquires a valid VSSVB value)	Single entry
P	Predisturbance (4 samples/cycle). Always signifies a new disturbance.	12 samples (3 cycles)
F	Fast recording mode (4 samples/cycle)	Varies. At least one VSSI element must be asserted.
E	End (post-disturbance at 4 samples/cycle)	As many as 16 samples (4 cycles). No VSSI elements asserted.
M	Medium recording mode (1 sample/cycle)	Maximum of 176 cycles
S	Slow recording mode (1 sample/64 cycles)	Maximum of 4096 cycles
D	Daily recording mode (one sample per day, just after midnight)	Indefinite
X	Data overflow (single entry that indicates that data were lost prior to the present entry)	Single entry
L	LOP condition occurred	Single entry

See *Figure 7.6* for an example VSSI report.

## VSSI Report Memory Details

The relay retains a minimum of 7281 of the most recent VSSI entries in nonvolatile memory. The relay can hold a maximum of 14562 entries. When the recorder memory reaches 14562 entries and further entries occur, the oldest 7281 memory locations are cleared in a block to make room for newer entries. Therefore, the apparent VSSI memory size can vary between 7281 and 14562 entries. If the VSSI recorder memory clears while a VSSI report is being displayed, the VSSI report will stop and display this message:

---

Command Aborted, Data overwrite occurred

---

## Retrieving the VSSI Report

The recorded VSSI data can be viewed from any setting group, even if Monitor setting EVSSI = N. Row 1 is the most recently triggered row. View the VSSI report by date or VSS row number as outlined in the examples below.

**Table 7.9 VSSI Commands**

Example VSS Responses Serial Port Commands	Format
VSS	If VSS is entered with no numbers following it, all available rows are displayed. They display with the oldest row at the beginning (top) of the report and the most recent row (Row 1) at the end (bottom) of the report. Chronological progression through the report is down the page and in descending row number.
VSS 17	If VSS is entered with a single number following it (17 in this example), the first 17 rows are displayed, if they exist. They display with the oldest row (Row 17) at the beginning (top) of the report and the most recent row (Row 1) at the end (bottom) of the report. Chronological progression through the report is down the page and in descending row number.
VSS 10 33	If VSS is entered with two numbers following it (10 and 33 in this example; $10 < 33$ ), all the rows between (and including) rows 10 and 33 are displayed, if they exist. They display with the oldest row (Row 33) at the beginning (top) of the report and the latest row (Row 10) at the end (bottom) of the report. Chronological progression through the report is down the page and in descending row number.
VSS 47 22	If VSS is entered with two numbers following it (47 and 22 in this example; $47 > 22$ ), all the rows between (and including) rows 47 and 22 are displayed, if they exist. They display with the newest row (Row 22) at the beginning (top) of the report and the oldest row (Row 47) at the end (bottom) of the report. Reverse chronological progression through the report is down the page and in ascending row number.
VSS 1/1/2018	If VSS is entered with one date following it (date 1/1/2018 in this example), all the rows on that date are displayed, if they exist. They display with the oldest row at the beginning (top) of the report and the latest row at the end (bottom) of the report, for the given date. Chronological progression through the report is down the page and in descending row number.
VSS 1/1/2018 2/1/2019	If VSS is entered with two dates following it (date 1/1/2018 chronologically precedes date 2/1/2019 in this example), all the rows between (and including) dates 1/1/2018 and 2/1/2019 are displayed, if they exist. They display with the oldest row (date 1/1/2018) at the beginning (top) of the report and the latest row (date 2/1/2019) at the end (bottom) of the report. Chronological progression through the report is down the page and in descending row number.
VSS 2/1/2019 1/1/2018	If VSS is entered with two dates following it (date 2/1/2019 chronologically follows date 1/1/2018 in this example), all the rows between (and including) dates 1/1/2018 and 2/1/2019 are displayed, if they exist. They display with the latest row (date 2/1/2019) at the beginning (top) of the report and the oldest row (date 1/1/2018) at the end (bottom) of the report. Reverse chronological progression through the report is down the page and in ascending row number.

The date entries in the previous example VSS commands are dependent on the date format setting DATE\_F. If setting DATE\_F = MDY, then the dates are entered as in the previous examples (Month/Day/Year). If Global setting DATE\_F = YMD, then the dates are entered as Year/Month/Day; if setting DATE\_F = DMY, then the dates are entered as Day/Month/Year.

If the requested VSS event report rows do not exist, the relay responds:

---

No Voltage Sag/Swell/Interruption Data

---

## Clearing the VSSI Report

Clear the VSSI report from nonvolatile memory with the **VSS C** command as shown in the following example:

---

```
=>>>VSS C <Enter>
Clear the Voltage Sag/Swell/Interruption buffer
Are you sure (Y/N)? Y <Enter>
Clearing Complete
```

---

The **VSS C** command is available at Access Level 2 and higher and on any serial port. If the **VSS C** command is issued on one serial port while another serial port is being used to display a VSSI report, the clearing action will terminate the VSSI report retrieval.

If maximum VSSI recorder capacity is desired, the VSSI report should be checked periodically, with the data captured to a computer file by using a terminal emulation program. Once the data have been viewed or captured, use the **VSS C** command to clear the VSSI recorder.

Clearing the VSSI recorder makes it easier to tell if any new disturbances have been recorded, and it also allows the VSSI archive to record the maximum of 14562 entries. If more than 14562 entries occur, the oldest half of the VSSI archive will be erased to make room for the new entries. The most recent 7281 entries are always available.

## Triggering the VSSI Recorder

Manually force the VSSI recorder to trigger by using the **VSS T** command at Access Level 2 and higher as shown in the following example.

```
=>>VSS T <Enter>
Triggered
```

The **VSS T** command is only available if Monitor setting EVSSI = Y. If a **VSS T** command is issued when setting EVSSI = N, the relay will respond as follows.

```
=>>VSS T <Enter>
Command is not available
```

If a **VSS T** command is issued before VSSVB has initialized (ERDY = 0), the relay will respond as follows.

```
Did Not Trigger
```

The **VSS T** command is useful for testing, because it provides an easy method of creating some VSSI report entries without the need to remove voltage signals or connect a test set, providing VSSVB has already been initialized.

## Resetting the VSSI Recorder Logic

During relay commissioning or test procedures, the VSSI recorder may memorize the base voltage quantity (VSSVB) when test voltages or settings are applied. This could cause the recorder to declare a false sag or swell condition when normal system voltages are applied. Reset the VSSI recorder logic and clear the Vbase value by issuing the **VSS I** command as shown in the following example:

```
=>>>VSS I <Enter>
Initialize the Voltage Sag/Swell/Interruption monitor
Are you sure (Y/N)? Y <Enter>
Voltage Sag/Swell/Interruption monitor initialized
```

After the relay detects satisfactory voltage signals for at least 12 seconds, the VSSI recorder is re-armed and a Ready entry is written to the VSSI archive.

The **VSS I** command is only available if Monitor setting EVSSI = Y. Attempting the **VSS I** command when EVSSI = N will display:

```
Command is not available
```

The relay automatically performs an equivalent action to the **VSS I** command:

- When the relay is powered-up and setting EVSSI = Y
- After a setting change that changes Monitor setting EVSSI = N to EVSSI = Y
- After a **STA C** command (Level 2)

## Sample VSSI Report

The VSSI report in *Figure 7.6* shows a voltage sag on B-Phase and voltage swells on A-Phase and C-Phase caused by a single-phase fault on B-Phase that is cleared by a remote device.

---

**NOTE:** Any voltage value greater than 999 percent will be replaced by \$\$\$ in the VSSI report.

Station 1						Date: 01/01/2019 Time: 17:50:17.528
#	Date	Time	Voltage(% Vbase)	Vbase	Ph ST	
			Va Vb Vc	(kV)	ABC	
43	07/08/2009	17:50:07.313	100 100 100	110.06	... R	
42	07/08/2009	17:50:12.255	100 100 100	110.06	... P	
41	07/08/2009	17:50:12.259	100 100 100	110.06	... P	
40	07/08/2009	17:50:12.263	100 100 100	110.06	... P	
39	07/08/2009	17:50:12.267	100 100 100	110.06	... P	
38	07/08/2009	17:50:12.272	100 100 100	110.06	... P	
37	07/08/2009	17:50:12.276	100 100 100	110.06	... P	
36	07/08/2009	17:50:12.280	100 100 100	110.06	... P	
35	07/08/2009	17:50:12.284	100 100 100	110.06	... P	
34	07/08/2009	17:50:12.288	100 100 100	110.06	... P	
33	07/08/2009	17:50:12.292	100 100 100	110.06	... P	
32	07/08/2009	17:50:12.297	100 97 101	110.06	... P	
31	07/08/2009	17:50:12.301	104 96 102	110.06	... P	
30	07/08/2009	17:50:12.305	105 83 105	110.06	.U. F	
29	07/08/2009	17:50:12.309	111 83 110	110.06	OOU. F	
28	07/08/2009	17:50:12.313	111 72 111	110.06	OOUO F	
27	07/08/2009	17:50:12.317	114 73 115	110.06	OOUO F	
26	07/08/2009	17:50:12.322	114 73 115	110.06	OOUO F	
25	07/08/2009	17:50:12.326	114 73 115	110.06	OOUO F	
24	07/08/2009	17:50:12.330	114 73 115	110.06	OOUO F	
23	07/08/2009	17:50:12.334	114 73 115	110.06	OOUO F	
22	07/08/2009	17:50:12.338	114 73 115	110.06	OOUO F	
21	07/08/2009	17:50:12.342	114 73 115	110.06	OOUO F	
20	07/08/2009	17:50:12.347	113 76 114	110.06	OOUO F	
19	07/08/2009	17:50:12.351	110 77 112	110.06	OOUO F	
18	07/08/2009	17:50:12.355	109 90 110	110.06	.OUO F	
17	07/08/2009	17:50:12.359	103 90 105	110.06	.U. F	
16	07/08/2009	17:50:12.363	102 100 103	110.06	... E	
15	07/08/2009	17:50:12.367	100 100 100	110.06	... E	
14	07/08/2009	17:50:12.372	100 100 100	110.06	... E	
13	07/08/2009	17:50:12.376	100 100 100	110.06	... E	
12	07/08/2009	17:50:12.380	100 100 100	110.06	... E	
11	07/08/2009	17:50:12.384	100 100 100	110.06	... E	
10	07/08/2009	17:50:12.388	100 100 100	110.06	... E	
9	07/08/2009	17:50:12.392	100 100 100	110.06	... E	
8	07/08/2009	17:50:12.397	100 100 100	110.06	... E	
7	07/08/2009	17:50:12.401	100 100 100	110.06	... E	
6	07/08/2009	17:50:12.405	100 100 100	110.06	... E	
5	07/08/2009	17:50:12.409	100 100 100	110.06	... E	
4	07/08/2009	17:50:12.413	100 100 100	110.06	... E	
3	07/08/2009	17:50:12.417	100 100 100	110.06	... E	
2	07/08/2009	17:50:12.422	100 100 100	110.06	... E	
1	07/08/2009	17:50:12.426	100 100 100	110.06	... E	

Figure 7.6 Example VSSI Report

# Reporting

---

The SEL-451 features comprehensive power system data analysis capabilities. These are described in *Section 9: Reporting in the SEL-400 Series Relays Instruction Manual*. This section describes reporting characteristics that are unique to the SEL-451.

## Duration of Data Captures and Event Reports

The SEL-451 stores high-resolution raw data and filtered data. The number of stored high-resolution raw data captures and event reports is a function of the quantity of data contained in each capture.

*Table 7.10* lists the maximum number of data captures/event reports the relay stores in nonvolatile memory when ERDIG = S for various report lengths and sample rates. The relay automatically overwrites the oldest events with the newest events when the nonvolatile storage capacity is exceeded.

The relay stores high-resolution raw and filtered event data in nonvolatile memory. *Table 7.10* lists the storage capability of the SEL-451 for common event reports.

The lower rows of *Table 7.10* show the number of event reports the relay stores at the maximum data capture times for each SRATE sampling rate setting. Table entries are the maximum number of stored events; these can vary by 10 percent according to relay memory usage.

**Table 7.10 Event Report Nonvolatile Storage Capability When ERDIG = S**

<b>Event Report Length</b>	<b>Maximum Number of Stored Reports</b>			
	<b>8 kHz</b>	<b>4 kHz</b>	<b>2 kHz</b>	<b>1 kHz</b>
0.25 seconds	164	196	217	255
0.50 seconds	99	124	141	175
1.0 seconds	55	71	83	107
3.0 seconds	19	25	30	42
6.0 seconds	N/A	12	15	22
12.0 seconds	N/A	N/A	7	10
24.0 seconds	N/A	N/A	N/A	4

When the event report digital setting is set to include all Relay Word bits in the event report (ERDIG = A), the maximum number of stored reports is reduced, as shown in *Table 7.11*.

**Table 7.11 Event Report Nonvolatile Storage Capability When ERDIG = A (Sheet 1 of 2)**

<b>Event Report Length</b>	<b>Maximum Number of Stored Reports</b>			
	<b>8 kHz</b>	<b>4 kHz</b>	<b>2 kHz</b>	<b>1 kHz</b>
0.25 seconds	129	148	160	180
0.50 seconds	74	88	97	112
1.0 seconds	N/A	48	53	63
3.0 seconds	N/A	N/A	18	22
6.0 seconds	N/A	N/A	N/A	11

**Table 7.11 Event Report Nonvolatile Storage Capability When ERDIG = A  
(Sheet 2 of 2)**

Event Report Length	Maximum Number of Stored Reports			
	8 kHz	4 kHz	2 kHz	1 kHz
12.0 seconds	N/A	N/A	N/A	N/A
24.0 seconds	N/A	N/A	N/A	N/A

## HIF Oscillography

In addition to the raw data oscillography and event reports of filtered data available in other SEL-400 series relays, the SEL-451 includes HIF oscillography (only available when the relay supports HIF detection) at 1-sample per 2 cycles.

HIF oscillography files are available when the relay supports HIF detection. The size of the HIF event report file is determined by the HIFLER setting in effect at the time the HIF event is triggered. Oscillography is available at the rate of 1-sample per 2 cycles.

The SEL-451 stores HIF oscillography in binary format and uses COMTRADE file types to output these data:

- .HDR—header file
- .CFG—configuration file
- .DAT—data file

The .HDR file contains summary information about the event in ASCII format. The .CFG file is an ASCII configuration file that describes the layout of the .DAT file. The .DAT file is in binary format and contains the values for each input channel for each sample in the record. These data conform to the IEEE C37.111-1999 and IEEE C37.111-2013 COMTRADE standard. See *Oscillography on page 9.9 in the SEL-400 Series Relays Instruction Manual* for more information on the IEEE C37.111-1999 and IEEE C37.111-2013 COMTRADE file formats.

## .HDR File

The .HDR file contains the output of the **HIF** summary command (**SUM HIF**), **HSG** command (**HSG**), and HIF related settings as illustrated in *Figure 7.7*.

Relay 1	Date: 05/18/2021	Time: 08:56:27.734
Station A	Serial Number: 000000000	
Event: HIF TRI	HIF Phase:	Time Source: OTHER
Event Number: 10000	Downed Conductor: NO	Freq: 60.00 Group: 1
Breaker 1: OPEN		
Breaker 2: NA		
Pre-trigger (A):		
IARMS IBRMS ICRMS IGRMS		
0.0 0.0 0.0 0.0		
Post-trigger (A):		
0.0 1.0 1.0 2.0		
Pre-trigger (A):		
ISMA ISMB ISMC ISMG SDIA SDIB SDIC SDIG		
0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0		
Post-trigger (A):		
16.5 24.0 29.0 54.5 37.5 28.5 35.0 0.0		

**Figure 7.7 Sample HIF COMTRADE .HDR Header File**

Counter#	LT HIS A	ST HIS A	LT HIS B	ST HIS B	LT HIS C	ST HIS C
1	0	0	0	0	0	0
2	0	0	0	0	0	0
3	0	0	0	0	0	0
4	0	0	0	0	0	0
5	0	0	0	0	0	0
6	0	0	0	0	0	0
7	0	0	0	0	0	0
8	0	0	0	0	0	0
9	0	0	0	0	0	0
10	0	0	0	0	0	0
11	0	0	0	0	0	0
12	0	0	0	0	0	0
13	0	0	0	0	0	0
14	0	0	0	0	0	0
15	0	0	0	0	0	0
16	0	0	0	0	0	0
17	0	0	0	0	0	0
18	0	0	0	0	0	0
19	0	0	0	0	0	0
20	0	0	0	0	0	0
21	0	0	0	0	0	0
22	0	0	0	0	0	0
23	0	0	0	0	0	0
24	0	0	0	0	0	0
25	0	0	0	0	0	0
26	0	0	0	0	0	0
27	0	0	0	0	0	0
28	0	0	0	0	0	0
29	0	0	0	0	0	0
30	0	0	0	0	0	0
31	0	0	0	0	0	0
32	0	0	0	0	0	0
33	0	0	0	0	0	0
34	0	0	0	0	0	0
35	0	0	0	0	0	0
36	0	0	0	0	0	0
37	0	0	0	0	0	0
38	0	0	0	0	0	0
39	0	0	0	0	0	0
40	0	0	0	0	0	0
41	0	0	0	0	0	0
42	0	0	0	0	0	0
43	0	0	0	0	0	0
44	0	0	0	0	0	0
45	0	0	0	0	0	0
46	0	0	0	0	0	0
47	0	0	0	0	0	0
48	0	0	0	0	0	0
49	0	0	0	0	0	0
50	0	0	0	0	0	0
51	0	0	0	0	0	0
52	0	0	0	0	0	0
53	0	0	0	0	0	0
54	0	0	0	0	0	0
55	0	0	0	0	0	0
56	0	0	0	0	0	0
57	0	0	0	0	0	0
58	0	0	0	0	0	0
59	0	0	0	0	0	0
60	0	0	0	0	0	0
61	0	0	0	0	0	0
62	0	0	0	0	0	0
63	0	0	0	0	0	0
64	0	0	0	0	0	0
65	0	0	0	0	0	0
66	0	0	0	0	0	0
67	0	0	0	0	0	0
68	0	0	0	0	0	0
69	0	0	0	0	0	0
70	0	0	0	0	0	0
71	0	0	0	0	0	0
72	0	0	0	0	0	0
73	0	0	0	0	0	0
74	0	0	0	0	0	0
75	0	0	0	0	0	0
76	0	0	0	0	0	0
77	0	0	0	0	0	0
78	0	0	0	0	0	0
79	0	0	0	0	0	0
80	0	0	0	0	0	0

Figure 7.7 Sample HIF COMTRADE .HDR Header File (Continued)

---

81	0	0	0	0	0	0	
82	0	0	0	0	0	0	
83	0	0	0	0	0	0	
84	0	0	0	0	0	0	
85	0	0	0	0	0	0	
86	0	0	0	0	0	0	
87	0	0	0	0	0	0	
88	0	0	0	0	0	0	
89	0	0	0	0	0	0	
90	0	0	0	0	0	0	
91	0	0	0	0	0	0	
92	0	0	0	0	0	0	
93	0	0	0	0	0	0	
94	0	0	0	0	0	0	
95	0	0	0	0	0	0	
96	0	0	0	0	0	0	
97	0	0	0	0	0	0	
98	0	0	0	0	0	0	
99	0	0	0	0	0	0	
100	0	0	0	0	0	0	
Mean	0.0000	0.0000	0.0000	0.0000	0.0000	0.0000	
std.	0.0000	0.0000	0.0000	0.0000	0.0000	0.0000	
	HISLIMA 0.0000	HISLIMB 0.0000	HISLIMC 0.0000	NFA 99999.0000	NFB 99999.0000	NFC 99999.0000	
Settings							
NFREQ	:= 60						
HIFLER	:= 2						
CTRW	:= 120	CTRX	:= 120				
EHIF	:= Y						
HIFITND	:= 24						
HIFITUN	:= R_TRIG CLDSTRT						
HIFMODE	:= 0						
HIFHSL	:= 3						
HIFNSL	:= 2						
HIFFRZ	:= TRIP						
MPHDUR	:= OFF						
HIFER	:= 0						
FIRWIN	:= 8	IIR1TC	:= 10	STDPPU	:= 10.0	STD3PPU	:= 0.8
HISTC	:= 14400	HISWIN	:= 0.5	STDALM1	:= 8.0	STDALM2	:= 1.5
IIR2TC	:= 1	INLIMIT	:= 2	dOUT1S	:= 5	dOUT5M	:= 1
ATT1PU	:= 30	ATT2PU	:= 60	ATGDOWN	:= 0.01	ATGUP	:= 0.02
FLTRDP	:= 1.5	FLTKNEE	:= 15	FLTSLP	:= 0.067	ALMRDP	:= 1.2
ALMKNEE	:= 25	ALMSLP	:= 0.017	FLTPCNT	:= 3	FLTWIN	:= 5
FLTOCNT	:= 3	ALMPCNT	:= 1	ALMWIN	:= 90	ALMOCNT	:= 20
T3DO	:= 4	dABias	:= 0.00	dBBias	:= 0.00	dCBias	:= 0.00
MPHDUR	:= OFF						

---

**Figure 7.7 Sample HIF COMTRADE .HDR Header File (Continued)**

## .CFG File

The .CFG file contains data such as sample rates, number of channels, nominal frequency, number of digital quantities, channel information, and transformer ratios (see *Figure 7.8*). A <CR><LF> follows each line.

```

<SID>, <FID>, 1999
##, ##A, ##D

1,IARMS,A,,A, scale_rms, 32767*scale_rms,0,-32767,32767,<CTRL>,1,P
2,IBRMS,B,,A, scale_rms, 32767*scale_rms,0,-32767,32767,<CTRL>,1,P
3,ICRMS,C,,A, scale_rms, 32767*scale_rms,0,-32767,32767,<CTRL>,1,P
4,IGRMS,G,,A, scale_rms, 32767*scale_rms,0,-32767,32767,<CTRL>,1,P
5,SDIA,A,,A, scale_sdi, 32767*scale_sdi,0,-32767,32767,<CTRL>,1,P
6,SDIB,B,,A, scale_sdi, 32767*scale_sdi,0,-32767,32767,<CTRL>,1,P
7,SDIC,C,,A, scale_sdi, 32767*scale_sdi,0,-32767,32767,<CTRL>,1,P
8,SDIG,G,,A, scale_sdi, 32767*scale_sdi,0,-32767,32767,<CTRL>,1,P
9,SDIAREF,A,,A, scale_sdi, 32767*scale_sdi,0,-32767,32767,<CTRL>,1,P
10,SDIBREF,B,,A, scale_sdi, 32767*scale_sdi,0,-32767,32767,<CTRL>,1,P
11,SDICREF,C,,A, scale_sdi, 32767*scale_sdi,0,-32767,32767,<CTRL>,1,P
12,SDIGREF,G,,A, scale_sdi, 32767*scale_sdi,0,-32767,32767,<CTRL>,1,P
13,ISMA,A,,A, scale_ism, 32767*scale_ism,0,-32767,32767,<CTRL>,1,P
14,ISMB,B,,A, scale_ism, 32767*scale_ism,0,-32767,32767,<CTRL>,1,P
15,ISMCC,C,,A, scale_ism, 32767*scale_ism,0,-32767,32767,<CTRL>,1,P
16,ISMG,G,,A, scale_ism, 32767*scale_ism,0,-32767,32767,<CTRL>,1,P
17,ISMAREF,A,,A, scale_ism, 32767*scale_ism,0,-32767,32767,<CTRL>,1,P
18,ISMBREF,B,,A, scale_ism, 32767*scale_ism,0,-32767,32767,<CTRL>,1,P
19,ISMCREF,C,,A, scale_ism, 32767*scale_ism,0,-32767,32767,<CTRL>,1,P
20,ISMGREF,G,,A, scale_ism, 32767*scale_ism,0,-32767,32767,<CTRL>,1,P
21,dA,A,,A, scale_d, 32767*scale_d,0,-32767,32767,<CTRL>,1,P
22,dB,B,,A, scale_d, 32767*scale_d,0,-32767,32767,<CTRL>,1,P
23,dc,C,,A, scale_d, 32767*scale_d,0,-32767,32767,<CTRL>,1,P
24,dG,G,,A, scale_d, 32767*scale_d,0,-32767,32767,<CTRL>,1,P
25,T7CNTA,A,,A,,scale_T7T8, 32767*scale_T7T8,0,-32767,32767,1,1,P
26,T7CNTB,B,,A,,scale_T7T8, 32767*scale_T7T8,0,-32767,32767,1,1,P
27,T7CNTC,C,,A,,scale_T7T8, 32767*scale_T7T8,0,-32767,32767,1,1,P
28,T8CNTA,A,,A,,scale_T7T8, 32767*scale_T7T8,0,-32767,32767,1,1,P
29,T8CNTB,B,,A,,scale_T7T8, 32767*scale_T7T8,0,-32767,32767,1,1,P
30,T8CNTC,C,,A,,scale_T7T8, 32767*scale_T7T8,0,-32767,32767,1,1,P
1,<RWBIT>,,,0

...
##,<RWBIT>,,,0
NFREQ

1
SRATE, <last sample number>
dd/mm/yyyy, hh:mm:ss.ssssss
dd/mm/yyyy, hh:mm:ss.ssssss
BINARY
1

```

Digital (Status) Channel Data

First Data Point

Trigger Point

**Figure 7.8 Sample HIF COMTRADE .CFG Configuration File Data (IEEE C37.111-1999 Format Shown)**

The configuration file has the following format:

- Station name, device identification, COMTRADE standard year
- Number and type of channels
- Channel name units and conversion factors
- Nominal frequency
- Sample rate and number of samples
- Date and time of first data point

The .CFG file references analog quantities that are particular to HIF detection. The SDIx quantities are the derived Sum of Difference Currents that represent the total interharmonic contents of the phase and residual currents. The SDIxREF quantities are an averaged stable reference of SDI that is used in the detection algorithm. The dx quantities are an adaptive tuning threshold that is established based on the trends of the measure SDI. The ISMx quantities are the measured total odd-harmonic content of the phase currents. The ISMxREF quantities are an averaged stable reference of ISM that is used in the detection algorithm.

## .DAT File

The .DAT file follows the COMTRADE binary standard. The format of the binary data files is sample number, time stamp, data value for each analog channel, and grouped status channel data for each sample in the file. There are no data

separators in the binary file, and the file contains no carriage return/line feed characters. The sequential position of the data in the binary file determines the data translation. Refer to IEEE C37.111-1999, and IEEE C37.111-2013 IEEE Standard COMTRADE for Power Systems for more information. Many programs read the binary COMTRADE files. These programs include SEL-5601-2 SYNCHROWAVE Event software.

## Event Reports, Event Summaries, and Event Histories

See *Event Reports, Event Summaries, and Event Histories on page 9.13 in the SEL-400 Series Relays Instruction Manual* for an overview of event reports, event summaries, and event histories. This section describes the characteristics of these that are unique to the SEL-451.

### Base Set of Relay Word Bits

The following Relay Word bits are always included in COMTRADE event reports: TLED\_1, TLED\_2, TLED\_3, TLED\_4, TLED\_5, TLED\_6, TLED\_7, TLED\_8, TLED\_9, TLED\_10, TLED\_11, TLED\_12, TLED\_13, TLED\_14, TLED\_15, TLED\_16, TLED\_17, TLED\_18, TLED\_19, TLED\_20, TLED\_21, TLED\_22, TLED\_23, TLED\_24, FSA, FSB, FSC, 67P1, 67P2, 67P3, 67P4, 67Q1, 67Q2, 67Q3, 67Q4, 51S1, 51S2, 51S3, 51S4, 51S5, 51S6, 67G1, 67G2, 67G3, 67G4, RMBnA, TMBnA, RMBnB, TMBnB, ROKA, RBADA, CBADA, LBOKA, ROKB, RBADB, CBADB, LBOKB, TRIP, T3P1, T3P2, BK1CL, BK2CL 52xCL1, 52xCL2 ( $x = A, B, C$ ).

### COMTRADE Relay Word Bit Behavior

The ERDG setting specifies Relay Word bits to include in event reporting. In COMTRADE files, the relay captures and records the status of all Relay Word bits in the same row of a Relay Word bit specified in the ERDG setting list. Therefore, additional Relay Word bit statuses are captured in a COMTRADE file that are not specified in the ERDG setting list. See *Section 11: Relay Word Bits* for Relay Word bits and their common row with other bits.

## Event Reports

### Report Header and Analog Section of the Event Report

The first portion of an event report is the report header and the analog section. See *Figure 7.9* for the location of items included in a sample analog section of an event report. If you want to view only the analog portion of an event report, use the **EVE A** command.

The report header is the standard SEL-451 header listing the relay identifiers, date, and time. Report headers help you organize report data. Each event report begins with information about the relay and the event. The report lists the RID setting (Relay ID) and the SID setting (Station ID). The FID string identifies the relay model, flash firmware version, and the date code of the firmware. See *Determining the Firmware Version on page A.1* for a description of the FID string. The relay reports a date and time stamp to indicate the internal clock time when the relay triggered the event. The relay reports the firmware checksum as Configured IED Description (CID).

The event report column labels follow the header. The data underneath the analog column labels contain samples of power system voltages and currents in primary kilovolts and primary amperes, respectively. These quantities are instantaneous

values scaled by  $\sqrt{2}/2 = 0.707$  and are described in *Table 7.12*. To obtain phasor rms values, use the methods illustrated in *Figure 9.9* and *Figure 9.10 in the SEL-400 Series Relays Instruction Manual*.

Relay 1										Date: 07/20/2018 Time: 17:14:40.056	Header	
Station A										Serial Number: 0000000000	Firmware ID indicated in bold	
FID=SEL-451-6-Rxxx-VO-Zxxxxxx-Dyyyymmdd										Event Number = 10014	CID=0xxxxx	
Currents (Amps Pri)										Voltages (kV Pri)		
IA	IB	IC	IG	VA	VB	VC	VS1	VS2	V1mem			
[1]												
-312	462	-149	2	-21.4	20.7	-5.8	11.5	0.0	-17.1			
-355	-94	448	-1	0.2	-5.3	20.6	-3.0	0.0	-10.2			
312	-462	149	-2	21.4	-20.7	5.7	-11.5	0.0	17.1			
355	94	-448	1	-0.1	5.3	-20.6	3.0	0.0	10.2			
				.								
				.								
				.								
[5]												
-312	462	-149	1	-21.4	20.7	-5.7	11.5	0.0	-17.1			
-355	-94	448	-1	0.2	-5.3	20.6	-3.0	0.0	-10.2			
312	-462	149	-2	21.4	-20.7	5.7	-11.5	0.0	17.1			
355	94	-448	1	-0.2	5.3	-20.6	3.0	0.0	10.2			
[6]												
-312	462	-149	2	-21.4	20.7	-5.8	11.5	0.0	-17.1			
-355	-94	448	-1	0.2	-5.3	20.6	-3.0	0.0	-10.2			
155	-462	324	17	20.6	-20.7	5.8	-11.5	0.0	17.1			
336	94	-405	25	0.7	5.3	-18.3	3.0	0.0	10.1			
[7]												
702	461	-1268	-105	-16.6	20.7	-6.5	11.4	0.0	-16.7>		Trigger	
-795	-95	866	-24	-4.6	-5.4	14.0	-3.0	0.0	-10.2			
-1399	-460	2033	174	13.4	-20.7	7.2	-11.4	0.0	15.9			
1272	94	-1369	-2	7.7	5.4	-12.2	3.1	0.0	10.5			
[8]												
1396	460	-2030	-174	-13.4	20.7	-7.2	11.4	0.0	-15.0			
-1272	-94	1368	2	-7.7	-5.4	12.2	-3.1	0.0	-10.8			
-1396	-460	2030	174	13.4	-20.7	7.2	-11.4	0.0	14.3			
1272	94	-1368	-2	7.7	5.4	-12.2	3.1	0.0	11.0			
[9]												
1396	460	-2030	-174	-13.4	20.7	-7.2	11.4	0.0	-13.7			
-1272	-94	1369	2	-7.7	-5.4	12.2	-3.1	0.0	-11.2			
-1396	-460	2030	174	13.4	-20.7	7.2	-11.4	0.0	13.3			
1272	94	-1369	-2	7.7	5.4	-12.2	3.1	0.0	11.3			
[10]												
1397	460	-2030	-174	-13.4	20.7	-7.2	11.4	0.0	-12.9*		Largest Current (to Event Summary)	
-1272	-94	1369	2	-7.7	-5.4	12.2	-3.1	0.0	-11.4			
-1397	-459	2031	174	13.4	-20.7	7.2	-11.4	0.0	12.7			
1273	94	-1369	-2	7.7	5.4	-12.2	3.1	0.0	11.5			
[11]												
1397	460	-2031	-174	-13.4	20.7	-7.2	11.4	0.0	-12.5			
-1273	-94	1368	2	-7.7	-5.4	12.2	-3.1	0.0	-11.5			
-1397	-460	2031	174	13.4	-20.7	7.2	-11.4	0.0	12.3			
1272	94	-1368	-2	7.7	5.4	-12.2	3.1	0.0	11.6			
[12]												
1263	419	-1837	-156	-13.5	20.7	-7.2	11.5	0.0	-12.2			
-1156	-137	1319	26	-10.0	-5.3	14.6	-3.0	0.0	-11.7			
-562	-188	818	68	14.4	-21.0	6.5	-11.6	0.0	12.3			
519	90	-635	-25	14.0	5.3	-19.1	3.0	0.0	12.2			
[13]												
-2	0	3	1	-15.3	21.3	-5.9	11.7	0.0	-12.7			
0	0	0	1	-15.8	-5.4	21.1	-3.1	0.0	-12.9			
0	0	-1	-1	15.3	-21.3	5.9	-11.7	0.0	13.3			
0	0	0	0	15.8	5.4	-21.1	3.1	0.0	13.5		Circuit Breaker Open	
[14]												
0	0	1	1	-15.3	21.3	-5.9	11.7	0.0	-13.8			
0	1	0	0	-15.8	-5.4	21.1	-3.1	0.0	-14.0			
0	0	-1	-1	15.3	-21.3	5.9	-11.7	0.0	14.1			
0	0	0	0	15.8	5.4	-21.1	3.1	0.0	14.4			
				.								
				.								
				.								

Figure 7.9 Fixed Analog Section of the Event Report

**Table 7.12 Event Report Metered Analog Quantities**

Quantity	Description
IA	Instantaneous filtered line current, A-Phase
IB	Instantaneous filtered line current, B-Phase
IC	Instantaneous filtered line current, C-Phase
IG	Instantaneous filtered line current, residual (or ground)
VA	Instantaneous filtered A-Phase voltage
VB	Instantaneous filtered B-Phase voltage
VC	Instantaneous filtered C-Phase voltage
VS1	Instantaneous filtered synchronization Source 1 voltage
VS2	Instantaneous filtered synchronization Source 2 voltage
VIMem	Instantaneous memorized positive-sequence polarization voltage

*Figure 7.9* contains selected data from the analog section of a 4-samples/cycle event report for a BCG fault on a 400 kV line with CT ratio := 400/1 and PT ratio := 3636/1. The bracketed numbers at the left of the report (for example, [11]) indicate the cycle number; *Figure 7.9* presents seven cycles of 4-samples per cycle data.

The trigger row includes a > character following immediately after the VIMem column to indicate the trigger point. This is the dividing point between the pre-fault or PRE time and the fault or remainder of the data capture.

The row that the relay uses for the currents in the event summary is the row with the largest current magnitudes; the relay marks this row on the event report with an asterisk (\*) character immediately after the VIMem column. The (\*) takes precedence over the > if both occur on the same row in the analog section of the event report.

## Digital Section of the Event Report

The second portion of an event report is the digital section. Inspect the digital data to evaluate relay element response during an event. See *Figure 7.10* for the locations of items in a sample event report digital section, with factory-default event report settings. If you want to view only the digital portion of an event report, use the **EVE D** command (see *Section 9: ASCII Command Reference* for details). In the digital portion of the event report, the relay indicates deasserted elements with a period (.) and asserted elements with an asterisk (\*) character.

The element and digital information labels are single character columns. Read these columns from top to bottom. The trigger row includes a > character following immediately after the last digital element column to indicate the trigger point. Event reports that are 4-samples/cycle reports show the OR combination of digital elements in the two 8-samples/cycle rows to make the quarter-cycle entry.

The digital report arranges the event report digital settings into 79 column pages. For every 79 columns, the relay generates a new report that follows the previous report. *Figure 7.10* shows the factory-default event report digital section.

The report displays the digital label header for each column in a vertical fashion, aligned on the last character. For example, if the first digital section elements are T3P1, T3P2, #, VPOLV, ZLOAD, LOP, the header appears as in *Figure 7.11*. If the Relay Word bits included in the header were assigned aliases, the alias names appear in the report.

B B 33333 22  
BF BF PPPPP 55

VZ S 66 66 66 55 55 55 BBBKT BBBKT 7SSSS AA 55  
TT PL FR 33333 0 556677 556677 556677 511 511 511 KKK1R KKK2R 9HHHHH 11 22  
33 OOL 33 22222 T 0077PP 0077GG 0077QQ 1SS 1SS 111CI 222CI C00000 BB AA3  
PP LAO 22 QQVGG F PPPP12 GGGG12 QQQQ12 S11 S22 S33 RLCFP RLCFP YTTTT KK AAP  
12 VDP PP FREFR T 1212TT 1212TT 1TR 2TR 3TR SOLT1 SOLT2 301234 12 120

[1]

```
... * * ..... * .. * .. * .. * .. * .. * .. * ..
```

Digital Column Labels (first set)

One Cycle of Data

[5]

```
... * * ..... * .. * .. * .. * .. * .. * .. *
```

[6]

```
... * * ..... * .. * .. * .. * .. * .. * .. *
```

[7]

```
... * .. * .. * .. * .. * .. * .. * .. * .. >
```

Trigger

[8]

```
... * .. * .. * .. * .. * .. * .. * .. *
```

[9]

```
... * .. * .. * .. * .. * .. * .. * .. *
```

[10]

```
... * .. * .. * .. * .. * .. * .. * .. *
```

51SIT Asserts and T3P1 Asserts

[11]

```
... * .. * .. * .. * .. * .. * .. * .. *
```

[12]

```
... * .. * .. * .. * .. * .. * .. * .. *
```

[13]

```
... * .. * .. * .. * .. * .. * .. * .. *
```

Circuit Breaker Open

[14]

```
... * .. * .. * .. * .. * .. * .. * .. *
```

[30]


```
... * .. * .. * .. * .. * .. * .. * .. *
```

[31]

```
... * .. * .. * .. * .. * .. * .. *
```

**Figure 7.10 Digital Section of the Event Report**



**Figure 7.11 Sample Digital Portion of the Event Report****Example 7.1 Reading the Digital Portion of the Event Report**

This example shows how to read the digital event report shown in *Figure 7.10*. The sample digital event report shows several cycles of 4-samples/cycle data for a CA fault that trips the circuit breaker.

In this particular report, the phase time-overcurrent element 51S1T picks up in the third sample of Cycle [10]. The relay asserts the tripping Relay Word bit T3P1 when the time-overcurrent element operates because of programming in the TR (Unconditional Tripping) SELOGIC control equation.

Approximately three cycles later, the digital event report shows that the circuit breaker has tripped. In Cycle [13] Relay Word bit 3PO indicates that the relay has detected an open circuit breaker. Contact status 52AA1 dropout is also visible. The one sample overlap is caused by the 1/4-cycle data in the event report being constructed from the logical OR of adjacent 1/8-cycle event report data rows.

**Event Summary Section of the Event Report**

The third portion of an event report is the summary section. See *Figure 7.12* for the locations of items included in a sample summary section of an event report. If you want to exclude the summary portion from an event report, use the **EVE NSUM** command (see *EVENT* on page 14.32 in the *SEL-400 Series Relays Instruction Manual*).

The information in the summary portion of the event report is the same information in the event summary, except that the report header does not appear immediately before the event information when you view a summary in the event report. See *Event Summary* on page 7.28 for a description of the items in the summary portion of the event report.

Event: CA T	Location: 7.28	Time Source: OTHER	Event Information
Event Number: 10014	Shot 3P: 0	Freq: 60.01 Group: 3	
Targets: TIME A_FAULT C_FAULT			
Breaker 1: OPEN	Trip Time: 17:14:40.113		
Breaker 2: NA			
PreFault:	IA IB IC IG 3I2 VA VB VC V1mem		

**Figure 7.12 Summary Section of the Event Report**

**7.28 | Metering, Monitoring, and Reporting**  
**Reporting**

MAG(A/kV) 472 472 472 2 3 21.395 21.396 21.395 19.886 ANG(DEG) -49.1 -168.9 71.2 -145.7 -90.5 0.0 -166.1 74.0 -31.1	Pre-Fault Data								
<b>Fault:</b>									
MAG(A/kV) 1889 469 2449 174 3458 15.474 21.366 14.114 17.163 ANG(DEG) -138.1 -168.8 33.6 0.2 175.5 -30.3 -165.8 59.1 -41.5	Fault Data								
L C R L C R B B B R B B B R O A A O O A A O K D D K K D D K									
MB:8->1 RMBA TMBA RMBB TMBB A A A A B B B B TRIG 00000000 00000000 00000000 00000000 0 0 0 0 0 0 0 0 TRIP 00000000 00000000 00000000 00000000 0 0 0 0 0 0 0 0									
MIRRORED BITS Channel Status (if MIRRORED BITS is enabled on any port)									

**Figure 7.12 Summary Section of the Event Report (Continued)**

## Event Summary

You can retrieve a summary version of stored event reports as event summaries. These short-form reports present vital information about a triggered event. The relay generates an event in response to power system faults and other trigger events (see *Triggering Data Captures and Event Reports on page 9.7* in the SEL-400 Series Relays Instruction Manual). See *Figure 7.13* for a sample event summary.

Relay 1 Station A	Date: 01/01/2019 Time: 17:14:40.056 Serial Number: 0000000000	Report Header
Event: CA T Event Number: 10014	Location: 7.28 Shot 3P: 0 Time Source: OTHER Freq: 60.01 Group: 3	Event Information
Targets: TIME AFAULT CFAULT Breaker 1: OPEN Trip Time: 17:14:40.113 Breaker 2: NA		Circuit Breaker Status
PreFault: MAG(A/kV) 472 472 472 2 3 21.395 21.396 21.395 19.886 ANG(DEG) -49.1 -168.9 71.2 -145.7 -90.5 0.0 -166.1 74.0 -31.1	Pre-Fault Data	
Fault: MAG(A/kV) 1889 469 2449 174 3458 15.474 21.366 14.114 17.163 ANG(DEG) -138.1 -168.8 33.6 0.2 175.5 -30.3 -165.8 59.1 -41.5	Fault Data	
L C R L C R B B B R B B B R O A A O O A A O K D D K K D D K		MIRRORED BITS Channels Status (if MIRRORED BITS is enabled on any port)
MB:8->1 RMBA TMBA RMBB TMBB A A A A B B B B TRIG 00000000 00000000 00000000 00000000 0 0 0 0 0 0 0 0 TRIP 00000000 00000000 00000000 00000000 0 0 0 0 0 0 0 0		
=>>		

**Figure 7.13 Sample Event Summary Report**

The event summary contains the following information:

- Standard report header
- Relay and terminal identification
- Event date and time
- Event type
- Location of fault (if applicable)
- Time source (PPS, IRIG-B, etc.)
- Event number
- Recloser shot counter at the trigger time
- System frequency
- Active group at trigger time
- Targets
- Circuit breaker trip and close times; and auxiliary contact(s) status

- Pre-fault and fault voltages, currents, and sequence current (from the event report row with the largest current)
- MIRRORED BITS communications channel status (if enabled)

The relay derives the summary target information and circuit breaker trip and close times from the rising edge of relevant Relay Word bits during the event. If no trip or circuit breaker element asserted during the event, the relay uses the last row of the event.

Fault location data can be indeterminate (for example, when there is no fault on the power system). If this is the case, the relay displays “\$\$\$\$.” for the Location entry in the event summary. You will also see the “\$\$\$\$.” display if the fault location enable setting EFLOC is N.

The SEL-451 reports the event type according to the output of the fault location algorithm. *Table 7.13* lists event types in fault reporting priority. Fault event types (AG, BG, and BCG, for example) have reporting priority over indeterminate fault events. For example, you can trigger an event when there is no fault condition on the power system by using the **TRI** command. In this case, when there is no fault, the relay reports the event type as TRIG.

**Table 7.13 Event Types**

Event	Event Trigger
AG, BG, CG, ABC, AB, BC, CA, ABG, BCG, CAG	The relay reports phase involvement. If Relay Word bit TRIP asserts at any time during the event, the relay appends a T to the phase (AG T, for example).
TRIP	The event report includes the rising edge of Relay Word bit TRIP, but phase involvement is indeterminate.
ER	The relay generates the event with elements in the SELOGIC control equation ER, but phase involvement is indeterminate.
TRIG	The relay generates the event in response to the <b>TRI</b> command.

## Event History

The event history gives you a quick look at recent relay activity. The relay labels each new event with a unique number from 10000 to 42767. (At 42767, the top of the numbering range, the relay returns to 10000 for the next event number and then continues to increment.) See *Figure 7.14* for a sample event history.

The event history contains the following:

- Standard report header
  - Relay and terminal identification
  - Date and time of report
- Event number
- Event date and time
- Event type
- Location of fault (if applicable)
- Maximum phase current from summary fault data
- Active group at the trigger instant
- Targets

*Figure 7.14* is a sample event history from a terminal.

Relay 1 Station A		Date: 01/01/2019 Time: 15:20:38.186 Serial Number: 0000000000					
#	DATE	TIME	EVENT	LOCAT	CURR	GRP	TARGETS
10015	02/23/2004	17:42:56.581	TRIG	\$\$\$\$.\$\$\$	1	3	

Figure 7.14 Sample Event History

Fault location data can be indeterminate (for example, when you trigger an event and there is no fault on the power system). If this is the case, the relay displays \$\$\$\$.\$\$\$ for the Location entry in the event history. You will also see the \$\$\$\$.\$\$\$ display if the fault location enable setting EFLOC is N.

The event types in the event history are the same as the event types in the event summary (see *Table 7.13* for event types).

## HIF Event Summaries and Histories

HIF event information is available when the relay supports HIF detection. The relay stores event information in nonvolatile memory, and you can clear the event report memory on a port-by-port basis. Report setting HIFLER determines the length of the stored event report. The relay can store approximately 40 minutes of event report data, corresponding to a single stored event at the maximum HIFLER setting of 40 minutes, or approximately 20 stored events at the minimum HIFLER setting of two minutes. The length of time reserved within the stored event report for the capture of pretrigger (pre-fault) data are fixed to 60 seconds (on a 60 Hz system) regardless of the HIFLER setting value. You can view information about a HIF event in one or more of the following forms:

- HIF event summary
- HIF event history

## HIF Event Summary

You can retrieve a shortened version of stored HIF event oscillography as HIF event summaries. These short-form reports present vital information about a triggered event. See *Figure 7.15* for a sample HIF event summary.

Relay 1 Station A		Date: 01/01/2019 Time: 08:04:16.698 Serial Number: 0000000000
Event: HIF Fault	HIF Phase: B	Time Source: OTHER
Event Number: 10003	Downed Conductor: NO	Freq: 60.03 Group: 1
Breaker 1: CLOSED		
Breaker 2: NA		
Pre-trigger (A):		
IARMS    IBRMS    ICRMS    IGRMS		
312.0    238.0    282.0    60.0		
Post-trigger (A):		
312.0    245.0    281.0    55.0		
Pre-trigger (A):		
ISMA    ISMB    ISMC    ISMG    SDIA    SDIB    SDIC    SDIG		
196.5    100.0    182.0    283.0    236.5    203.5    211.5    164.0		
Post-trigger (A):		
199.5    259.0    191.5    459.5    247.0    217.0    224.0    202.0		

Figure 7.15 Sample HIF Event Summary Report

The event summary contains the following information:

- Standard report header
- Relay and terminal identification
- Event date and time
- Event type
- HIF phase
- Time source (HIRIG, OTHER)
- Event number
- Downed conductor
- System frequency
- Active group at trigger time
- Circuit breaker status
- Pretrigger and post-trigger phase currents, sum of difference currents, and total odd-harmonic content of currents (from the initial trigger point and the first point of the event report)

*Table 7.14* lists event types in fault reporting priority. For example, alarm event types have reporting priority over triggered events. Events may be triggered in one of two ways. The **TRI HIF** command will trigger an event (see *TRIGGER on page 14.72 in the SEL-400 Series Relays Instruction Manual* for complete information on the **TRI** command) locally. Report SELogic setting HIFER allows for triggering an event remotely. This setting can also be programmed in a manner to aid in simultaneous event triggering in multiple relays.

**Table 7.14 HIF Event Types**

Event	Event Trigger
HIF ALARM	Assertion of any one of the following Relay Word bits and if no HIF fault has occurred: HIA1_A, HIA1_B, HIA1_C, HIA2_A, HIA2_B, HIA2_C
HIF FAULT	Assertion of any one of the following Relay Word bits: HIF1_A, HIF1_B, HIF1_C, HIF2_A, HIF2_B, HIF2_C
HIF Ext. TRI	Assertion of HIFER SELOGIC variable
HIF TRI	Execution of the <b>TRI HIF</b> command

*Table 7.15* lists HIF phase involvement conditions. Multiple phases may be listed if more than one phase involvement is detected. If an HIF event occurs (**HIF<sub>x</sub>\_x**), alarmed phases are not listed. When an event report is triggered for any of these conditions, Relay Word bit HIFREC is asserted until the HIF event report finishes collecting data. The relay will not generate additional event reports for triggering conditions that follow the initial triggering condition and are within the same report.

**Table 7.15 HIF Event Phases**

Phase	Conditions
A	Assertion of any one of the following Relay Word bits: HIA1_A, HIA2_A, HIF1_A, HIF2_A
B	Assertion of any one of the following Relay Word bits: HIA1_B, HIA2_B, HIF1_B, HIF2_B
C	Assertion of any one of the following Relay Word bits: HIA1_C, HIA2_C, HIF1_C, HIF2_C

HIRIG is reported in the Time Source field if TSOK is asserted at the time of the event trigger, otherwise OTHER is reported. The event number displayed corresponds to the HIS HIF report number.

When a HIF is caused by a down-conductor, there may be a load current reduction. Depending on the position of the down-conductor and the amount of load dropped, this load reduction event may or may not be detectable back in a substation. The Load Reduction Element is used to detect any load reduction at the time that a HIF is detected. The element is used to report a possible down-conductor event.

*Table 7.16* lists HIF downed-conductor conditions.

If the HIF1\_n or HIF2\_n Relay Word bits have been programmed to alarm the operator, then these alarms can be further secured by logically ANDing the Load Reduction (LRn) Relay Word bits with the HIF Relay Word bits. The drawback of this approach would be in those scenarios that do not lead to enough drop in load current to operate the load reduction logic (and therefore not alarm the operator). This could happen for a HIF on a downstream feeder.

**Table 7.16 HIF Downed Conductor**

Downed Conductor	Conditions
YES	Assertion of any one of the following RWBs: HIA1_A, HIA1_B, HIA1_C, HIA2_A, HIA2_B, HIA2_C, HIF1_A, HIF1_B, HIF1_C, HIF2_A, HIF2_B, HIF2_C, and LRn bit asserts, where n is the same phase as the alarm or fault phase.
NO	When the above is not true.

The system frequency is displayed as measured at the time of trigger to two decimal places. The active settings group at the time of trigger is displayed. The state of the breaker is displayed as determined by the 52nCLx ( $x = 1, 2; n = A, B, C$ ) Relay Word bits. If all 52nCLx bits for a breaker are set, the state is defined as CLOSED, otherwise the breaker is defined as OPEN. NA is used when the second breaker does not exist as determined by settings. Pretrigger currents are obtained from the first sample in the event report, while post-trigger currents are obtained from the initial trigger sample.

## Viewing the HIF Event Summary

Access the HIF event summary from the communications ports and communications cards. View and download history reports from Access Level 1 and higher. You can independently acknowledge a summary (with the **SUM HIF ACK** command) at each communications port so that you and users at other ports (SCADA, Engineering, etc.) can retrieve a complete set of summary reports. To acknowledge and remove a summary, you must first use the **SUM HIF N(EXT)** command to view that summary.

You can use the **SUM HIF** command to retrieve HIF event summaries by date or date range, and by event number. (The relay labels each new event with a unique number as reported in the **HIS HIF** command history report; see *HIF Event Summary on page 7.30*.)

*Table 7.17* lists the **SUM HIF** commands. See *SUMMARY on page 14.61 in the SEL-400 Series Relays Instruction Manual* for complete information on the **SUM** command.

**Table 7.17 SUM HIF Command**

Command	Description
<b>SUM HIF</b>	Return the most recent HIF event summary.
<b>SUM HIF <i>n</i><sup>a</sup></b>	Return an event summary for HIF event <i>n</i> .
<b>SUM HIF ACK</b>	Acknowledge the HIF event summary on the present communications port.
<b>SUM HIF N</b>	View the oldest unacknowledged event summary (N = next).

<sup>a</sup> The parameter *n* indicates event order or serial number (see *Viewing the Event Report on page 9.14* in the SEL-400 Series Relays Instruction Manual).

## CSUMMARY HIF

The relay outputs a Compressed ASCII HIF summary report for SCADA and other automation applications. Issue ASCII command **CSU HIF** to view the Compressed ASCII HIF summary report. A sample of the summary report appears in *Figure 7.16*; this is a comma-delimited ASCII file. The relay appends a four-digit hex checksum at the end of the lines in the Compressed ASCII report.

Items included in the Compressed ASCII summary report are similar to those included in the summary report, although the relay reports the items in a special order. For the purpose of improving products and services, SEL sometimes changes the items and item order.

See *SEL Compressed ASCII Commands on page 15.29* in the *SEL-400 Series Relays Instruction Manual* and *Section 9: ASCII Command Reference* for more information on the Compressed ASCII command set.

"RID", "SID", "FID", "yyyy", "Relay 1", "Station A", "FID=SEL-451-2-Rxxx-V0-Zxxxxxx-Dyyyymmdd", "yyyy	Report Header
"REF_NUM", "MONTH", "DAY", "YEAR", "HOUR", "MIN", "SEC", "MSEC", "USEC", "EVENT", "HIF PHASE", "TIME_SOURCE", "DOWNED CONDUCTOR", "FREQUENCY", "GROUP", "BREAKER1", "BREAKER2", "IARMS_PF", "IBRMS_PF", "ICRMS_PF", "IGRMS_PF", "IARMS", "IBRMS", "ICRMS", "IGRMS", "ISMA_PF", "ISMB_PF", "ISMCF", "ISMG_PF", "SDIA_PF", "SDIB_PF", "SDIC_PF", "SDIG_PF", "ISMA", "ISMB", "ISMC", "ISMG", "SDIA", "SDIB", "SDIC", "SDIG", "yyyy"	Report Labels
xxxx,xx,xx,xxxx,xx,xx,xxxx,xxxx, "EVENT TYPE", "HIF PHASE", "TIME SOURCE", "DOWNED CONDUCTOR" xx.xx,x, "BREAKER1 STATUS", "BREAKER2 STATUS", xxxx,xxxx,xxxx,xxxx,xxxx,xxxx,xxxx,xxxx,xxxx.x, xxx.x, xxxx.x, xxxx.x, xxxx.x, xxxx.x, xxxx.x, xxxx.x, xxxx.x "yyyy"	Report Data

**Figure 7.16 Sample Compressed ASCII HIF Summary**

## HIF Event History

The HIF event history gives you a quick look at recent relay activity. The relay labels each new event with a unique number from 10000 to 42767. (At 42767, the top of the numbering range, the relay returns to 10000 for the next event number and then continues to increment.) See *Figure 7.17* for a sample event history.

The HIF event history contains the following:

- Standard report header
- Relay and terminal identification
- Date and time of report
- Event number
- Event date and time
- Event type
- Downed conductor
- Active group at the trigger instant

Relay 1 Station A				Date: 01/01/2019 Time: 08:00 Serial Number: 0000000000
#	DATE	TIME	EVENT	Downed Conductor GRP
10003	06/10/2007	08:04:16.698	HIF Fault	B NO 1
10002	06/09/2007	07:13:48.734	HIF Fault	B NO 1
10001	06/08/2007	15:07:13.293	HIF Fault	A,B,C NO 1
10000	06/08/2007	14:55:02.457	HIF TRI	NO 1

Figure 7.17 Sample HIF Event History

The event types and downed-conductor status in the event history are determined in the same manner as in the event summary (see *HIF Event Summary on page 7.30*).

## Viewing the HIF Event History

Access the HIF history report from the communications ports and communications cards. View and download HIF history reports from Access Level 1 and higher. You can also clear or reset HIF history data from Access Levels 1 and higher. You can independently clear/reset HIF history data at each communications port so that you and users at other ports (SCADA, Engineering, etc.) can retrieve complete history reports. You can also clear all HIF history data from all ports (with the **HIS HIF CA** and **HIS HIF RA** commands).

Use the **HIS HIF** command from a terminal to obtain the HIF event history. You can view event histories by date or by date range, or you can specify the number of the most recent events that the relay returns. *Table 7.18* lists the **HIS HIF** commands. See *Section 9: ASCII Command Reference* for complete information on the **HIS** command.

Table 7.18 HIS HIF Command

Command	Description
<b>HIS HIF</b>	Return event histories with the oldest at the bottom of the list and the most recent at the top of the list.
<b>HIS HIF k</b>	Return the <i>k</i> most recent event summaries with the oldest at the bottom of the list and the most recent at the top of the list.
<b>HIS HIF date1</b>	Return the event summaries on date <i>date1</i> . <sup>a</sup>
<b>HIS HIF date1 date2</b>	Return the event summaries from <i>date1</i> to <i>date2</i> , with <i>date1</i> at the bottom of the list and <i>date2</i> at the top of the list.
<b>HIS HIF C</b>	Clear all event data on the present port.
<b>HIS HIF R</b>	Clear all event data on the present port.
<b>HIS HIF CA</b>	Clear event data for all ports.
<b>HIS HIF RA</b>	Clear event data for all ports.

<sup>a</sup> Use the same date format as Global setting DATE\_F.

## CHISTORY HIF

The relay outputs a Compressed HIF history report for SCADA and other automation applications. Issue the **CHI HIF** command to view the Compressed HIF history report. A sample of the report appears in *Figure 7.18*; this is a comma-delimited ASCII file. The relay appends a four-digit hex checksum at the end of each history in the Compressed ASCII history report.

Items included in the Compressed HIF history report are similar to those included in the HIF history report, although the relay reports the items in a special order. For the purpose of improving products and services, SEL sometimes changes the items and item order.

See *SEL Compressed ASCII Commands on page 15.29 in the SEL-400 Series Relays Instruction Manual* and *Section 9: ASCII Command Reference* in this manual for more information on the Compressed ASCII command set.

```
"RID", "SID", "FID", "03e2"  
"Relay 1", "Station A", "FID=SEL-451-2-Rxxx-VO-Zxxxxxx-Dyyyymmdd", "0f90"  
"REC_NUM", "REF_NUM", "MONTH", "DAY", "YEAR", "HOUR", "MIN", "SEC", "MSEC", "USEC", "EVENT", "  
    Downed Conductor", "FREQ", "1BD1"  
1,10000,5,14,2007,15,49,4,272,400,"HIF TRI ", "NO", 60.00, "0B16"  
1,10003,6,10,2007,8,4,16,698,400,"HIF Fault ", "NO", 60.00, "0B46"  
2,10002,6,9,2007,7,13,48,734,400,"HIF Fault ", "NO", 60.00, "0B4C"  
3,10001,6,8,2007,15,7,13,293,400,"HIF Fault ", "NO", 60.00, "0B4B"  
4,10000,6,8,2007,14,55,2,457,400,"HIF TRI ", "NO", 60.00, "0B17"
```

**Figure 7.18 Sample Compressed HIF History Report**

**This page intentionally left blank**

---

---

## S E C T I O N   8

---

# Settings

*Section 12: Settings in the SEL-400 Series Relays Instruction Manual* describes common platform settings. This section contains tables of relay settings for the SEL-451.

### ⚠️ WARNING

Isolate the relay trip circuits while changing settings. When changing settings for multiple classes, it is possible to be in an intermediate state that will cause an unexpected trip.

The relay hides some settings based upon other settings. If you set an enable setting to OFF, for example, the relay hides all settings associated with that enable setting. This section does not fully explain the rules for hiding settings; these rules are discussed in the applications sections of the instruction manual where appropriate.

The settings prompts in this section are similar to the ASCII terminal and Grid Configurator prompts. The prompts in this section are unabbreviated and show all possible setting options.

For information on using settings in protection and automation, see the examples in *Section 6: Protection Application Examples*. This section contains information on the following settings classes.

- *Alias Settings on page 8.1*
- *Automation Freeform SELOGIC Control Equations on page 8.35*
- *Breaker Monitor Settings on page 8.9*
- *DNP3 Settings on page 8.39*
- *Front-Panel Settings on page 8.36*
- *Global Settings on page 8.2*
- *Group Settings on page 8.12*
- *Output Settings on page 8.35*
- *Port Settings on page 8.39*
- *Protection Freeform SELOGIC Control Equations on page 8.34*
- *Report Settings on page 8.39*
- *Notes Settings on page 8.42*

## Alias Settings

---

See *Section 12: Settings in the SEL-400 Series Relays Instruction Manual* for a complete description of alias settings. *Table 8.1* lists the default alias settings for the SEL-451.

**Table 8.1 Default Alias Settings (Sheet 1 of 2)**

Label	Default
EN	RLY_EN
TLED_1	INST
TLED_2	TIME

**Table 8.1 Default Alias Settings (Sheet 2 of 2)**

<b>Label</b>	<b>Default</b>
TLED_3	COMM
TLED_4	SOTF
TLED_5	NEG_SEQ
TLED_6	79_RST
TLED_7	79_CYC
TLED_8	79_LO
TLED_9	A_FAULT
TLED_10	B_FAULT
TLED_11	C_FAULT
TLED_12	GND
TLED_13	LOPTN
TLED_14	VAY_ON
TLED_15	VBY_ON
TLED_16	VCY_ON
TLED_17	VAZ_ON
TLED_18	VBZ_ON
TLED_19	VCZ_ON
TLED_20	BK1FAIL
TLED_21	BK1WEAR
TLED_22	EXTTRIP
TLED_23	51PICUP
TLED_24	IRIGCLK

## Global Settings

---

**Table 8.2 Global Settings Categories (Sheet 1 of 2)**

<b>Settings</b>	<b>Reference</b>
General Global Settings	<i>Table 8.3</i>
Global Enables	<i>Table 8.4</i>
Station DC1 Monitor (and Station DC2 Monitor)	<i>Table 8.5</i>
Control Inputs (Global)	<i>Table 8.6</i>
Interface Board #1 Control Inputs	<i>Table 8.7</i>
Interface Board #n Control Inputs	<i>Table 8.8</i>
Settings Group Selection	<i>Table 8.9</i>
Frequency Estimation	<i>Table 8.10</i>
Time-Error Calculation	<i>Table 8.11</i>
Current and Voltage Source Selection	<i>Table 8.12</i>
Synchronized Phasor Measurement	<i>Table 8.13–Table 8.17</i>
Time and Date Management	<i>Table 8.18</i>
Data Reset Control	<i>Table 8.19</i>

**Table 8.2 Global Settings Categories (Sheet 2 of 2)**

Settings	Reference
Access Control	<i>Table 8.20</i>
DNP	<i>Table 8.21</i>
Open Phase Logic	<i>Table 8.22</i>
SV and TiDL Application Settings	<i>Table 8.23</i>

**Table 8.3 General Global Settings**

Setting	Prompt	Default
SID	Station Identifier (40 characters)	Station A
RID	Relay Identifier (40 characters)	Relay 1
CONAM	Company Name (5 characters)	abcde
NUMBK	Number of Breakers in Scheme (1, 2)	1
BID1	Breaker 1 Identifier (40 characters)	Breaker 1
BID2	Breaker 2 Identifier (40 characters)	Breaker 2
NFREQ	Nominal System Frequency (50, 60 Hz)	60
PHROT	System Phase Rotation (ABC, ACB)	ABC
FAULT	Fault Condition Equation (SELOGIC Equation)	51S1 OR 51S2 OR 50P1

**Table 8.4 Global Enables**

Setting	Prompt	Default
EDCMON	Station DC Battery Monitor (N, 1, 2)	N
EICIS	Independent Control Input Settings (Y, N)	N
EDRSTC	Data Reset Control (Y, N)	N
EGADVS	Advanced Global Settings (Y, N)	N
EPMU	Synchronized Phasor Measurement (Y, N)	N
EINVPOL <sup>a</sup>	Enable Invert Polarity (OFF or combo of terminals) <sup>b</sup>	N

<sup>a</sup> Cannot set from front-panel HMI.

<sup>b</sup> Use any combination of Terminals V, Z, W, or X and A-, B-, and C-Phases. Example setting: WA,WB,X inverts polarity on CT A- and B-Phases of Terminal W and all phases for Terminal X.

*Table 8.5* settings are available when Global enable setting EDCMON := 1 or 2. These settings are hidden when EDCMON := N.

**Table 8.5 Station DC1 Monitor (and Station DC2 Monitor<sup>a</sup>)**

Setting	Prompt	Default
DC1LFP	Low Level Fail Pickup (OFF, 15–300 Vdc)	100
DC1LWP	Low Level Warn Pickup (OFF, 15–300 Vdc)	127
DC1HWP	High Level Warn Pickup (OFF, 15–300 Vdc)	137
DC1HFP	High Level Fail Pickup (OFF, 15–300 Vdc)	142
DC1RP	Peak-to-Peak AC Ripple Pickup (1–300 Vac)	9
DC1GF	Ground Detection Factor (1.00–2.00)	1.05

<sup>a</sup> Replace 1 with 2 in the setting label for DC2 Monitor settings.

**NOTE:** INT2 and INT4 I/O interface boards have optoisolated contact inputs.

**NOTE:** The 300, 400, and 500 level inputs are virtual inputs that are only available to the TiDL relay and are mapped from connected SEL-TMUs according to your configured TiDL topology.

Table 8.6 settings are available when Global enable setting EICIS := N.

**Table 8.6 Control Inputs (Global)**

Setting	Prompt	Default	Increment
GINP <sup>a</sup>	Input Pickup Level (16 - 250 VDC)	85 <sup>b</sup>	1
GINDF <sup>a</sup>	Input Dropout Level (10-100% of pickup level)	80 <sup>c</sup>	1
INaXXD <sup>d, e</sup>	Int Board #a Debounce Time (0.0000–5 cyc <sup>d</sup> )	0.1250	0.0001

<sup>a</sup> Hidden if EICIS = Y.

<sup>b</sup> Change default to 16 (if I/O Board Position B has 24 V inputs), 34 (if I/O Board Position B has 48 V inputs), 78 (if I/O Board Position B has 110 V inputs), 89 (if I/O Board Position B has 125 V inputs), 156 (if I/O Board Position B has 220 V inputs), or 178 (if I/O Board Position B has 250 V inputs).

<sup>c</sup> Setting value must satisfy GINDF • (GINP / 100) > 15

<sup>d</sup> If the interface board has more than eight input contacts, the upper range is 1 cycle. The interface boards that map to 300, 400, or 500 level inputs in the TiDL relay are virtual input boards and are assumed to have 24 inputs per level.

<sup>e</sup> a = 1, 2, 3, or 4. Interface boards 2, 3, and 4 are virtual and map to 300, 400, and 500 level I/O, respectively.

Table 8.7 settings are available for Interface Board #1 when Global enable setting EICIS := Y.

**Table 8.7 Interface Board #1 Control Inputs**

Setting	Prompt	Default	Increment
IN201PU	Input IN201 Pickup Delay (0.0000–5 cyc <sup>a</sup> )	0.1250 <sup>b</sup>	0.0001
IN201DO	Input IN201 Dropout Delay (0.0000–5 cyc <sup>a</sup> )	0.1250 <sup>b</sup>	0.0001
•	•	•	•
•	•	•	•
•	•	•	•
IN2mmPU <sup>c</sup>	Input IN2mm Pickup Delay (0.0000–5 cyc <sup>a</sup> )	0.1250 <sup>b</sup>	0.0001
IN2mmDO <sup>c</sup>	Input IN2mm Dropout Delay (0.0000–5 cyc <sup>a</sup> )	0.1250 <sup>b</sup>	0.0001

<sup>a</sup> If the interface board has more than eight input contacts, the upper range is 1 cycle.

<sup>b</sup> Set at Global setting IN2XXD when EICIS := N.

<sup>c</sup> mm is the number of available input contacts on the interface board.

**NOTE:** The settings listed in Table 8.8 are only in TiDL relays that map inputs from the SEL-TMUs when EICIS := Y.

**Table 8.8 Interface Board #n<sup>a</sup> Control Inputs**

Setting <sup>b, c</sup>	Prompt	Default	Increment
INammP	Input INamm Pickup Level (16–250 Vdc)	85 <sup>d</sup>	
INammPU	Input INamm Pickup Delay (0.0000 - 1 cyc)	0.1250	0.0001
INammDO	Input INamm Dropout Delay (0.0000 - 1 cyc)	0.1250	0.0001

<sup>a</sup> n = 2, 3, or 4 (Interface Board #2 relates to 300 level mapped inputs, Interface Board #3 relates to 400 level mapped inputs, and Interface Board #4 relates to 500 level mapped inputs)

<sup>b</sup> a = 3, 4, or 5 to indicate 300, 400, or 500 level mapped inputs; mm = 01-24, indicates mapped input within the a input level

<sup>c</sup> Hidden and forced to default if EICIS = N.

<sup>d</sup> Change default to 16 (if I/O Board Position B has 24 V inputs), 34 (if I/O Board Position B has 48 V inputs), 78 (if I/O Board Position B has 110 V inputs), 89 (if I/O Board Position B has 125 V inputs), 156 (if I/O Board Position B has 220 V inputs), or 178 (if I/O Board Position B has 250 V inputs).

**Table 8.9 Settings Group Selection**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>
SS1	Select Setting Group 1 (SELOGIC Equation)	PB4 AND NOT SG1
SS2	Select Setting Group 2 (SELOGIC Equation)	PB4 AND SG1
SS3	Select Setting Group 3 (SELOGIC Equation)	0
SS4	Select Setting Group 4 (SELOGIC Equation)	0
SS5	Select Setting Group 5 (SELOGIC Equation)	0
SS6	Select Setting Group 6 (SELOGIC Equation)	0
TGR	Group Change Delay (0–54000 cycles)	180

Table 8.10 settings are available when Global enable setting EGADVS := Y.

**Table 8.10 Frequency Estimation**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>
EAFSRC	Alternate Frequency Source (SELOGIC Equation)	NA
VF01	Local Frequency Source 1 (ZERO, VAY, VBY, VCY, VAZ, VBZ, VCZ)	VAY
VF02	Local Frequency Source 2 (ZERO, VAY, VBY, VCY, VAZ, VBZ, VCZ)	VBY
VF03	Local Frequency Source 3 (ZERO, VAY, VBY, VCY, VAZ, VBZ, VCZ)	VCY
VF11	Alternate Frequency Source 1 (ZERO, VAY, VBY, VCY, VAZ, VBZ, VCZ)	ZERO
VF12	Alternate Frequency Source 2 (ZERO, VAY, VBY, VCY, VAZ, VBZ, VCZ)	ZERO
VF13	Alternate Frequency Source 3 (ZERO, VAY, VBY, VCY, VAZ, VBZ, VCZ)	ZERO

**Table 8.11 Time-Error Calculation**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>
STALLTE	Stall Time-Error Calculation (SELOGIC Equation)	NA
LOADTE	Load TECORR Factor (SELOGIC Equation)	NA

See *Current and Voltage Source Selection* on page 5.3 for more information on Table 8.12 settings.

**Table 8.12 Current and Voltage Source Selection**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>
ESS	Current and Voltage Source Selection (Y, N, 1, 2, 3, 4)	N
LINEI	Line Current Source (IW, COMB)	IW
ALINEI	Alternate Line Current Source (IX, NA)	NA
ALTI	Alternate Current Source (SELOGIC Equation)	NA
BK1I	Breaker 1 Current Source (IW, IX, NA)	IW
BK2I	Breaker 2 Current Source (IX, COMB, NA)	NA
IPOL	Polarizing Current (IAX, IBX, ICX, NA)	NA
ALINEV	Alternate Line Voltage Source (VZ, NA)	NA
ALTV	Alternate Voltage Source (SELOGIC Equation)	NA

Table 8.13 settings are available when Global enable setting EPMU := Y.

**Table 8.13 Synchronized Phasor Configuration Settings**

Setting	Prompt	Default
MFRMT	Message Format (C37.118, FM)	C37.118
MRATE <sup>a</sup>	Messages per Second (1, 2, 4, 5, 10, 12, 15, 20, 30, 60) <sup>b</sup>	2
PMAPP	PMU Application (F, N, 1) <sup>c</sup>	N
PMLEGCY	Synchrophasor Legacy Settings (Y, N)	N
NUMPHDC <sup>a, d</sup>	Number of Data Configurations (1–5)	1
PMSTN $q$ <sup>a, e</sup>	Station Name (16 characters)	STATION A
PMID $q$ <sup>a, e</sup>	PMU Hardware ID (1–65534)	1
PHVOLT <sup>f</sup>	Include Voltage Terminal (Combo. of Y, Z)	Y
PHDATAV <sup>f</sup>	Phasor Data Set, Voltages (V1, PH, ALL, NA)	V1
PHCURR <sup>f</sup>	Include Current Terminal (Combo. of W, X, S)	W
PHDATAI <sup>f</sup>	Phasor Data Set, Currents (I1, PH, ALL, NA)	NA

<sup>a</sup> Only available if MFRMT = C37.118.

<sup>b</sup> If NFREQ = 50, then the range is 1, 2, 5, 10, 25, 50.

<sup>c</sup> Option 1 is only available if MRATE = 60.

<sup>d</sup> Only available if PMLEGCY = N.

<sup>e</sup>  $q$  = 1–5 (determined by NUMPHDC). If PMLEGCY = Y, these two settings become PMSTN and PMID.

<sup>f</sup> Only available if PMLEGCY = Y.

#### Phasors Included in the Data q Terminal Name, Relay Word Bit, Alternative Terminal Name

When configuring IEEE C37.118 synchrophasors, not in legacy mode, specify the terminal for synchrophasor measurement and transmission in the synchrophasor data stream  $q$ .

This is a freeform setting category for enabling the terminals for synchrophasor measurement and transmission. This freeform setting has three arguments. Specify the terminal name (any one of W, X, S, Y, or Z) for the first argument. Specify any Relay Word bit for the second argument. Specify the alternative terminal name (any one of W, X, S, Y, or Z) for the third argument.

The second and third arguments are optional unless switching between terminals is required. Whenever the Relay Word bit in the second argument is asserted, the terminal synchrophasor data are replaced by the alternative terminal data.

**Table 8.14 Phasors Included in the Data**

Setting <sup>a</sup>	Prompt	Default
PHDV $q$	Phasor Data Set, Voltages (V1, PH, ALL)	V1
PHDI $q$	Phasor Data Set, Currents (I1, PH, ALL)	ALL
PHNR $q$	Phasor Num. Representation (I = Integer, F = Float)	I
PHFMT $q$	Phasor Format (R = Rectangular, P = Polar)	R
FNR $q$	Freq. Num. Representation (I = Integer, F = Float)	I

<sup>a</sup>  $q$  = 1–5 (determined by NUMPHDC).

### **Phasor Aliases in Data Configuration q**

#### **Phasor Name, Alias**

This is a freeform setting category with two arguments. Specify the phasor name and an optional 16-character alias to be included in the synchrophasor data stream  $q$ . See *Table 10.21* and *Table 10.22* for a list of phasor names that the PMU supports. The PMU can be configured for as many as 20 unique phasors for each PMU configuration.

### **Synchrophasor Analog Quantities in Data Configuration q (Maximum 16 Analog Quantities)**

#### **Analog Quantity Name or Alias**

This is a freeform setting category with one argument. Specify the analog quantity name or its alias to be included in the synchrophasor data stream  $q$ . See *Section 12: Analog Quantities* for a list of analog quantities that the PMU supports. You can configure the PMU for as many as 16 unique analog quantities for each data configuration  $q$ . The analog quantities are floating-point values, so each analog quantity you include with the PMU will take four bytes.

Setting	Prompt	Default
NUMANA $q^a$	Number of Analog Quantities (0–16)	0

<sup>a</sup>  $q = 1\text{--}5$  (determined by NUMPHDC).

### **Synchrophasor Digitals in Data Configuration q (Maximum 64 Digitals)**

#### **Relay Word Bit Name or Alias**

This is a freeform setting category with one argument. Specify the Relay Word bit name or its alias you want to include in the synchrophasor data stream  $q$ . See *Section 11: Relay Word Bits* for a list of Relay Word bits that the PMU supports. You can configure the PMU for as many as 64 unique digitals for each data configuration  $q$ .

Setting	Prompt	Default
NUMDSW $q^a$	Number of 16-bit Digital Status Words (0, 1, 2, 3, 4)	1

<sup>a</sup>  $q = 1\text{--}5$  (determined by NUMPHDC).

**Table 8.15 Synchronized Phasor Configuration Settings Part 2**

Setting	Prompt	Default	Increment
TREA[4]	Trigger Reason Bit [4] (SELOGIC Equation)	NA	
PMTRIG	Trigger (SELOGIC Equation)	NA	
PMTEST	PMU in Test Mode (SELOGIC Equation)	NA	
V $k$ COMP <sup>a</sup>	Comp. Angle Terminal $k$ ( $-179.99^\circ$ to $180^\circ$ )	0.00	0.01
InCOMP <sup>b</sup>	Comp. Angle Terminal $n$ ( $-179.99^\circ$ to $180^\circ$ )	0.00	0.01
PMFRQST	PMU Primary Frequency Source Terminal (Y, Z)	Y	
PMFRQA	PMU Frequency Application (F, S)	S	
PHCOMP	Freq. Based Phasor Compensation (Y, N)	Y	

<sup>a</sup>  $k = Y$  and  $Z$ .

<sup>b</sup>  $n = W, X, S$ .

**Table 8.16 Synchronized Phasor Recorder Settings**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>
EPMDR	Enable PMU Data Recording (Y, N)	N
SPMDR	Select Data Configuration for PMU Recording (1–5; determined by NUMPHDC)	1
PMLER	Length of PMU Triggered Data (2–120 s)	30
PMPRE	Length of PMU Pre-Triggered Data (1–20 s)	5

**Table 8.17 Synchronized Phasor Real-Time Control Settings**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>
RTCRATE	Remote Messages per Second (1, 2, 5, 10, or 50 when NFREQ := 50) (1, 2, 4, 5, 10, 12, 15, 20, 30, or 60 when NFREQ := 60)	2
MRTCDLY	Maximum RTC Synchrophasor Packet Delay (20–1000 ms)	500

**Table 8.18 Time and Date Management**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>
DATE_F	Date Format (MDY, YMD, DMY)	MDY
IRIGC <sup>a</sup>	IRIG-B Control Bits Definition (None, C37.118)	None
UTCOFF <sup>b</sup>	Offset From UTC to Local Time (-15.5 to 15.5)	-8
BEG_DST <sup>c</sup>	Begin DST (hh, n, d, mm, or OFF)	"2, 2, 1, 3"
END_DST	End DST (hh, n, d, mm)	"2, 1, 1, 11"

<sup>a</sup> When EPMU = Y and MFRMT = C37.118, IRIGC is forced to C37.118.<sup>b</sup> All data, reports, and commands from the relay are stored and displayed in local time, referenced to an internal UTC master clock. Use the UTCOFF setting to specify the time offset from UTC time reference with respect to the relay location. (The only data still displayed in UTC time are streaming synchrophasor and IEC 61850 data.)<sup>c</sup> The BEG\_DST (and END\_DST) daylight-saving time setting consists of four fields or OFF:  
hh = local time hour (0–23); defines when daylight-saving time begins.  
n = the week of the month when daylight-saving time begins (1–3, L); occurs in either the 1st, 2nd, 3rd, or last week of the month.  
d = day of week (1–7); Sunday is the first day of the week.  
mm = month (1–12).  
OFF = hides the daylight-saving time settings.

Table 8.19 settings are available when Global enable setting EDRSTC := Y. Assertion of these SELOGIC equations cause the described item to be reset. These would typically be assigned to remote bits for remote control or push buttons for direct front-panel control.

**Table 8.19 Data Reset Control (Sheet 1 of 2)**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>
RST_DEM	Reset Demand Metering (SELOGIC Equation)	NA
RST_PDM	Reset Peak Demand Metering (SELOGIC Equation)	NA
RST_ENE	Reset Energy Metering (SELOGIC Equation)	NA
RSTMML	Reset Maximum/Minimum Line (SELOGIC Equation)	NA
RSTMMB1	Reset Maximum/Minimum Breaker 1 (SELOGIC Equation)	NA
RSTMMB2	Reset Maximum/Minimum Breaker 2 (SELOGIC Equation)	NA
RST_BK1	Reset Monitoring Breaker 1 (SELOGIC Equation)	NA
RST_BK2	Reset Monitoring Breaker 2 (SELOGIC Equation)	NA
RST_BAT	Reset Battery Monitoring (SELOGIC Equation)	NA

**Table 8.19 Data Reset Control (Sheet 2 of 2)**

Setting	Prompt	Default
RST_79C	Reset Recloser Shot Count Accumulators (SELOGIC Equation)	NA
RSTTRGT	Target Reset (SELOGIC Equation)	NA
RSTFLOC	Reset Fault Locator (SELOGIC Equation)	NA
RSTDNPE	Reset DNP Fault Summary Data (SELOGIC Equation)	TRGTR
RST_HAL	Reset Warning Alarm Pulsing (SELOGIC Equation)	NA

**Table 8.20 Access Control**

Setting	Prompt	Default
EACC	Enable ACC access level (SELOGIC Equation)	1
E2AC	Enable ACC–2AC access levels (SELOGIC Equation)	1

**Table 8.21 DNP**

Setting	Prompt	Default
EVELOCK	Event Summary Lock Period (0–1000 s)	0
DNPSRC	DNP Session Time Base (LOCAL, UTC)	UTC

Table 8.22 settings are available when Global enabled advanced setting EGADVS := Y and only for unique system configurations. Changing the OPHDO setting impacts the filtered current level that declares an open phase, which has impacts throughout the protection logic. SEL recommends leaving the setting at the default value.

**Table 8.22 Open Phase Logic**

Setting	Prompt	Default
OPHDO <sup>a</sup>	Line Open Phase Threshold (0.01–5 A, sec)	0.05

<sup>a</sup> Range and default are for a 5 A relay. For a 1 A relay, divide the range and default by 5.

**Table 8.23 SV and TiDL Application Settings**

Setting	Prompt	Default
SVBLK	SV Subscriber Relay: Blocking Condition for SV Applications (SELOGIC Equation) TiDL Relay: Blocking Condition for TiDL Applications (SELogic Equation)	VLBK OR ILBK
SVFZDO	SV Subscriber Relay: SV Application Freeze Dropout Time (OFF, 0.000–99999 cyc) TiDL Relay: Application Freeze Dropout Time (OFF, 0.000–99999 cyc)	OFF

## Breaker Monitor Settings

**Table 8.24 Breaker Monitor Settings Categories (Sheet 1 of 2)**

Settings	Reference
Enables	<i>Table 8.25</i>
Breaker 1 Inputs	<i>Table 8.26</i>

**NOTE:** If you want to enable the circuit breaker monitor on Circuit Breaker 2, confirm that the relay is set for two-circuit breaker operation; Global setting NUMBK must be 2. Once you have set NUMBK := 2, you can set the Circuit Breaker 2 monitor settings, including EB2MON.

**Table 8.24 Breaker Monitor Settings Categories (Sheet 2 of 2)**

Settings	Reference
Breaker 2 Inputs	Table 8.27
Breaker 1 Monitor (and Breaker 2 Monitor)	Table 8.28
Breaker 1 Contact Wear (and Breaker 2 Contact Wear)	Table 8.29
Breaker 1 Electrical Operating Time (and Breaker 2 Electrical Operating Time)	Table 8.30
Breaker 1 Mechanical Operating Time (and Breaker 2 Mechanical Operating Time)	Table 8.31
Breaker 1 Inactivity Time Elapsed (and Breaker 2 Inactivity Time Elapsed)	Table 8.32
Breaker 1 Motor Running Time (Breaker 2 Motor Running Time)	Table 8.33
Breaker 1 Current Interrupted (Breaker 2 Current Interrupted)	Table 8.34

Table 8.25 EB1MON setting is available when Global setting NUMBK := 1 or 2. EB2MON setting is available when Global setting NUMBK := 2.

**Table 8.25 Enables**

Setting	Prompt	Default
EB1MON	Breaker 1 Monitoring (Y, N)	N
EB2MON	Breaker 2 Monitoring (Y, N)	N

**Table 8.26 Breaker 1 Inputs**

Setting	Prompt	Default
52AA1	Normally Open Contact Input—BK1 (SELOGIC Equation)	IN201

Table 8.27 52AA2 setting is available if Global setting NUMBK := 2.

**Table 8.27 Breaker 2 Inputs**

Setting	Prompt	Default
52AA2	Normally Open Contact Input—BK2 (SELOGIC Equation)	NA

Table 8.28 through Table 8.34 settings are available when Breaker Monitor setting EB1MON := Y or EB2MON := Y.

**Table 8.28 Breaker 1 Monitor (and Breaker 2 Monitor)<sup>a</sup>**

Setting	Prompt	Default
BM1TRPA	Breaker Monitor Trip—BK1 (SELOGIC Equation)	T3P1
BM1CLSA	Breaker Monitor Close—BK1 (SELOGIC Equation)	BK1CL

<sup>a</sup> Replace 1 with 2 in the setting label, prompt, and default value for Breaker 2 settings.

**Table 8.29 Breaker 1 Contact Wear (and Breaker 2 Contact Wear)<sup>a</sup> (Sheet 1 of 2)**

Setting	Prompt	Default
B1COSP1	Close/Open Set Point 1—BK1 (0–65000 operations)	1000
B1COSP2	Close/Open Set Point 2—BK1 (0–65000 operations)	100
B1COSP3	Close/Open Set Point 3—BK1 (0–65000 operations)	10
B1KASP1	kA Interrupted Set Point 1—BK1 (1.0–999 kA)	20.0
B1KASP2	kA Interrupted Set Point 2—BK1 (1.0–999 kA)	60.0

**Table 8.29 Breaker 1 Contact Wear (and Breaker 2 Contact Wear)<sup>a</sup> (Sheet 2 of 2)**

Setting	Prompt	Default
B1KASP3	kA Interrupted Set Point 3—BK1 (1.0–999 kA)	100.0
B1BCWAT	Contact Wear Alarm Threshold—BK1 (0–100%)	90

<sup>a</sup> Replace 1 with 2 in the setting label and prompt for Breaker 2 settings.**Table 8.30 Breaker 1 Electrical Operating Time (and Breaker 2 Electrical Operating Time)<sup>a</sup>**

Setting	Prompt	Default
B1ESTRT	Electrical Slow Trip Alarm Threshold—BK1 (1–999 ms)	50
B1ESCLT	Electrical Slow Close Alarm Threshold—BK1 (1–999 ms)	120

<sup>a</sup> Replace 1 with 2 in the setting label and prompt for Breaker 2 settings.**Table 8.31 Breaker 1 Mechanical Operating Time (and Breaker 2 Mechanical Operating Time)<sup>a</sup>**

Setting	Prompt	Default
B1MSTRT	Mechanical Slow Trip Alarm Threshold—BK1 (1–999 ms)	50
B1MSCLT	Mechanical Slow Close Alarm Threshold—BK1 (1–999 ms)	120

<sup>a</sup> Replace 1 with 2 in the setting label and prompt for Breaker 2 settings.**Table 8.32 Breaker 1 Inactivity Time Elapsed (and Breaker 2 Inactivity Time Elapsed)<sup>a</sup>**

Setting	Prompt	Default
B1ITAT	Inactivity Time Alarm Threshold—BK1 (N, 1–9999 days)	365

<sup>a</sup> Replace 1 with 2 in the setting label and prompt for Breaker 2 settings.**Table 8.33 Breaker 1 Motor Running Time (and Breaker 2 Motor Running Time)<sup>a</sup>**

Setting	Prompt	Default
B1MRTIN	Motor Run Time Contact Input—BK1 (SELOGIC Equation)	NA
B1MRTAT	Motor Run Time Alarm Threshold—BK1 (1–9999 seconds)	25

<sup>a</sup> Replace 1 with 2 in the setting label and prompt for Breaker 2 settings.**Table 8.34 Breaker 1 Current Interrupted (and Breaker 2 Current Interrupted)<sup>a</sup>**

Setting	Prompt	Default
B1KAIAT	kA Interrupt Capacity Alarm Threshold—BK1 (N, 1–100%)	90
B1MKAI	Maximum kA Interrupt Rating—BK1 (1–999 kA)	50

<sup>a</sup> Replace 1 with 2 in the setting label and prompt for Breaker 2 settings.

# Group Settings

---

**Table 8.35 Group Settings Categories (Sheet 1 of 2)**

Settings	Reference
Line Configuration	<i>Table 8.36</i>
Relay Configuration	<i>Table 8.37</i>
Switch-Onto-Fault Scheme	<i>Table 8.38</i>
Load Encroachment	<i>Table 8.39</i>
Over Power Elements	<i>Table 8.40</i>
Under Power Elements	<i>Table 8.41</i>
Phase Instantaneous Overcurrent Pickup	<i>Table 8.42</i>
Phase Definite-Time Overcurrent Time Delay	<i>Table 8.43</i>
Phase Instantaneous Definite-Time Overcurrent Torque Control	<i>Table 8.44</i>
Residual-Ground Instantaneous Overcurrent Pickup	<i>Table 8.45</i>
Residual-Ground Definite-Time Overcurrent Time Delay	<i>Table 8.46</i>
Residual-Ground Instantaneous Definite-Time Overcurrent Torque Control	<i>Table 8.47</i>
Negative-Sequence Instantaneous Overcurrent Pickup	<i>Table 8.48</i>
Negative-Sequence Definite-Time Overcurrent Time Delay	<i>Table 8.49</i>
Negative-Sequence Instantaneous Definite-Time Overcurrent Torque Control	<i>Table 8.50</i>
Selectable Operating Quantity Inverse-Time Overcurrent Element 1	<i>Table 8.51</i>
Selectable Operating Quantity Inverse-Time Overcurrent Element 2	<i>Table 8.52</i>
Selectable Operating Quantity Inverse-Time Overcurrent Element 3	<i>Table 8.53</i>
Selectable Operating Quantity Inverse-Time Overcurrent Element 4	<i>Table 8.54</i>
Selectable Operating Quantity Inverse-Time Overcurrent Element 5	<i>Table 8.55</i>
Selectable Operating Quantity Inverse-Time Overcurrent Element 6	<i>Table 8.56</i>
Undervoltage (27) Element 1	<i>Table 8.57</i>
Undervoltage (27) Element 2	<i>Table 8.58</i>
Undervoltage (27) Element 3	<i>Table 8.59</i>
Undervoltage (27) Element 4	<i>Table 8.60</i>
Undervoltage (27) Element 5	<i>Table 8.61</i>
Undervoltage (27) Element 6	<i>Table 8.62</i>
Oversupply (59) Element 1	<i>Table 8.63</i>
Oversupply (59) Element 2	<i>Table 8.64</i>
Oversupply (59) Element 3	<i>Table 8.65</i>
Oversupply (59) Element 4	<i>Table 8.66</i>
Oversupply (59) Element 5	<i>Table 8.67</i>
Oversupply (59) Element 6	<i>Table 8.68</i>
Frequency (81) Elements	<i>Table 8.69</i>
Level Direction	<i>Table 8.70</i>
Directional Control Element	<i>Table 8.71</i>
IEC Thermal (49) Elements 1–3	<i>Table 8.72</i>
Thermal Ambient Compensation	<i>Table 8.73</i>
Transformer Inrush and Overexcitation Detection	<i>Table 8.74</i>

**Table 8.35 Group Settings Categories (Sheet 2 of 2)**

<b>Settings</b>	<b>Reference</b>
Pole Open Detection	<i>Table 8.75</i>
POTT Trip Scheme	<i>Table 8.76</i>
DCUB Trip Scheme	<i>Table 8.77</i>
DCB Trip Scheme	<i>Table 8.78</i>
Breaker 1 Failure Logic (and Breaker 2 Failure Logic)	<i>Table 8.79</i>
Synchronism-Check Element Reference	<i>Table 8.80</i>
Breaker 1 Synchronism Check	<i>Table 8.81</i>
Breaker 2 Synchronism Check	<i>Table 8.82</i>
Recloser and Manual Closing	<i>Table 8.83</i>
Three-Pole Reclose Settings	<i>Table 8.84</i>
Voltage Elements	<i>Table 8.85</i>
Loss of Potential	<i>Table 8.86</i>
Demand Metering	<i>Table 8.87</i>
Trip Logic	<i>Table 8.88</i>
High-Impedance Fault (HIF) Detection	<i>Table 8.89</i>
50G High-Z (HIZ) Fault Detection	<i>Table 8.90</i>

**Table 8.36 Line Configuration**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>		<b>Increment</b>
		<b>5 A</b>	<b>1 A</b>	
CTRW	Current Transformer Ratio—Input W (1–15000)	120	120	1
CTRX	Current Transformer Ratio—Input X (1–15000)	120	120	1
PTRY	Potential Transformer Ratio—Input Y (1.0–10000)	180.0	180.0	0.1
VNOMY	PT Nominal Voltage (L-L)—Input Y (60–300 V secondary)	115	115	1
PTRZ	Potential Transformer Ratio—Input Z (1.0–10000)	180.0	180.0	0.1
VNOMZ	PT Nominal Voltage (L-L)—Input Z (60–300 V secondary)	115	115	1
Z1MAG	Positive-Sequence Line Impedance Magnitude (0.05–255 Ω secondary) 5 A (0.25–1275 Ω secondary) 1 A	2.14	10.70	0.01
Z1ANG	Positive-Sequence Line Impedance Angle (5.00–90 degrees)	68.86	68.86	0.01
Z0MAG	Zero-Sequence Line Impedance Magnitude (0.05–255 Ω secondary) 5 A (0.25–1275 Ω secondary) 1 A	6.38	31.90	0.01
Z0ANG	Zero-Sequence Line Impedance Angle (5.00–90 degrees)	72.47	72.47	0.01
EFLOC	Fault Location (Y, N)	Y	Y	
LL	Line Length (0.10–999)	4.84	4.84	0.01

**Table 8.37 Relay Configuration**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>
ESOTF	Switch-On-Fault (Y, N)	Y
ELOAD	Load Encroachment (Y, N)	N
E50P	Phase Instantaneous Definite-Time Overcurrent Elements (N, 1–4)	1
E50G	Residual Ground Instantaneous Definite-Time Overcurrent Elements (N, 1–4)	N
E50Q	Negative-Sequence Instantaneous Definite-Time Overcurrent Elements (N, 1–4)	N
E51S	Selectable Operating Quantity Inverse Time Overcurrent Element (N, 1–6)	2
E59	Enable Overvoltage Elements (N, 1–6)	N
E27	Enable Undervoltage Elements (N, 1–6)	N
E81	Enable Frequency Elements (N, 1–6)	N
E32P	Enable Over/Under Power Elements (N, 1–4)	N
E32	Directional Control (Y, AUTO, AUTO2, N)	N
ETHRIEC	Enable IEC Thermal Element (N, 1–3)	N
ECOMM	Communications-Assisted Tripping (N, DCB, POTT, DCUB1, DCUB2)	N
EBFL1	Breaker 1 Failure Logic (N, Y, Y1)	N
EBFL2	Breaker 2 Failure Logic (N, Y, Y1)	N
E25BK1	Synchronism Check for Breaker 1 (N, Y, Y1, Y2)	N
E25BK2	Synchronism Check for Breaker 2 (N, Y, Y1, Y2)	N
E79	Reclosing (Y, Y1, N)	Y
EMANCL	Manual Closing (Y, N)	Y
ELOP	Loss-of-Potential (Y, Y1, N)	Y
EDEM	Demand Metering (N, THM, ROL)	THM
EHIF	Enable High Impedance Fault Detection (Y, N, T)	N
EXFMRHB	Enable XFMR Inrush Detection Element (Y, N)	N
EADVS	Advanced Settings (Y, N)	N
VMEMC	Memory Voltage Control (SELOGIC Equation)	0

Table 8.38 settings are available if Group setting ESOTF := Y.

**Table 8.38 Switch-On-Fault Scheme**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>	<b>Increment</b>
EVRST	Switch-On-Fault Voltage Reset (Y, N)	Y	
VRSTPU	Switch-On-Fault Reset Voltage (0.60–1.00)	0.8	0.01
52AEND	52A Pole Open Time Delay (OFF, 0.000–16000 cycles)	10.000	0.125
CLOEND	CLSMON or Single Pole Open Delay (OFF, 0.000–16000 cycles)	OFF	0.125
SOTFD	Switch-On-Fault Enable Duration (0.500–16000 cycles)	10.000	0.125
CLSMON	Close Signal Monitor (SELOGIC Equation)	NA	

*Table 8.39* settings are available if Group setting ELOAD := Y.

**Table 8.39 Load Encroachment**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>		<b>Increment</b>
		<b>5 A</b>	<b>1 A</b>	
ZLF	Forward Load Impedance (0.05–64 Ω secondary) 5 A (0.25–320 Ω secondary) 1 A	9.22	46.10	0.01
ZLR	Reverse Load Impedance (0.05–64 Ω secondary) 5 A (0.25–320 Ω secondary) 1 A	9.22	46.10	0.01
PLAF	Forward Load Positive Angle (-90 to +90 degrees)	30.0	30.0	0.1
NLAF	Forward Load Negative Angle (-90 to +90 degrees)	-30.0	-30.0	0.1
PLAR	Reverse Load Positive Angle (+90 to +270 degrees)	150.0	150.0	0.1
NLAR	Reverse Load Negative Angle (+90 to +270 degrees)	210.0	210.0	0.1

The number of over- and underpower elements available in *Table 8.40* and *Table 8.41* is dependent on Group setting E32P. When E32P := N, settings in *Table 8.40* and *Table 8.41* are not available.

**Table 8.40 Over Power Elements**

<b>Setting</b>	<b>Prompt</b>	<b>Category/Range</b>	<b>Default</b>
32OPO01	Over Power Op. Qty. Elem 01	OFF, 3PLF, 3QLF	OFF
32OPO02	Over Power Op. Qty. Elem 02	OFF, 3PLF, 3QLF	OFF
32OPO03	Over Power Op. Qty. Elem 03	OFF, 3PLF, 3QLF	OFF
32OPO04	Over Power Op. Qty. Elem 04	OFF, 3PLF, 3QLF	OFF
32OPP01 <sup>a</sup>	Over Power PU Elel 01 (-20000 to 20000 VA, sec)	-20000 to -5, 5 to 20000 VA, sec	2000.00
32OPP02 <sup>a</sup>	Over Power PU Elel 02 (-20000 to 20000 VA, sec)	-20000 to -5, 5 to 20000 VA, sec	2000.00
32OPP03 <sup>a</sup>	Over Power PU Elel 03 (-20000 to 20000 VA, sec)	-20000 to -5, 5 to 20000 VA, sec	2000.00
32OPP04 <sup>a</sup>	Over Power PU Elel 04 (-20000 to 20000 VA, sec)	-20000 to -5, 5 to 20000 VA, sec	2000.00
32OPD01	Over Power Delay Elel 01 (0.00–16000 cyc)	0.00–16000 cycles	10.00
32OPD02	Over Power Delay Elel 02 (0.00–16000 cyc)	0.00–16000 cycles	10.00
32OPD03	Over Power Delay Elel 03 (0.00–16000 cyc)	0.00–16000 cycles	10.00
32OPD04	Over Power Delay Elel 04 (0.00–16000 cyc)	0.00–16000 cycles	10.00
E32OP01	Enable Over Power Elel 01 (SELOGIC Eqn)	SV	NA
E32OP02	Enable Over Power Elel 02 (SELOGIC Eqn)	SV	NA
E32OP03	Enable Over Power Elel 03 (SELOGIC Eqn)	SV	NA
E32OP04	Enable Over Power Elel 04 (SELOGIC Eqn)	SV	NA

<sup>a</sup> Range and default are for a 5 A relay. For a 1 A relay, divide the range and default by 5.

**Table 8.41 Under Power Elements (Sheet 1 of 2)**

<b>Setting</b>	<b>Prompt</b>	<b>Category/Range</b>	<b>Default</b>
32UPO01	Under Power Op. Qty. Elel 01	OFF, 3PLF, 3QLF	OFF
32UPO02	Under Power Op. Qty. Elel 02	OFF, 3PLF, 3QLF	OFF
32UPO03	Under Power Op. Qty. Elel 03	OFF, 3PLF, 3QLF	OFF
32UPO04	Under Power Op. Qty. Elel 04	OFF, 3PLF, 3QLF	OFF

**Table 8.41 Under Power Elements (Sheet 2 of 2)**

<b>Setting</b>	<b>Prompt</b>	<b>Category/Range</b>	<b>Default</b>
32UPP01 <sup>a</sup>	Under Power PU Elel 01 (-20000 to 20000 VA, sec)	-20000 to -5, 5 to 20000 VA, sec	5.00
32UPP02 <sup>a</sup>	Under Power PU Elel 02 (-20000 to 20000 VA, sec)	-20000 to -5, 5 to 20000 VA, sec	5.00
32UPP03 <sup>a</sup>	Under Power PU Elel 03 (-20000 to 20000 VA, sec)	-20000 to -5, 5 to 20000 VA, sec	5.00
32UPP04 <sup>a</sup>	Under Power PU Elel 04 (-20000 to 20000 VA, sec)	-20000 to -5, 5 to 20000 VA, sec	5.00
32UPD01	Under Power Delay Elel 01 (0.00–16000 cyc)	0.00–16000 cycles	10.00
32UPD02	Under Power Delay Elel 02 (0.00–16000 cyc)	0.00–16000 cycles	10.00
32UPD03	Under Power Delay Elel 03 (0.00–16000 cyc)	0.00–16000 cycles	10.00
32UPD04	Under Power Delay Elel 04 (0.00–16000 cyc)	0.00–16000 cycles	10.00
E32UP01	Enable Under Power Elel 01 (SELOGIC Eqn)	SV	NOT SVBLK
E32UP02	Enable Under Power Elel 02 (SELOGIC Eqn)	SV	NOT SVBLK
E32UP03	Enable Under Power Elel 03 (SELOGIC Eqn)	SV	NOT SVBLK
E32UP04	Enable Under Power Elel 04 (SELOGIC Eqn)	SV	NOT SVBLK

<sup>a</sup> Range and default are for a 5 A relay. For a 1 A relay, divide the range and default by 5.

The number of pickup settings in *Table 8.42* is dependent on Group setting E50P := 1–4. When E50P := N, settings in *Table 8.42* through *Table 8.44* are not available.

**Table 8.42 Phase Instantaneous Overcurrent Pickup**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>		<b>Increment</b>
		<b>5 A</b>	<b>1 A</b>	
50P1P	Level 1 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	15.00	3.00	0.01
50P2P	Level 2 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01
50P3P	Level 3 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01
50P4P	Level 4 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01

Settings shown in *Table 8.43* and *Table 8.44* are available for any 50PnP settings that are shown in *Table 8.42*.

**Table 8.43 Phase Definite-Time Overcurrent Time Delay**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>	<b>Increment</b>
67P1D	Level 1 Time Delay (0.000–16000 cycles)	0.000	0.125
67P2D	Level 2 Time Delay (0.000–16000 cycles)	0.000	0.125
67P3D	Level 3 Time Delay (0.000–16000 cycles)	0.000	0.125
67P4D	Level 4 Time Delay (0.000–16000 cycles)	0.000	0.125

**Table 8.44 Phase Instantaneous Definite-Time Overcurrent Torque Control<sup>a</sup>**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>
67P1TC	Level 1 Torque Control (SELOGIC Equation)	1
67P2TC	Level 2 Torque Control (SELOGIC Equation)	1
67P3TC	Level 3 Torque Control (SELOGIC Equation)	1
67P4TC	Level 4 Torque Control (SELOGIC Equation)	1

<sup>a</sup> These settings cannot be set to NA or to logical 0.

The number of pickup settings in *Table 8.45* is dependent on Group setting E50G := 1–4. When E50G := N, settings in *Table 8.45*–*Table 8.47* are not available.

**Table 8.45 Residual-Ground Instantaneous Overcurrent Pickup**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>		<b>Increment</b>
		<b>5 A</b>	<b>1 A</b>	
50G1P	Level 1 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01
50G2P	Level 2 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01
50G3P	Level 3 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01
50G4P	Level 4 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01

Settings shown in *Table 8.46* and *Table 8.47* are available for any 50GnP settings that are shown in *Table 8.45*.

**Table 8.46 Residual-Ground Definite-Time Overcurrent Time Delay**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>	<b>Increment</b>
67G1D	Level 1 Time Delay (0.000–16000 cycles)	0.000	0.125
67G2D	Level 2 Time Delay (0.000–16000 cycles)	0.000	0.125
67G3D	Level 3 Time Delay (0.000–16000 cycles)	0.000	0.125
67G4D	Level 4 Time Delay (0.000–16000 cycles)	0.000	0.125

**Table 8.47 Residual-Ground Instantaneous Definite-Time Overcurrent Torque Control<sup>a</sup>**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>
67G1TC	Level 1 Torque Control (SELOGIC Equation)	NOT ILBK
67G2TC	Level 2 Torque Control (SELOGIC Equation)	NOT ILBK
67G3TC	Level 3 Torque Control (SELOGIC Equation)	NOT ILBK
67G4TC	Level 4 Torque Control (SELOGIC Equation)	NOT ILBK

<sup>a</sup> These settings cannot be set to NA or to logical 0.

The number of pickup settings in *Table 8.48* is dependent on Group setting E50Q := 1–4. When E50Q := N, settings in *Table 8.48–Table 8.50* are not available.

**Table 8.48 Negative-Sequence Instantaneous Overcurrent Pickup**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>		<b>Increment</b>
		<b>5 A</b>	<b>1 A</b>	
50Q1P	Level 1 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01
50Q2P	Level 2 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01
50Q3P	Level 3 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01
50Q4P	Level 4 Pickup (OFF, 0.25–100 A secondary) 5 A (OFF, 0.05–20 A secondary) 1 A	OFF	OFF	0.01

Settings shown in *Table 8.49* and *Table 8.50* are available for any 50QnP settings that are shown in *Table 8.48*.

**Table 8.49 Negative-Sequence Definite-Time Overcurrent Time Delay**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>	<b>Increment</b>
67Q1D	Level 1 Time Delay (0.000–16000 cycles)	0.000	0.125
67Q2D	Level 2 Time Delay (0.000–16000 cycles)	0.000	0.125
67Q3D	Level 3 Time Delay (0.000–16000 cycles)	0.000	0.125
67Q4D	Level 4 Time Delay (0.000–16000 cycles)	0.000	0.125

**Table 8.50 Negative-Sequence Instantaneous Definite-Time Overcurrent Torque Control<sup>a</sup>**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>
67Q1TC	Level 1 Torque Control (SELOGIC Equation)	NOT ILBK
67Q2TC	Level 2 Torque Control (SELOGIC Equation)	NOT ILBK
67Q3TC	Level 3 Torque Control (SELOGIC Equation)	NOT ILBK
67Q4TC	Level 4 Torque Control (SELOGIC Equation)	NOT ILBK

<sup>a</sup> These settings cannot be set to NA or to logical 0.

Table 8.51 settings are available if Group relay configuration setting E51S := 1–6.

**Table 8.51 Selectable Operating Quantity Inverse-Time Overcurrent Element 1**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>		<b>Increment</b>
		<b>5 A</b>	<b>1 A</b>	
51S1O	51S1 Operating Quantity (IA <sub>n</sub> , IB <sub>n</sub> , IC <sub>n</sub> , IMAX <sub>n</sub> , IA <sub>n</sub> R, IB <sub>n</sub> R, IC <sub>n</sub> R, IMAX <sub>n</sub> R, I <sub>1L</sub> , 3I <sub>2L</sub> , 3I <sub>0n</sub> ) <sup>a</sup>	IMAXL	IMAXL	
51S1P	51S1 Overcurrent Pickup (0.25–16 A secondary) 5 A (0.05–3.2 A secondary) 1 A	5.00	1.00	
51S1C	51S1 Inverse Time Overcurrent Curve (U1–U5) US (C1–C5) IEC	U3	U3	0.01
51S1TD	51S1 Inverse Time Overcurrent Time Dial (0.50–15.00) US (0.05–1.00) IEC	1.00	1.00	0.01
51S1RS	51S1 Inverse Time Overcurrent Electromagnetic Reset (Y, N)	N	N	
51S1TC <sup>b</sup>	51S1 Torque Control (SELOGIC Equation)	1	1	

<sup>a</sup> n = L for line, 1 for BK1, and 2 for BK2. R suffix selects rms quantities. For more information on rms, refer to RMS in the Glossary in the SEL-400 Series Relays Instruction Manual.

<sup>b</sup> This setting cannot be set to NA or to logical 0.

Table 8.52 settings are available if Group setting E51S := 2–6.

**Table 8.52 Selectable Operating Quantity Inverse-Time Overcurrent Element 2**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>		<b>Increment</b>
		<b>5 A</b>	<b>1 A</b>	
51S2O	51S2 Operating Quantity (IA <sub>n</sub> , IB <sub>n</sub> , IC <sub>n</sub> , IMAX <sub>n</sub> , IA <sub>n</sub> R, IB <sub>n</sub> R, IC <sub>n</sub> R, IMAX <sub>n</sub> R, I <sub>1L</sub> , 3I <sub>2L</sub> , 3I <sub>0n</sub> ) <sup>a</sup>	3I0L	3I0L	
51S2P	51S2 Overcurrent Pickup (0.25–16 A secondary) 5 A (0.05–3.2 A secondary) 1 A	1.50	0.30	
51S2C	51S2 Inverse Time Overcurrent Curve (U1–U5) US (C1–C5) IEC	U3	U3	0.01
51S2TD	51S2 Inverse Time Overcurrent Time Dial (0.50–15.00) US (0.05–1.00) IEC	1.00	1.00	0.01
51S2RS	51S2 Inverse Time Overcurrent Electromagnetic Reset (Y, N)	N	N	
51S2TC <sup>b</sup>	51S2 Torque Control (SELOGIC Equation)	PLT01 AND NOT ILBK # GROUND ENABLED	PLT01 AND NOT ILBK # GROUND ENABLED	

<sup>a</sup> n = L for line, 1 for BK1, and 2 for BK2. R suffix selects rms quantities. For more information on rms, refer to RMS in the Glossary in the SEL-400 Series Relays Instruction Manual.

<sup>b</sup> This setting cannot be set to NA or to logical 0.

Table 8.53 settings are available if Group setting E51S := 3–6.

**Table 8.53 Selectable Operating Quantity Inverse-Time Overcurrent Element 3**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>		<b>Increment</b>
		<b>5 A</b>	<b>1 A</b>	
51S3O	51S3 Operating Quantity (IA <sub>n</sub> , IB <sub>n</sub> , IC <sub>n</sub> , IMAX <sub>n</sub> , IA <sub>n</sub> R, IB <sub>n</sub> R, IC <sub>n</sub> R, IMAX <sub>n</sub> R, I <sub>1L</sub> , 3I <sub>2L</sub> , 3I <sub>0n</sub> ) <sup>a</sup>	IMAXL	IMAXL	
51S3P	51S3 Overcurrent Pickup (0.25–16 A secondary) 5 A (0.05–3.2 A secondary) 1 A	5.00	1.00	
51S3C	51S3 Inverse Time Overcurrent Curve (U1–U5) US (C1–C5) IEC	U3	U3	0.01
51S3TD	51S3 Inverse Time Overcurrent Time Dial (0.50–15.00) US (0.05–1.00) IEC	1.00	1.00	0.01
51S3RS	51S3 Inverse Time Overcurrent Electromagnetic Reset (Y, N)	N	N	
51S3TC <sup>b</sup>	51S3 Torque Control (SELOGIC Equation)	1	1	

<sup>a</sup> n = L for line, 1 for BK 1, and 2 for BK 2. R suffix selects rms quantities. For more information on rms, refer to RMS in the Glossary in the SEL-400 Series Relays Instruction Manual.

<sup>b</sup> This setting cannot be set to NA or to logical 0.

Table 8.54 settings are available if Group setting E51S := 4–6.

**Table 8.54 Selectable Operating Quantity Inverse-Time Overcurrent Element 4**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>		<b>Increment</b>
		<b>5 A</b>	<b>1 A</b>	
51S4O	51S4 Operating Quantity (IA <sub>n</sub> , IB <sub>n</sub> , IC <sub>n</sub> , IMAX <sub>n</sub> , IA <sub>n</sub> R, IB <sub>n</sub> R, IC <sub>n</sub> R, IMAX <sub>n</sub> R, I <sub>1L</sub> , 3I <sub>2L</sub> , 3I <sub>0n</sub> ) <sup>a</sup>	IMAXL	IMAXL	
51S4P	51S4 Overcurrent Pickup (0.25–16 A secondary) 5 A (0.05–3.2 A secondary) 1 A	5.00	1.00	
51S4C	51S4 Inverse Time Overcurrent Curve (U1–U5) US (C1–C5) IEC	U3	U3	0.01
51S4TD	51S4 Inverse Time Overcurrent Time Dial (0.50–15.00) US (0.05–1.00) IEC	1.00	1.00	0.01
51S4RS	51S4 Inverse Time Overcurrent Electromagnetic Reset (Y, N)	N	N	
51S4TC <sup>b</sup>	51S4 Torque Control (SELOGIC Equation)	1	1	

<sup>a</sup> n = L for line, 1 for BK 1, and 2 for BK 2. R suffix selects rms quantities. For more information on rms, refer to RMS in the Glossary in the SEL-400 Series Relays Instruction Manual.

<sup>b</sup> This setting cannot be set to NA or to logical 0.

Table 8.55 settings are available if Group setting E51S := 5 or 6.

**Table 8.55 Selectable Operating Quantity Inverse-Time Overcurrent Element 5**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>		<b>Increment</b>
		<b>5 A</b>	<b>1 A</b>	
51S5O	51S5 Operating Quantity (IA <sub>n</sub> , IB <sub>n</sub> , IC <sub>n</sub> , IMAX <sub>n</sub> , IA <sub>n</sub> R, IB <sub>n</sub> R, IC <sub>n</sub> R, IMAX <sub>n</sub> R, I1L, 3I2L, 3I0n) <sup>a</sup>	IMAXL	IMAXL	
51S5P	51S5 Overcurrent Pickup (0.25–16 A secondary) 5 A (0.05–3.2 A secondary) 1 A	5.00	1.00	
51S5C	51S5 Inverse Time Overcurrent Curve (U1–U5) US (C1–C5) IEC	U3	U3	0.01
51S5TD	51S5 Inverse Time Overcurrent Time Dial (0.50–15.00) US (0.05–1.00) IEC	1.00	1.00	0.01
51S5RS	51S5 Inverse Time Overcurrent Electromagnetic Reset (Y, N)	N	N	
51S5TC <sup>b</sup>	51S5 Torque Control (SELOGIC Equation)	1	1	

<sup>a</sup> n = L for line, 1 for BK 1, and 2 for BK 2. R suffix selects rms quantities. For more information on rms, refer to RMS in the Glossary in the SEL-400 Series Relays Instruction Manual.

<sup>b</sup> This setting cannot be set to NA or to logical 0.

Table 8.56 settings are available if Group setting E51S := 6.

**Table 8.56 Selectable Operating Quantity Inverse-Time Overcurrent Element 6**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>		<b>Increment</b>
		<b>5 A</b>	<b>1 A</b>	
51S6O	51S6 Operating Quantity (IA <sub>n</sub> , IB <sub>n</sub> , IC <sub>n</sub> , IMAX <sub>n</sub> , IA <sub>n</sub> R, IB <sub>n</sub> R, IC <sub>n</sub> R, IMAX <sub>n</sub> R, I1L, 3I2L, 3I0n) <sup>a</sup>	IMAXL	IMAXL	
51S6P	51S6 Overcurrent Pickup (0.25–16 A secondary) 5 A (0.05–3.2 A secondary) 1 A	5.00	1.00	
51S6C	51S6 Inverse Time Overcurrent Curve (U1–U5) US (C1–C5) IEC	U3	U3	0.01
51S6TD	51S6 Inverse Time Overcurrent Time Dial (0.50–15.00) US (0.05–1.00) IEC	1.00	1.00	0.01
51S6RS	51S6 Inverse Time Overcurrent Electromagnetic Reset (Y, N)	N	N	
51S6TC <sup>b</sup>	51S6 Torque Control (SELOGIC Equation)	1	1	

<sup>a</sup> n = L for line, 1 for BK 1, and 2 for BK 2. R suffix selects rms quantities. For more information on rms, refer to RMS in the Glossary in the SEL-400 Series Relays Instruction Manual.

<sup>b</sup> This setting cannot be set to NA or to logical 0.

Table 8.57 settings are available if E27 is in range 1–6.

**Table 8.57 Undervoltage (27) Element 1**

Setting	Prompt	Default	Increment
27O1	U/V Element 1 Operating Quantity	V1FIM	
27P1P1	U/V Element 1 Level 1 PU (2.00–300) <sup>a</sup>	20	0.01
27TC1	U/V Element 1 Torque Control (SELOGIC Eqn.)	NOT VLBK	
27P1D1	U/V Element 1 Level 1 Delay (0.00–16000 cyc)	10	0.25
27P1P2	U/V Element 1 Level 2 PU (2.00–300) <sup>a</sup>	15	0.01

<sup>a</sup> The range for the pickup changes to 4.00–520 if the operating quantity is a phase-to-phase voltage.

Table 8.58 settings are available if E27 is in range 2–6.

**Table 8.58 Undervoltage (27) Element 2**

Setting	Prompt	Default	Increment
27O2	U/V Element 2 Operating Quantity	V1FIM	
27P2P1	U/V Element 2 Level 1 PU (2.00–300) <sup>a</sup>	20	0.01
27TC2	U/V Element 2 Torque Control (SELOGIC Eqn.)	NOT VLBK	
27P2D1	U/V Element 2 Level 1 Delay (0.00–16000 cyc)	10	0.25
27P2P2	U/V Element 2 Level 2 PU (2.00–300) <sup>a</sup>	15	0.01

<sup>a</sup> The range for the pickup changes to 4.00–520 if the operating quantity is a phase-to-phase voltage.

Table 8.59 settings are available if E27 is in range 3–6.

**Table 8.59 Undervoltage (27) Element 3**

Setting	Prompt	Default	Increment
27O3	U/V Element 3 Operating Quantity	V1FIM	
27P3P1	U/V Element 3 Level 1 PU (2.00–300) <sup>a</sup>	20	0.01
27TC3	U/V Element 3 Torque Control (SELOGIC Eqn.)	NOT VLBK	
27P3D1	U/V Element 3 Level 1 Delay (0.00–16000 cyc)	10	0.25
27P3P2	U/V Element 3 Level 2 PU (2.00–300) <sup>a</sup>	15	0.01

<sup>a</sup> The range for the pickup changes to 4.00–520 if the operating quantity is a phase-to-phase voltage.

Table 8.60 settings are available if E27 is in range 4–6.

**Table 8.60 Undervoltage (27) Element 4**

Setting	Prompt	Default	Increment
27O4	U/V Element 4 Operating Quantity	V1FIM	
27P4P1	U/V Element 4 Level 1 PU (2.00–300) <sup>a</sup>	20	0.01
27TC4	U/V Element 4 Torque Control (SELOGIC Eqn.)	NOT VLBK	
27P4D1	U/V Element 4 Level 1 Delay (0.00–16000 cyc)	10	0.25
27P4P2	U/V Element 4 Level 2 PU (2.00–300) <sup>a</sup>	15	0.01

<sup>a</sup> The range for the pickup changes to 4.00–520 if the operating quantity is a phase-to-phase voltage.

Table 8.61 settings are available if E27 := 5 or 6.

**Table 8.61 Undervoltage (27) Element 5**

Setting	Prompt	Default	Increment
27O5	U/V Element 5 Operating Quantity	V1FIM	
27P5P1	U/V Element 5 Level 1 PU (2.00–300) <sup>a</sup>	20	0.01
27TC5	U/V Element 5 Torque Control (SELOGIC Eqn.)	NOT VLBK	
27P5D1	U/V Element 5 Level 1 Delay (0.00–16000 cyc)	10	0.25
27P5P2	U/V Element 5 Level 2 PU (2.00–300) <sup>a</sup>	15	0.01

<sup>a</sup> The range for the pickup changes to 4.00–520 if the operating quantity is a phase-to-phase voltage.

Table 8.62 settings are available if E27 := 6.

**Table 8.62 Undervoltage (27) Element 6**

Setting	Prompt	Default	Increment
27O6	U/V Element 6 Operating Quantity	V1FIM	
27P6P1	U/V Element 6 Level 1 PU (2.00–300) <sup>a</sup>	20	0.01
27TC6	U/V Element 6 Torque Control (SELOGIC Eqn.)	NOT VLBK	
27P6D1	U/V Element 6 Level 1 Delay (0.00–16000 cyc)	10	0.25
27P6P2	U/V Element 6 Level 2 PU (2.00–300) <sup>a</sup>	15	0.01

<sup>a</sup> The range for the pickup changes to 4.00–520 if the operating quantity is a phase-to-phase voltage.

Table 8.63 settings are available if E59 is in range 1–6.

**Table 8.63 Overvoltage (59) Element 1**

Setting	Prompt	Default	Increment
59O1	O/V Element 1 Operating Quantity	V1FIM	
59P1P1	O/V Element 1 Level 1 PU (2.00–300) <sup>a</sup>	76	0.01
59TC1	O/V Element 1 Torque Control (SELOGIC Eqn.)	1	
59P1D1	O/V Element 1 Level 1 Delay (0.00–16000 cyc)	10	0.25
59P1P2	O/V Element 1 Level 2 PU (2.00–300) <sup>a</sup>	80	0.01

<sup>a</sup> The range for the pickup changes to 4.00–520 if the operating quantity is a phase-to-phase voltage.

Table 8.64 settings are available if E59 is in range 2–6.

**Table 8.64 Overvoltage (59) Element 2**

Setting	Prompt	Default	Increment
59O2	O/V Element 2 Operating Quantity	V1FIM	
59P2P1	O/V Element 2 Level 1 PU (2.00–300) <sup>a</sup>	76	0.01
59TC2	O/V Element 2 Torque Control (SELOGIC Eqn.)	1	
59P2D1	O/V Element 2 Level 1 Delay (0.00–16000 cyc)	10	0.25
59P2P2	O/V Element 2 Level 2 PU (2.00–300) <sup>a</sup>	80	0.01

<sup>a</sup> The range for the pickup changes to 4.00–520 if the operating quantity is a phase-to-phase voltage.

Table 8.65 settings are available if E59 is in range 3–6.

**Table 8.65 Overvoltage (59) Element 3**

Setting	Prompt	Default	Increment
59O3	O/V Element 3 Operating Quantity	V1FIM	
59P3P1	O/V Element 3 Level 1 PU (2.00–300) <sup>a</sup>	76	0.01
59TC3	O/V Element 3 Torque Control (SELOGIC Eqn.)	1	
59P3D1	O/V Element 3 Level 1 Delay (0.00–16000 cyc)	10	0.25
59P3P2	O/V Element 3 Level 2 PU (2.00–300) <sup>a</sup>	80	0.01

<sup>a</sup> The range for the pickup changes to 4.00–520 if the operating quantity is a phase-to-phase voltage.

Table 8.66 settings are available if E59 is in range 4–6.

**Table 8.66 Overvoltage (59) Element 4**

Setting	Prompt	Default	Increment
59O4	O/V Element 4 Operating Quantity	V1FIM	
59P4P1	O/V Element 4 Level 1 PU (2.00–300) <sup>a</sup>	76	0.01
59TC4	O/V Element 4 Torque Control (SELOGIC Eqn.)	1	
59P4D1	O/V Element 4 Level 1 Delay (0.00–16000 cyc)	10	0.25
59P4P2	O/V Element 4 Level 2 PU (2.00–300) <sup>a</sup>	80	0.01

<sup>a</sup> The range for the pickup changes to 4.00–520 if the operating quantity is a phase-to-phase voltage.

Table 8.67 settings are available if E59 := 5 or 6.

**Table 8.67 Overvoltage (59) Element 5**

Setting	Prompt	Default	Increment
59O5	O/V Element 5 Operating Quantity	V1FIM	
59P5P1	O/V Element 5 Level 1 PU (2.00–300) <sup>a</sup>	76	0.01
59TC5	O/V Element 5 Torque Control (SELOGIC Eqn.)	1	
59P1D1	O/V Element 5 Level 1 Delay (0.00–16000 cyc)	10	0.25
59P5P2	O/V Element 5 Level 2 PU (2.00–300) <sup>a</sup>	80	0.01

<sup>a</sup> The range for the pickup changes to 4.00–520 if the operating quantity is a phase-to-phase voltage.

Table 8.68 settings are available if E59 := 6.

**Table 8.68 Overvoltage (59) Element 6**

Setting	Prompt	Default	Increment
59O6	O/V Element 6 Operating Quantity	V1FIM	
59P6P1	O/V Element 6 Level 1 PU (2.00–300) <sup>a</sup>	76	0.01
59TC6	O/V Element 6 Torque Control (SELOGIC Eqn.)	1	
59P6D1	O/V Element 6 Level 1 Delay (0.00–16000 cyc)	10	0.25
59P6P2	O/V Element 6 Level 2 PU (2.00–300) <sup>a</sup>	80	0.01

<sup>a</sup> The range for the pickup changes to 4.00–520 if the operating quantity is a phase-to-phase voltage.

*Table 8.69* settings are available if E81 is not N.

**Table 8.69 Frequency (81) Elements**

Setting	Prompt	Default	Increment
81UVSP	81 Element Under Voltage Super (20.000–200 V, sec)	56	0.01
81D1P	Level 1 Pickup (40.01–69.99 Hz)	61	0.01
81D1D	Level 1 Time Delay (0.04–400 seconds)	2	0.01
81D2P <sup>a</sup>	Level 2 Pickup (40.01–69.99 Hz)	61	0.01
81D2D <sup>a</sup>	Level 2 Time Delay (0.04–400 seconds)	2	0.01
81D3P <sup>a</sup>	Level 3 Pickup (40.01–69.99 Hz)	61	0.01
81D3D <sup>a</sup>	Level 3 Time Delay (0.04–400 seconds)	2	0.01
81D4P <sup>a</sup>	Level 4 Pickup (40.01–69.99 Hz)	61	0.01
81D4D <sup>a</sup>	Level 4 Time Delay (0.04–400 seconds)	2	0.01
81D5P <sup>a</sup>	Level 5 Pickup (40.01–69.99 Hz)	61	0.01
81D5D <sup>a</sup>	Level 5 Time Delay (0.04–400 seconds)	2	0.01
81D6P <sup>a</sup>	Level 6 Pickup (40.01–69.99 Hz)	61	0.01
81D6D <sup>a</sup>	Level 6 Time Delay (0.04–400 seconds)	2	0.01

<sup>a</sup> Only elements enabled by E81 will be available.

*Table 8.70* settings are available if Group setting E32 := Y, AUTO, or AUTO2, and any of the settings E50P, E50G, or E50Q := 3 or 4.

**Table 8.70 Level Direction**

Setting	Prompt	Default
DIR3	Level 3 Directional Control (F, R)	R
DIR4	Level 4 Directional Control (F, R)	F

*Table 8.71* settings are available if Group setting E32 := Y. If E32 := AUTO or AUTO2, most of the settings in *Table 8.71* are automatically determined by the relay—only enter the ORDER and E32IV settings.

**Table 8.71 Directional Control Element (Sheet 1 of 2)**

Setting	Prompt	Default		Increment
		5 A	1 A	
ORDER	Ground Directional Element Priority (combine Q, V, I)	QV	QV	
50FP <sup>a</sup>	Forward Directional Overcurrent Pickup (0.25–5 A secondary) 5 A (0.05–1 A secondary) 1 A	0.50	0.10	0.01
50RP <sup>a</sup>	Reverse Directional Overcurrent Pickup (0.25–5 A secondary) 5 A (0.05–1 A secondary) 1 A	0.25	0.05	0.01
Z2F <sup>a</sup>	Forward Directional Z2 Threshold (−64.00 to +64.00 Ω secondary) 5 A (−320.00 to +320.00 Ω secondary) 1 A	−0.30	−1.50	0.01
Z2R <sup>a</sup>	Reverse Directional Z2 Threshold (−64.00 to +64.00 Ω secondary) 5 A (−320.00 to +320.00 Ω secondary) 1 A	0.30	1.50	0.01
a2 <sup>a</sup>	Positive-Sequence Restraint Factor, I2/I1 (0.02–0.50)	0.10	0.10	0.01

**Table 8.71 Directional Control Element (Sheet 2 of 2)**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>		<b>Increment</b>
		<b>5 A</b>	<b>1 A</b>	
k2 <sup>a</sup>	Zero-Sequence Restraint Factor, I2/I0 (0.10–1.20)	0.20	0.20	0.01
Z0F <sup>a</sup>	Forward Directional Z0 Threshold (–64.00 to +64.00 Ω secondary) 5 A (–320.00 to +320.00 Ω secondary) 1 A	–0.30	–1.50	0.01
Z0R <sup>a</sup>	Reverse Directional Z0 Threshold (–64.00 to +64.00 Ω secondary) 5 A (–320.00 to +320.00 Ω secondary) 1 A	0.30	1.50	0.01
a0 <sup>a</sup>	Positive-Sequence Restraint Factor, I0/I1 (0.02–0.5)	0.10	0.10	0.01
E32IV	Zero-Sequence Voltage and Current Enable (SELOGIC Equation)	1	1	

<sup>a</sup> Setting is only available when Group setting E32 := Y. Setting automatically calculated when E32 := AUTO or AUTO2.

Table 8.72 settings are available if ETHRIEC := 1, 2, or 3.

**Table 8.72 IEC Thermal (49) Elements 1-3**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>
THRO1	Thermal Model 1 Operating Quantity	IALRMS
THRO2	Thermal Model 2 Operating Quantity	IBLRMS
THRO3	Thermal Model 3 Operating Quantity	ICLRMS
IBAS1	Basic Current Value in PU 1 (0.1–3)	1.1
IBAS2	Basic Current Value in PU 2 (0.1–3)	1.1
IBAS3	Basic Current Value in PU 3 (0.1–3)	1.1
IEQPU1	Eq. Heating Current Pick Up Value in PU 1 (0.05–1)	0.05
IEQPU2	Eq. Heating Current Pick Up Value in PU 2 (0.05–1)	0.05
IEQPU3	Eq. Heating Current Pick Up Value in PU 3 (0.05–1)	0.05
KCONS1	Basic Current Correction Factor 1 (0.50–1.5)	1
KCONS2	Basic Current Correction Factor 2 (0.50–1.5)	1
KCONS3	Basic Current Correction Factor 3 (0.50–1.5)	1
TCONH1	Heating Thermal Time Constant 1 (1–500 min)	60
TCONH2	Heating Thermal Time Constant 2 (1–500 min)	60
TCONH3	Heating Thermal Time Constant 3 (1–500 min)	60
TCONC1	Cooling Thermal Time Constant 1 (1–500 min)	60
TCONC2	Cooling Thermal Time Constant 2 (1–500 min)	60
TCONC3	Cooling Thermal Time Constant 3 (1–500 min)	60
THLA1	Thermal Level Alarm Limit 1 (1.00–100%)	50
THLA2	Thermal Level Alarm Limit 2 (1.00–100%)	50
THLA3	Thermal Level Alarm Limit 3 (1.00–100%)	50
THLT1	Thermal Level Trip Limit 1 (1.00–150%)	80
THLT2	Thermal Level Trip Limit 2 (1.00–150%)	80
THLT3	Thermal Level Trip Limit 3 (1.00–150%)	80

**Table 8.73 Thermal Ambient Compensation**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>
TAMB	Ambient Temp. Meas. Probe (OFF, RTD01–RTD12)	OFF
TMAX1	Maximum Temperature of the Equipment 1 (80–300 C)	155
TMAX2	Maximum Temperature of the Equipment 2 (80–300 C)	155
TMAX3	Maximum Temperature of the Equipment 3 (80–300 C)	155

Table 8.74 settings are available if EXFMRHB := Y.

**Table 8.74 Transformer Inrush and Overexcitation Detection Element Settings**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>	<b>Increment</b>
EXFMRHB	Enable XFMR Inrush Detection Element (Y, N)	N	
XFMRPC2	2nd Harmonic Percentage of Fundamental (OFF, 5–100)	15	0.01
XFMRPC4	4th Harmonic Percentage of Fundamental (OFF, 5–100)	15	0.01
XFMRPC5	5th Harmonic Percentage of Fundamental (OFF, 5–100)	15	0.01

**Table 8.75 Pole Open Detection**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>	<b>Increment</b>
EPO	Pole Open Detection (52, V)	52	
27PO	Undervoltage Pole Open Threshold (1–200 V)	40	1
3POD	Three-Pole Open Dropout Delay (0.000–60 cycles)	0.500	0.125

Table 8.76 and Table 8.77 settings are available if Group setting ECOMM := POTT or DCUB1 or DCUB2.

**Table 8.76 POTT Trip Scheme**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>	<b>Increment</b>
Z3RBD	Zone 3 Reverse Block Time Delay (0.000–16000 cycles)	5.000	0.125
EBLKD	Echo Block Time Delay (OFF, 0.000–16000 cycles)	10.000	0.125
ETDPU	Echo Time Delay Pickup (OFF, 0.000–16000 cycles)	2.000	0.125
EDURD	Echo Duration Time Delay (0.000–16000 cycles)	4.000	0.125
EWFC	Weak Infeed Trip (Y, N)	N	
27PPW <sup>a</sup>	Weak Infeed Phase-to-Phase Undervoltage Pickup (1.0–300 V secondary)	80.0	0.1
59NW <sup>a</sup>	Weak Infeed Zero-Sequence Overvoltage Pickup (1.0–200 V secondary)	5.0	0.1
PT1	General Permissive Trip Received (SELOGIC Equation)	NA	

<sup>a</sup> Setting is available when EWFC := Y.

Table 8.77 settings are available if Group setting ECOMM := DCUB1 or DCUB2.

**Table 8.77 DCUB Trip Scheme (Sheet 1 of 2)**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>	<b>Increment</b>
GARD1D	Guard Present Security Delay (0.000–16000 cycles)	120.000	0.125
UBDURD	DCUB Disabling Time Delay (0.000–16000 cycles)	180.000	0.125
UBEND	DCUB Duration Time Delay (0.000–16000 cycles)	20.000	0.125
PT2 <sup>a</sup>	Channel 2 Permissive Trip Received (SELOGIC Equation)	NA	

**Table 8.77 DCUB Trip Scheme (Sheet 2 of 2)**

Setting	Prompt	Default	Increment
LOG1	Channel 1 Loss-of-Guard (SELOGIC Equation)	NA	
LOG2 <sup>a</sup>	Channel 2 Loss-of-Guard (SELOGIC Equation)	NA	

<sup>a</sup> Setting is available when ECOMM := DCUB2.

Table 8.78 settings are available if Group setting ECOMM := DCB.

**Table 8.78 DCB Trip Scheme**

Setting	Prompt	Default	Increment
Z3XPU	Zone 3 Reverse Pickup Time Delay (0.000–16000 cycles)	1.000	0.125
Z3XD	Zone 3 Reverse Dropout Delay (0.000–16000 cycles)	6.000	0.125
BTXD	Block Trip Receive Extension Time (0.000–16000 cycles)	1.000	0.125
67SD	Level 2 Overcurrent Short Delay (0.000–16000 cycles)	2.000	0.125
BT	Block Trip Received (SELOGIC Equation)	NA	

Table 8.79 settings are available if Group settings EBFL1 := Y or Y1 or EBFL2 := Y or Y1.

**Table 8.79 Breaker 1 Failure Logic (and Breaker 2 Failure Logic)<sup>a</sup> (Sheet 1 of 2)**

Setting	Prompt	Default		Increment
		5 A	1 A	
50FP1	Phase Fault Current Pickup—BK1 (0.50–50 A secondary) 5 A (0.10–10 A secondary) 1 A	6.00	1.20	0.01
BFPU1	Breaker Failure Time Delay—BK1 (0.000–6000 cycles)	9.000	9.000	0.125
RTPU1	Retrip Time Delay—BK1 (0.000–6000 cycles)	3.000	3.000	0.125
BFI3P1	Three-Pole Breaker Failure Initiate—BK1 (SELOGIC Equation)	NA	NA	
BFIDO1	Breaker Fail Initiate Dropout Delay—BK1 (0.000–1000 cycles)	1.500	1.500	0.125
BFISP1	Breaker Fail Initiate Seal-in Delay—BK1 (0.000–1000 cycles)	2.000	2.000	0.125
ENCBF1	No Current/Residual Current Logic—BK1 (Y, N)	N	N	
50RP1	Residual Current Pickup—BK1 (0.25–50 A secondary) 5 A (0.05–10 A secondary) 1 A	1.00	0.20	0.01
NPU1	No Current Breaker Failure Delay—BK1 (0.000–6000 cycles)	12.000	12.000	0.125
BFIN1	No Current Breaker Failure Initiate—BK1 (SELOGIC Equation)	NA	NA	
ELCBF1	Load Current Breaker Failure Logic—BK1 (Y, N)	N	N	
50LP1	Phase Load Current Pickup—BK (0.25–50 A secondary) 5 A (0.05–10 A secondary) 1 A	0.50	0.10	0.01
LCPU1	Load Pickup Time Delay—BK1 (0.000–6000 cycles)	9.000	9.000	0.125

**Table 8.79 Breaker 1 Failure Logic (and Breaker 2 Failure Logic)<sup>a</sup> (Sheet 2 of 2)**

Setting	Prompt	Default		Increment
		5 A	1 A	
BFILC1	Breaker Failure Load Current Initiate—BK1 (SELOGIC Equation)	NA	NA	
EFOBF1	Flashover Breaker Failure Logic—BK1 (Y, N)	N	N	
50FO1	Flashover Current Pickup—BK1 (0.25–50 A secondary) 5 A (0.05–10 A secondary) 1 A	0.50	0.10	0.01
FOPU1	Flashover Time Delay—BK1 (0.000–6000 cycles)	9.000	9.000	0.125
BLKFOA1	Block A-Phase Flashover—BK1 (SELOGIC Equation)	NA	NA	
BLKFOB1	Block B-Phase Flashover—BK1 (SELOGIC Equation)	NA	NA	
BLKFOC1	Block C-Phase Flashover—BK1 (SELOGIC Equation)	NA	NA	
BFTR1	Breaker Failure Trip—BK1 (SELOGIC Equation)	NA	NA	
BFULTR1	Breaker Failure Unlatch Trip—BK1 (SELOGIC Equation)	NA	NA	

<sup>a</sup> Replace 1 with 2 in the setting label for Breaker 2 settings.

Table 8.80 settings are available if Group setting E25BK1 := Y or E25BK2 := Y.

**Table 8.80 Synchronism-Check Element Reference**

Setting	Prompt	Default	Increment
EISYNC	Enable Independent Synch Check Elements (Y, N)	N	
SYNCP <sup>a</sup>	Synchronism Reference (VAY, VBY, VCY, VAZ, VBZ, VCZ)	VAY	
25VL	Voltage Window Low Threshold (20.0–200 V secondary)	55.0	0.1
25VH	Voltage Window High Threshold (20.0–200 V secondary)	70.0	0.1
25VDIF	Synchronism Voltage Difference (5.0–200 V, sec)	10.0	0.1

<sup>a</sup> Hidden if EISYNC = Y.

Table 8.81 settings are available if Group setting E25BK1 := Y, Y1, or Y2.

**Table 8.81 Breaker 1 Synchronism Check (Sheet 1 of 2)**

Setting	Prompt	Default	Increment
SYNCP1 <sup>a</sup>	BK1 Synch Reference (VAY, VBY, VCY, VAZ, VBZ, VCZ)	VAY	
KP1M <sup>a</sup>	BK1 Ref Src Ratio Factor (0.10-3.00)	1	0.01
KP1A <sup>a</sup>	BK1 Ref Src Angle Shift (0, 30,...,330 deg)	0	30
ALTP11 <sup>a</sup>	BK1 Alt Ref Source Selection Logic 1 (SELOGIC Equation)	NA	
ASYNP11 <sup>b</sup>	BK1 Alt Ref Source 1 (VAY, VBY, VCY, VAZ, VBZ, VCZ)	VBZ	
AKP11M <sup>b</sup>	BK1 Alt Ref Src 1 Ratio Factor (0.10-3.00)	1	0.01
AKP11A <sup>b</sup>	BK1 Alt Ref Src 1 Angle Shift (0, 30,...,330 deg)	0	30
ALTP12 <sup>b</sup>	BK1 Alt Ref Source Selection Logic 2 (SELOGIC Equation)	NA	
ASYNP12 <sup>c</sup>	BK1 Alt Ref Source 2 (VAY, VBY, VCY, VAZ, VBZ, VCZ)	VCZ	
AKP12M <sup>c</sup>	BK1 Alt Ref Src 2 Ratio Factor (0.10-3.00)	1	0.01
AKP12A <sup>c</sup>	BK1 Alt Ref Src 2 Angle Shift (0, 30,...,330 deg)	0	30

**Table 8.81 Breaker 1 Synchronism Check (Sheet 2 of 2)**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>	<b>Increment</b>
SYNCS1	Synch Source 1 (VAY, VBY, VCY, VAZ, VBZ, VCZ)	VAZ	
KS1M	Synchronism Source 1 Ratio Factor (0.10–3)	1.00	0.01
KS1A	Synchronism Source 1 Angle Shift (0, 30, 60, 90, 120, 150, 180, 210, 240, 270, 300, 330 degrees)	0	30
ALTS1	Alternative Synch Source 1 (SELOGIC Equation)	NA	
ASYNCS1 <sup>d</sup>	Alt Synch Source 1 (VAY, VBY, VCY, VAZ, VBZ, VCZ)	VAZ	
AKS1M <sup>d</sup>	Alt Synch Source 1 Ratio Factor (0.10-3.00)	1	0.01
AKS1A <sup>d</sup>	Alt Synch Source 1 Angle Shift (0,30,...,330 deg)	0	30
25SFBK1	Maximum Slip Frequency—BK1 (OFF, 0.005–0.5 Hz)	0.050	0.001
ANG1BK1	Maximum Angle Difference 1—BK1 (3.0–80 degrees)	10.0	0.1
ANG2BK1	Maximum Angle Difference 2—BK1 (3.0–80 degrees)	10.0	0.1
TCLSBK1 <sup>e</sup>	Breaker 1 Close Time (1.00–30 cycles)	8.00	0.25
BSYNBK1	Block Synchronism Check—BK1 (SELOGIC Equation)	NA	

<sup>a</sup> Hidden if EISYNC = N.<sup>b</sup> Hidden if EISYNC = N or ALTP11 = NA<sup>c</sup> Hidden if EISYNC = N or ALTP11 or ALTP12 = NA<sup>d</sup> Hidden if ALTS1 = NA<sup>e</sup> Hidden if 25SFBK1 = OFF.

Table 8.82 settings are available if Group setting E25BK2 := Y, Y1, or Y2.

**Table 8.82 Breaker 2 Synchronism Check (Sheet 1 of 2)**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>	<b>Increment</b>
SYNCP2 <sup>a</sup>	BK2SynchReference(VAY, VBY, VCY, VAZ, VBZ, VCZ)	VAY	
KP2M <sup>a</sup>	BK2 Ref Src Ratio Factor (0.10–3.00)	1	0.01
KP2A <sup>a</sup>	BK2 Ref Src Angle Shift (0, 30,...,330 deg)	0	30
ALTP21 <sup>a</sup>	BK2 Alt Ref Source Selection Logic 1 (SELOGIC Equation)	NA	
ASYNP21 <sup>b</sup>	BK2 AltRefSource 1 (VAY, VBY, VCY, VAZ, VBZ, VCZ)	VAZ	
AKP21M <sup>b</sup>	BK2 Alt Ref Src 1 Ratio Factor (0.10-3.00)	1	0.01
AKP21A <sup>b</sup>	BK2 Alt Ref Src 1 Angle Shift (0, 30,...,330 deg)	0	30
ALTP22 <sup>b</sup>	BK2 Alt Ref Source Selection Logic 2 (SELOGIC Equation)	NA	
ASYNP22 <sup>c</sup>	BK2 AltRefSource 2 (VAY, VBY, VCY, VAZ, VBZ, VCZ)	VAZ	
AKP22M <sup>c</sup>	BK2 Alt Ref Src 2 Ratio Factor (0.10-3.00)	1	0.01
AKP22A <sup>c</sup>	BK2 Alt Ref Src 2 Angle Shift (0, 30,...,330 deg)	0	30
SYNCS2	Synchronism Source 2 (VAY, VBY, VCY, VAZ, VBZ, VCZ)	VBZ	
KS2M	Synchronism Source 2 Ratio Factor (0.10–3)	1.00	0.01
KS2A	Synchronism Source 2 Angle Shift (0, 30, 60, 90, 120, 150, 180, 210, 240, 270, 300, 330 degrees)	0	30
ALTS2	Alternative Synchronism Source 2 (SELOGIC Equation)	NA	
ASYNCS2 <sup>d</sup>	Alternative Synchronism Source 2 (VAY, VBY, VCY, VAZ, VBZ, VCZ)	VCZ	
AKS2M <sup>d</sup>	Alternative Synchronism Source 2 Ratio Factor (0.10–3)	1.00	0.01
AKS2A <sup>d</sup>	Alternative Synchronism Source 2 Angle Shift (0, 30, 60, 90, 120, 150, 180, 210, 240, 270, 300, 330 degrees)	0	30

**Table 8.82 Breaker 2 Synchronism Check (Sheet 2 of 2)**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>	<b>Increment</b>
25SFBK2	Maximum Slip Frequency—BK2 (OFF, 0.005–0.5 Hz)	0.050	0.001
ANG1BK2	Maximum Angle Difference 1—BK2 (3.0–80 degrees)	10.0	0.1
ANG2BK2	Maximum Angle Difference 2—BK2 (3.0–80 degrees)	10.0	0.1
TCLSBK2 <sup>e</sup>	Breaker 2 Close Time (1.00–30 cycles)	8.00	0.25
BSYNBK2	Block Synchronism Check—BK2 (SELOGIC Equation)	NA	

<sup>a</sup> Hidden if EISYNC = N.<sup>b</sup> Hidden if EISYNC = N or ALTP21 = NA.<sup>c</sup> Hidden if EISYNC = N or ALTP21 or ALTP22 = N.<sup>d</sup> Hidden if ALTS2 = NA.<sup>e</sup> Hidden if 25SFBK2 = OFF.

Some or all of the *Table 8.83* settings are available if Group settings E79 := Y or Y1 or EMANCL := Y. The number of settings also depends on the Global setting NUMBK := 1 or 2.

**Table 8.83 Recloser and Manual Closing<sup>a</sup> (Sheet 1 of 2)**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>	<b>Increment</b>
N3PSHOT	Number of Three-Pole Reclosures (N, 1–4)	1	
E3PR1	Three-Pole Reclose Enable—BK1 (SELOGIC Equation)	PLT02 AND PLT04	
E3PR2	Three-Pole Reclose Enable—BK2 (SELOGIC Equation)	PLT02 AND PLT04	
TBBKD	Time Between Breakers for Automatic Reclose (1–999999 cycles)	300	1
BKCFD	Breaker Close Failure Delay (OFF, 1–999999 cycles)	300	1
SLBK1	Lead Breaker = Breaker 1 (SELOGIC Equation)	1	
SLBK2	Lead Breaker = Breaker 2 (SELOGIC Equation)	NA	
FBKCEN	Follower Breaker Closing Enable (SELOGIC Equation)	1	
ULCL1	Unlatch Closing for Breaker 1 (SELOGIC Equation)	52AA1 OR TRIP	
ULCL2	Unlatch Closing for Breaker 2 (SELOGIC Equation)	52AA2 OR TRIP	
79DTL	Recloser Drive to Lockout (SELOGIC Equation)	NOT (PLT02 AND PLT04) AND (3PT OR NOT 52AA1)	
79BRCT	Block Reclaim Timer (SELOGIC Equation)	3PT	
BK1MCL	Breaker 1 Manual Close (SELOGIC Equation) 8 pushbuttons 12 pushbuttons 12 pushbuttons and auxiliary TRIP/CLOSE pushbuttons	(CC1 OR PB7_PUL) AND PLT04 (CC1 OR PB11PUL) AND PLT04 CC1 AND PLT04	
BK2MCL	Breaker 2 Manual Close (SELOGIC Equation)	NA	

**Table 8.83 Recloser and Manual Closing<sup>a</sup> (Sheet 2 of 2)**

Setting	Prompt	Default	Increment
3PMRCD	Manual Close Reclaim Time Delay (1–999999 cycles)	300	1
BK1CLSD	BK1 Reclose Supervision Delay (OFF, 1–999999 cycles)	60	1
BK2CLSD	BK2 Reclose Supervision Delay (OFF, 1–999999 cycles)	60	1

<sup>a</sup> Adjust all timers in 1-cycle steps.

Some or all of the *Table 8.84* settings are available if Group settings E79 := Y or Y1 or N3PSHOT := 1, 2, 3, or 4.

**Table 8.84 Three-Pole Reclose Settings<sup>a</sup>**

Setting	Prompt	Default	Increment
3PRIH	Three-Pole Reclose Open Failure Delay (OFF, 1–99999 cycles)	15	1
3POISC <sup>b</sup>	Three-Pole Open Interval Supervision (SELOGIC Equation)	1	
3POISD	Three-Pole Open Interval Supervision Delay (OFF, 1–99999 cycles)	1	1
3POID1	Three-Pole Open Interval 1 Delay (1–999999 cycles)	300	1
3POID2	Three-Pole Open Interval 2 Delay (1–999999 cycles)	300	1
3POID3	Three-Pole Open Interval 3 Delay (1–999999 cycles)	300	1
3POID4	Three-Pole Open Interval 4 Delay (1–999999 cycles)	300	1
3PFARC	Three-Pole Fast Automatic Reclose Enable (SELOGIC Equation)	NA	
3PFOID	Three-Pole Fast Open Interval Delay (1–999999 cycles)	60	1
3PRCD	Three-Pole Reclaim Time Delay (1–999999 cycles)	900	1
3PRI	Three-Pole Reclose Initiation (SELOGIC Equation)	3PT AND NOT SOTFT	
79SKP	Skip Reclosing Shot (SELOGIC Equation)	NA	
3P1CLS <sup>b</sup>	Three-Pole BK 1 Reclose Supervision (SELOGIC Equation)	PLT02	
3P2CLS <sup>b</sup>	Three-Pole BK 2 Reclose Supervision (SELOGIC Equation)	PLT02	

<sup>a</sup> Adjust all timers in 1-cycle steps.<sup>b</sup> These settings cannot be set to NA or to logical 0.

*Table 8.85* settings are available if Group settings E79 := Y or Y1 or EMANCL := Y.

**Table 8.85 Voltage Elements (Sheet 1 of 2)**

Setting	Prompt	Default	Increment
EVCK	Reclosing Voltage Check (Y, N)	N	
27LP	Dead Line Voltage (1.0–200 V secondary)	14.0	0.01
59LP	Live Line Voltage (1.0–200 V secondary)	53.0	0.01
27BK1P	Breaker 1 Dead Busbar Voltage (1.0–200 V secondary)	14.0	0.01
59BK1P	Breaker 1 Live Busbar Voltage (1.0–200 V secondary)	53.0	0.01

**Table 8.85 Voltage Elements (Sheet 2 of 2)**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>	<b>Increment</b>
27BK2P	Breaker 2 Dead Busbar Voltage (1.0–200 V secondary)	14.0	0.01
59BK2P	Breaker 2 Live Busbar Voltage (1.0–200 V secondary)	53.0	0.01

**Table 8.86 Loss of Potential<sup>a</sup>**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>
LOPEXT	LOP External to LOP Logic (SELOGIC Equation)	0
LOPTC	LOP Torque Control (SELOGIC Equation)	1

<sup>a</sup> Settings are hidden and forced to default if EADVS = N.

Table 8.87 settings are available if Group setting EDEM := THM or ROL.

**Table 8.87 Demand Metering**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>		<b>Increment</b>
		<b>5 A</b>	<b>1 A</b>	
DMTC	Demand Metering Time Constant (5, 10, . . . , 300 minutes)	15	15	5
PDEMP	Phase Current Pickup (OFF, 0.50–16 A secondary) 5 A (OFF, 0.10–3.2 A secondary) 1 A	OFF	OFF	0.01
GDEMP	Residual Ground Current Pickup (OFF, 0.50–16 A secondary) 5 A (OFF, 0.10–3.2 A secondary) 1 A	OFF	OFF	0.01
QDEMP	Negative-Sequence Current Pickup (OFF, 0.50–16 A secondary) 5 A (OFF, 0.10–3.2 A secondary) 1 A	OFF	OFF	0.01

**Table 8.88 Trip Logic (Sheet 1 of 2)**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>	<b>Increment</b>
TR	Trip (SELOGIC Equation)	(51S1T OR 51S2T) AND NOT SVSTST <sup>a</sup>	
TRCOMM	Communications-Assisted Trip (SELOGIC Equation)	NA	
TRSOTF	Switch-On-to-Fault Trip (SELOGIC Equation)	50P1	
BK1MTR	Breaker 1 Manual Trip—BK1 (SELOGIC Equation) 8 pushbuttons  12 pushbuttons  12 pushbuttons and auxiliary TRIP/CLOSE pushbuttons	OC1 OR PB8_PUL  OC1 OR PB12PUL  OC1	
BK2MTR	Breaker 2 Manual Trip—BK2 (SELOGIC Equation)	NA	
ULTR	Unlatch Trip (SELOGIC Equation)	TRGTR	
ULMTR1	Unlatch Manual Trip—BK1 (SELOGIC Equation)	NOT 52AA1	
ULMTR2	Unlatch Manual Trip—BK2 (SELOGIC Equation)	NA	
TULO	Trip Unlatch Option (1, 2, 3, 4)	3	

**Table 8.88 Trip Logic (Sheet 2 of 2)**

Setting	Prompt	Default	Increment
TDUR3D	Three-Pole Trip Minimum Trip Duration Time Delay (2.000–8000 cycles)	12.000	0.125
ER	Event Report Trigger Equation (SELOGIC Equation)	R_TRIG 51S1 OR R_TRIG 51S2	

<sup>a</sup> AND NOT SVSTST is only included in the SV subscriber. The TiDL relay and SV publisher have a default value of 51S1T OR 51S2T.

Table 8.89 settings are available if Group setting EHIF := Y or T.

**Table 8.89 High-Impedance Fault (HIF) Detection**

Setting	Prompt	Default	Increment
HIFITND	HIF Initial Tuning Duration (8–72 h)	24	1
HIFLLRT	Tuning Value Reset Time for Load Loss (OFF, 0.0–100 h)	4.0	0.1
HIFITUN	Begin Initial HIF Tuning (SELOGIC Equation)	R_TRIG CLDSTRT	
HIFMODE	HIF Detection Sensitivity (SELOGIC Equation)	0	
HIFHSL	HIF Detection High Sensitivity Level (2–5)	3	1
HIFNSL <sup>a</sup>	HIF Detection Normal Sensitivity Level (1 - (HIFHSL -1))	2	1
HIFFRZ	Freeze HIF Detection Algorithm (SELOGIC Equation)	TRIP	
MPHDUR	Multi-Phase Event Detect Window (OFF, 10–600 seconds)	OFF	1
HIFER	HIF Event Report External Trigger (SELOGIC Equation)	0	

<sup>a</sup> Forced to 1 when HIFHSL = 2.

**Table 8.90 50G High-Z (HIZ) Fault Detection**

Setting	Prompt	Default	Increment
50GHIZP	50G HIZ Overcurrent Pickup (OFF, 0.25–100 A, sec)	OFF	0.01
NPUDO0	50G HIZ Element Pickup/Dropout Counts (1–1000)	10	1
TPUDO0	NPUDO Time Window (0.01–20 seconds)	2.00	0.01
NHIZ	HIZ Counts (1 HIZ count = NPUDO counts) (1–1000)	100	1
THIZ	NHIZ Time Window (1.00–200 seconds)	60.00	0.01
NHIZR	HIZ Counts Reporting Threshold (1–1000)	95	1
HIZRST	HIZ Alarm Reset (SELOGIC Equation)	0	

## Protection Freeform SELOGIC Control Equations

Protection freeform SELOGIC control equations are in Classes 1 through 6 corresponding to settings Groups 1 through Group 6 (see *Section 13: SELOGIC Control Equation Programming in the SEL-400 Series Relays Instruction Manual*).

Table 8.91 only shows the factory-default protection freeform SELOGIC control equations. As many as 250 lines of freeform equations may be entered in each of six settings groups, although the actual maximum capacity may be less. See *SELOGIC Control Equation Capacity on page 13.5 in the SEL-400 Series Relays Instruction Manual* for more information.

**Table 8.91 Protection Freeform SELogic Control Equations**

<b>Label</b>	<b>Default</b>
PLT01S	PB1_PUL AND NOT PLT01 # GROUND ENABLED
PLT01R	PB1_PUL AND PLT01
PLT02S	PB2_PUL AND NOT PLT02 # RECLOSE ENABLED
PLT02R	PB2_PUL AND PLT02 OR NOT PLT04 # HOT LINE TAG DISABLES RECLOSE
PLT03S	PB3_PUL AND NOT PLT03 # REMOTE ENABLED
PLT03R	PB3_PUL AND PLT03
PLT04S	PB5_PUL AND NOT PLT04
PLT04R	PB5_PUL AND PLT04 # HOT LINE TAG (WHEN DEASSERTED)
PLT05S	PB6_PUL AND NOT PLT05 # AUX
PLT05R	PB6_PUL AND PLT05
PLT06S	PB10PUL AND NOT PLT06 # RELAY TEST MODE
PLT06R	PB10PUL AND PLT06
PSV01	51S1 OR 51S2 OR 50P1
PCT01PU	3.000
PCT01DO	0.000
PCT01IN	PSV01 # FOR INST TARGET LED

## Automation Freeform SELogic Control Equations

See *Section 12: Settings in the SEL-400 Series Relays Instruction Manual* for a description of automation SELOGIC control equations. The SEL-451 supports 10 blocks of 100 lines.

## Output Settings

*Section 12: Settings in the SEL-400 Series Relays Instruction Manual* contains a description of the Output settings of the relay. This section describes SEL-451-specific default values.

**Table 8.92 Main Board**

<b>Setting</b>	<b>Default</b>
OUT201	T3P1 AND NOT PLT06 # BREAKER 1 TRIP
OUT202	T3P1 AND NOT PLT06 # EXTRA BREAKER 1 TRIP
OUT203	BK1CL AND NOT PLT06 # BREAKER 1 CLOSE
OUT204	NA
OUT205	NA
OUT206	NA
OUT207	PLT03 # RELAY TEST MODE
OUT208	NOT (SALARM OR HALARM)

All Interface Board Output SELOGIC equations default to NA.

# Front-Panel Settings

See *Section 12: Settings in the SEL-400 Series Relays Instruction Manual* for a complete description of Front-Panel settings. This section lists the SEL-451-specific default settings values.

**Table 8.93 Front-Panel Settings (Sheet 1 of 3)**

Setting	Default
FP_TO	15
EN_LED_C	G
TR_LED_C	R
PB1_LED	PLT01 # GROUND ENABLED
PB1_COL	AO
PB2_LED	PLT02 # RECLOSE ENABLED
PB2_COL	AO
PB3_LED	PLT03 # REMOTE ENABLED
PB3_COL	AO
PB4_LED	NOT SG1 # ALT SETTINGS
PB4_COL	AO
PB5_LED	NOT PLT04 # HOT LINE TAG
PB5_COL	AO
PB6_LED	PB6 # DISPLAY POINTS
PB6_COL	AO
PB7_LED	PB7 # SER EVENTS
PB7_COL	AO
PB8_LED	PB8 # EVENT SUMMARY
PB8_COL	AO
PB9_LED	PB9 # BAY DISPLAY
PB9_COL	AO
PB10LED	PLT06 # TEST MODE
PB10COL	AO
PB11LED	52ACL1 # BREAKER CLOSED
PB11COL	AO
PB12LED	NOT 52ACL1 # BREAKER OPEN
PB12COL	AO
T1_LED	PSV01 AND NOT PCT01Q # INST
T1LEDL	Y
T1LEDC	RO
T2_LED	51S1T OR 51S2T # TIME
T2LEDL	Y
T2LEDC	RO
T3_LED	COMPRM # COMM
T3LEDL	Y
T3LEDC	RO

**Table 8.93 Front-Panel Settings (Sheet 2 of 3)**

<b>Setting</b>	<b>Default</b>
T4_LED	SOTFT # SOTF
T4LEDL	Y
T4LEDC	RO
T5_LED	0 # NEG-SEQ
T5LEDL	Y
T5LEDC	RO
T6_LED	BK1RS # 79 RESET
T6LEDL	N
T6LEDC	RO
T7_LED	79CY3 # 79 CYCLE
T7LEDL	N
T7LEDC	RO
T8_LED	BK1LO # 79 LOCKOUT
T8LEDL	N
T8LEDC	RO
T9_LED	PHASE_A
T9LEDL	Y
T9LEDC	RO
T10_LED	PHASE_B
T10LEDL	Y
T10LEDC	RO
T11_LED	PHASE_C
T11LEDL	Y
T11LEDC	RO
T12_LED	GROUND
T12LEDL	Y
T12LEDC	RO
T13_LED	LOP
T13LEDL	N
T13LEDC	RO
T14_LED	VAFIM > 55 # VAY ON
T14LEDL	N
T14LEDC	RO
T15_LED	VBFIM > 55 # VBY ON
T15LEDL	N
T15LEDC	RO
T16_LED	VCFIM > 55 # VCY ON
T16LEDL	N
T16LEDC	RO
T17_LED	VAZM > 55 # VAZ ON
T17LEDL	N

**Table 8.93 Front-Panel Settings (Sheet 3 of 3)**

<b>Setting</b>	<b>Default</b>
T17LEDC	RO
T18_LED	VBZM > 55 # VBZ ON
T18LEDL	N
T18LEDC	RO
T19_LED	VCZM > 55 # VCZ ON
T19LEDL	N
T19LEDC	RO
T20_LED	BFTRIP1
T20LEDL	N
T20LEDC	RO
T21_LED	B1BCWAL
T21LEDL	N
T21LEDC	RO
T22_LED	0 # EXT_TRIP
T22LEDL	N
T22LEDC	RO
T23_LED	51S1 OR 51S2
T23LEDL	N
T23LEDC	RO
T24_LED	TIRIG # IRIG SIGNAL LOCKED
T24LEDL	N
T24LEDC	RO

The SEL-451 contains all of the Selectable Screen choices listed in *Table 12.37 in the SEL-400 Series Relays Instruction Manual* with the exception of DIFF\_L, DIFF\_T, DIFF, and ZONECFG.

**Table 8.94 Selectable Operator Pushbuttons**

<b>Setting</b>	<b>Default</b>
PB1_HMI	OFF
PB2_HMI	OFF
PB3_HMI	OFF
PB4_HMI	OFF
PB5_HMI	OFF
PB6_HMI	DP
PB7_HMI	SER
PB8_HMI	EVE
PB9_HMI	BC
PB10HMI	OFF
PB11HMI	OFF
PB12HMI	OFF

The SEL-451 has three default display points:

- 1,"Factory","","","",D
- 1,"Default","","","",D
- 1,"Settings","","","",D

## Report Settings

---

The SEL-451 contains the Report settings described in *Section 12: Settings in the SEL-400 Series Relays Instruction Manual*.

The rows containing the following elements are always included as part of the 100 rows: TLED\_1, TLED\_2, TLED\_3, TLED\_4, TLED\_5, TLED\_6, TLED\_7, TLED\_8, TLED\_9, TLED\_10, TLED\_11, TLED\_12, TLED\_13, TLED\_14, TLED\_15, TLED\_16, TLED\_17, TLED\_18, TLED\_19, TLED\_20, TLED\_21, TLED\_22, TLED\_23, TLED\_24, FSA, FSB, FSC, 67P1, 67P2, 67P3, 67P4, 67Q1, 67Q2, 67Q3, 67Q4, 51S1, 51S2, 51S3, 51S4, 51S5, 51S6, 67G1, 67G2, 67G3, 67G4, RMBnA, TMBnA, RMBnB, TMBnB, ROKA, RBADA, CBADA, LBOKA, ROKB, RBADB, CBADB, LBOKB, TRIP, T3P1, T3P2, BK1CL, BK2CL, 52φCL1, 52φCL2, (φ = A, B, C). For row descriptions, see *Section 12: Analog Quantities*.

## Port Settings

---

The SEL-451 Port settings are described in *Section 12: Settings in the SEL-400 Series Relays Instruction Manual*.

The Fast Message read data access settings listed in *Table 12.8 in the SEL-400 Series Relays Instruction Manual* are all included in the SEL-451.

**Table 8.95 MIRRORED BITS Protocol Default Settings**

Setting	Default
MBANA1	LIAFM
MBANA2	LIBFM
MBANA3	LICFM
MBANA4	VAFM
MBANA5	VBFM
MBANA6	VCFM
MBANA7	VABRMS

## DNP3 Settings

---

The SEL-451 DNP3 custom map settings operate as described in *Section 12: Settings in the SEL-400 Series Relays Instruction Manual*. See *Section 10: Communications Interfaces* for the default map configuration.

# Bay Settings

**NOTE:** Bay control settings with pixel ranges are displayed in proportional fonts. With proportional fonts, "W" requires more pixel width than "I". For this reason, the setting ranges for labels that support proportional fonts are specified in number of pixels and a range of characters. The relay checks the string entering and rejects the setting if it is over the allowed pixel width.

**NOTE:** Settings in the Bay Control that accept characters as input allow ASCII character decimal 24 to ASCII character decimal 127.

**Table 8.96 Bay Control Settings Categories**

Settings	Reference
General One-Line Settings	<i>Table 8.97</i>
Busbar Information	<i>Table 8.98</i>
Breaker Information	<i>Table 8.99</i>
Disconnect Information	<i>Table 8.100</i>
One-Line Analog Display	<i>Table 8.101</i>
Control Section	<i>Table 8.102</i>

**Table 8.97 General One-Line Settings**

Setting	Prompt	Default
MIMIC	One-line Screen Number (1–9999)	1
BAYNAME <sup>a</sup>	Bay Name (20 characters) <sup>b</sup>	BAY 1
BAYLAB <sup>c, d</sup> <sub>n</sub>	Bay Label <i>n</i> (where <i>n</i> = 1–9) (35 pixels, 5–8 characters) <sup>b</sup>	LABEL <i>n</i>

<sup>a</sup> BAYNAME setting will be uppercase.

<sup>b</sup> BAYNAME, BAYLAB1, and BAYLAB2 settings must contain at least one character.

<sup>c</sup> Each of the one-line diagrams in the SEL-451 has a predefined number of Bay Labels. The number of Bay Label settings (1–9) in Table 8.97 is dependent on the MIMIC setting. Refer to Section 5: Control in the SEL-400 Series Relays Instruction Manual for the number of Bay Label settings associated with each one-line diagram.

<sup>d</sup> BAYLAB1 and BAYLAB2 settings are only available in one-line diagrams 14, 17, 18, and 23.

**Table 8.98 Busbar Information**

Setting	Prompt	Default
BUSNAM <sub>n</sub> <sup>a</sup>	Busbar <i>n</i> Name (where <i>n</i> = 1–9) (40 pixels, 6–10 characters) <sup>b, c</sup>	BUS <i>n</i>

<sup>a</sup> Each of the one-line diagrams in the SEL-451 has a predefined number of Busbar names. The number of Busbar Name settings (1–9) in Table 8.98 is dependent on the MIMIC setting. Refer to Section 5: Control in the SEL-400 Series Relays Instruction Manual for the number of Busbar Name settings associated with each one-line diagram.

<sup>b</sup> BUSNAM1, BUSNAM2, and BUSNAM3 settings must contain at least one character.

<sup>c</sup> Duplicate Busbar names are not allowed. If a duplicate name is entered, the Duplicate Busbar Name error message is displayed and the set routine returns to the first duplicate Busbar Name setting.

**Table 8.99 Breaker Information<sup>a</sup> (Sheet 1 of 2)**

Setting	Prompt	Default
B1HMINM	Breaker 1 HMI Name (max 3–17 characters) <sup>b, c</sup>	BK1
B1CTLNM	Breaker 1 Cntl. Scr. Name (max 15 characters) <sup>b, c</sup>	Breaker 1
521CLSM	Breaker 1 Close Status (SELOGIC Equation)	52ACL1
521_ALM	Breaker 1 Alarm Status (SELOGIC Equation)	52AAL1
521RACK <sup>d</sup>	Breaker 1 Racked Status (SELOGIC Equation)	1
521TEST <sup>d</sup>	Breaker 1 Racked Status (SELOGIC Equation)	0
B2HMINM	Breaker 2 HMI Name (max 3–17 characters) <sup>b, c</sup>	BK2
B2CTLNM	Breaker 2 Cntl. Scr. Name (max 15 characters) <sup>b, c</sup>	Breaker 2
522CLSM	Breaker 2 Close Status (SELOGIC Equation)	52ACL2
522_ALM	Breaker 2 Alarm Status (SELOGIC Equation)	52AAL2

**Table 8.99 Breaker Information<sup>a</sup> (Sheet 2 of 2)**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>
522RACK <sup>d</sup>	Breaker 2 Racked Status (SELOGIC Equation)	1
522TEST <sup>d</sup>	Breaker 2 Racked Status (SELOGIC Equation)	0
B3HMINM	Breaker 3 HMI Name (max 3–17 characters) <sup>b, c</sup>	BK3
B3CTLNM	Breaker 3 Cntl. Scr. Name (max 15 characters) <sup>b, c</sup>	Breaker 3
523CLSM	Breaker 3 Close Status (SELOGIC Equation)	NA
523_ALM	Breaker 3 Alarm Status (SELOGIC Equation)	NA
523RACK <sup>d</sup>	Breaker 3 Racked Status (SELOGIC Equation)	1
523TEST <sup>d</sup>	Breaker 3 Racked Status (SELOGIC Equation)	0

<sup>a</sup> Each of the one-line diagrams in the SEL-451 has a predefined number of breakers. The number of Breaker-associated settings (1–3) in Table 8.99 is dependent on the MIMIC setting. Refer to *Section 5: Control* in the SEL-400 Series Relays Instruction Manual for the number of breaker-associated settings associated with each one-line diagram.

<sup>b</sup> BKRNAM1, BKRNAM2, and BKRNAM3 settings must contain at least one character.

<sup>c</sup> Duplicate Breaker names are not allowed. If a duplicate name is entered, the *Duplicate Breaker Name* error message is displayed and the set routine returns to the first duplicate Breaker Name setting.

<sup>d</sup> The setting only applies to rack-type breakers (see Section 4: Front-Panel Operations). Non-rack type breakers are not impacted by the setting.

---

**NOTE:** Each of the one-line diagrams in the SEL-451 has a predefined number of Disconnect switches. The number of Disconnect switches associated settings (1–10) in Table 8.100 is dependent on the MIMIC setting. Refer to *Section 5: Control* in the SEL-400 Series Relays Instruction Manual for the number of Disconnect switches associated settings associated with each one-line diagram.

**Table 8.100 Disconnect Information (Sheet 1 of 2)**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>
D1HMIN	Disconnect 1 HMI Name (max 3–17 characters) <sup>a, b</sup>	D1
D1CTLN	Disconnect 1 Control Scr. Name (max 15 char.)	BB 1
89AM01 <sup>c</sup>	Disconnect 1 NO Contact (SELOGIC equation)	IN203
89BM01 <sup>c</sup>	Disconnect 1 NC Contact (SELOGIC equation)	IN204
89ALP01	Disconnect 1 Alarm Pickup Delay (1–99999 cyc)	300
89CCN01	Dis. 1 Remote Close Control (SELOGIC equation)	89CC01
89OCN1	Dis. 1 Remote Open Control (SELOGIC equation)	89OC01
89CTL01	Dis. 1 Front Panel Ctl. Enable (SELOGIC Equation)	1
89CST01	Dis. 1 Close Seal-in Time (OFF, 1–99999 cyc)	280
89CIT01	Dis. 1 Close Immobility Time (OFF, 1–99999 cyc)	20
89CRS01	Disconnect 1 Close Reset (SELOGIC Equation)	
89OST01	Dis. 1 Open Seal-in Time (1–99999 cyc)	280
89OIT01	Dis. 1 Open Immobility Time (OFF, 1–99999 cyc)	20
89ORS01	Disconnect 1 Open Reset (SELOGIC Equation)	89OPN01 or 89OSI01
89OBL01	Disconnect 1 Open Block (SELOGIC Equation)	NA
89CIR01	Dis. 1 Close Immob. Time Reset (SELOGIC Equation)	NOT 89OPN01
89OIR01	Dis. 1 Open Immob. Time Reset (SELOGIC Equation)	NOT 89CL01
DnHMIN	Disconnect <i>n</i> ( <i>n</i> = 2–20) HMI Name (max 3–17 characters)	D <i>n</i>
DnCTLN	Disconnect <i>n</i> ( <i>n</i> = 2–20) Control Scr. Name (max 15 char.)	BB <i>n</i>
89AM <i>n</i> <sup>c</sup>	Disconnect <i>n</i> ( <i>n</i> = 2–20) NO Contact (SELOGIC equation)	1
89BM <i>n</i> <sup>c</sup>	Disconnect <i>n</i> ( <i>n</i> = 2–20) NC Contact (SELOGIC equation)	0
89ALP <i>n</i>	Disconnect <i>n</i> ( <i>n</i> = 2–20) Alarm Pickup Delay (1–99999 cyc)	300
89CCN <i>n</i>	Disconnect <i>n</i> ( <i>n</i> = 2–20) Remote Close Control (SELOGIC equation)	89CC <i>n</i>

**Table 8.100 Disconnect Information (Sheet 2 of 2)**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>
89OCN $n$	Disconnect $n$ ( $n = 2-20$ ) Remote Open Control (SELOGIC equation)	89OCn
89CTL $n$	Dis. $n$ ( $n = 2-20$ ) Front Panel Ctl. Enable (SELOGIC Equation)	1
89CST $n$	Disconnect $n$ ( $n = 2-20$ ) Close Seal-in Time (1-99999 cyc)	280
89CIT $n$	Dis. $n$ ( $n = 2-20$ ) Open Close Immobility Time (OFF, 1-99999 cyc)	20
89CRS $n$	Disconnect $n$ ( $n = 2-20$ ) Close Reset (SELOGIC Equation)	89CL $n$ OR 89CS $n$
89CBL $n$	Disconnect $n$ ( $n = 2-20$ ) Close Block (SELOGIC Equation)	NA
89OST $n$	Disconnect $n$ ( $n = 2-20$ ) Open Seal-in Time (1-99999 cyc)	280
89OIT $n$	Dis. $n$ ( $n = 2-20$ ) Open Immobility Time (OFF, 1-99999)	20
89ORS $n$	Disconnect $n$ ( $n = 2-20$ ) Open Reset (SELOGIC Equation)	89OPN $n$ OR 89OST $n$
89OBL $n$	Disconnect $n$ ( $n = 2-20$ ) Open Block (SELOGIC Equation)	NA
89CIR $n$	Dis. $n$ ( $n = 2-20$ ) Close Immob. Time Reset (SELOGIC Equation)	NOT 89OPN $n$
89OIR $n$	Dis. $n$ ( $n = 2-20$ ) Open Immob. Time Reset (SELOGIC Equation)	NOT 89CL $n$

<sup>a</sup> DISNAM1, DISNAM2, DISNAM3, DISNAM4, and DISNAM5 settings must contain at least one character.<sup>b</sup> Duplicate Disconnect names are not allowed. If a duplicate name is entered, the Duplicate Disconnect Name error message is displayed and the set routine returns to the first duplicate Disconnect Name setting.<sup>c</sup> Both of the corresponding 89AM1-5 and 89BM1-5 settings are required for correct disconnect switch and alarm logic operation.

**NOTE:** Each of the one-line diagrams in the SEL-451 has a predefined number of Analog displays. The number of Analog Display settings (1-6) in Table 8.101 is dependent on the MIMIC setting. Refer to Section 5: Control in the SEL-400 Series Relays Instruction Manual for the number of Analog Display settings provided with each one-line diagram.

**Table 8.101 One-Line Analog Display Points and User Text and Formatting<sup>a</sup>**

<b>Setting</b>	<b>Prompt</b>	<b>Default<sup>b</sup></b>
[Analog Quantity Name]	Name of any element in element store	None
[Pre-Text]	String of ASCII characters except double quotation marks and {} <sup>c</sup>	None
[Formatting]	{total width.characters to right of decimal place, scaling factor} <sup>d</sup>	None
[Post-text]	String of ASCII characters except double quotation marks and {}	None

<sup>a</sup> Analog Quantity Name, "User Text and Formatting."<sup>b</sup> The SEL-451 has no default values programmed for these settings.<sup>c</sup> Total length (pre- and post-text length + formatting width) of One-Line Analog Display is 50 pixels or 8 to 12 characters.<sup>d</sup> See *Display Points on page 4.10* in the SEL-400 Series Relays Instruction Manual for examples of setting Analog Display Points.**Table 8.102 Control Selection**

<b>Setting</b>	<b>Prompt</b>	<b>Default</b>
LOCAL	Local Control (SELOGIC equation)	NOT PLT03 <sup>a</sup>

<sup>a</sup> The protection freeform default settings that control the state of PLT03 are below:

1. PLT03S := PB3\_PUL AND NOT PLT03 # REMOTE ENABLED.

2. PLT03R := PB3\_PUL AND PLT03.

## Notes Settings

Use the Notes settings like a text pad to leave notes about the relay in the Notes area of the relay. See *Section 12: Settings in the SEL-400 Series Relays Instruction Manual* for additional information on Notes settings.

---

---

## S E C T I O N   9

---

---

# ASCII Command Reference

You can use a communications terminal or terminal emulation program to set and operate the SEL-451-6. This section explains the commands that you send to the SEL-451 using SEL ASCII communications protocol. The relay responds to commands such as settings, metering, and control operations.

This section lists all the commands supported by the relay, but most are described in *Section 14: ASCII Command Reference in the SEL-400 Series Relays Instruction Manual*. This section provides information on commands and command options that are unique to the SEL-451.

This section lists American National Standard Code for Information Interchange (ASCII) commands alphabetically. Commands, command options, and command variables that you enter are shown in bold. Lowercase italic letters and words in a command represent command variables that you determine based on the application (for example, circuit breaker number *n* = 1 or 2, remote bit number *nn* = 01–64, and *level*).

Command options appear with brief explanations about the command function. Refer to the references listed with the commands for more information on the relay function corresponding to the command or examples of the relay response to the command.

You can simplify the task of entering commands by shortening any ASCII command to the first three characters; for example, **ACCESS** becomes **ACC**. Always send a carriage return <CR> character, or a carriage return character followed by a line feed character <CR><LF> to command the relay to process the ASCII command. Usually, most terminals and terminal programs interpret the <Enter> key as a <CR>. For example, to send the **ACCESS** command, type **ACC <Enter>**.

Tables in this section show the access level(s) where the command or command option is active. Access levels in the SEL-451 are Access Level 0, Access Level 1, Access Level B (breaker), Access Level P (protection), Access Level A (automation), Access Level O (output), and Access Level 2.

# Description of Commands

---

*Table 9.1 lists all the commands supported by the relay and the corresponding links to the descriptions in Section 14: ASCII Command Reference in the SEL-400 Series Relays Instruction Manual.*

## Command List

**Table 9.1 SEL-451-6 List of Commands (Sheet 1 of 3)**

Command	Location of Command in <i>Section 14: ASCII Command Reference in the SEL-400 Series Relays Instruction Manual</i>
<b>2ACCESS</b>	<i>2ACCESS on page 14.1</i>
<b>89CLOSE n</b>	<i>89CLOSE n on page 14.2</i> (The SEL-451 supports 20 disconnects.)
<b>89OPEN n</b>	<i>89OPEN n on page 14.2</i> (The SEL-451 supports 20 disconnects.)
<b>AACCESS</b>	<i>AACCESS on page 14.3</i>
<b>ACCESS</b>	<i>ACCESS on page 14.3</i>
<b>BACCESS</b>	<i>BACCESS on page 14.3</i>
<b>BNAME</b>	<i>BNAME on page 14.4</i>
<b>BREAKER</b>	<i>BREAKER on page 14.4</i> (The SEL-451 supports two circuit breakers, designated 1 and 2.)
<b>CAL</b>	<i>CAL on page 14.5</i>
<b>CASCII</b>	<i>CASCII on page 14.6</i>
<b>CBREAKER</b>	<i>CBREAKER on page 14.6</i> (The SEL-451 supports two circuit breakers, designated 1 and 2.)
<b>CEVENT</b>	<i>CEVENT on page 14.7</i> (In the SEL-451, <b>CEV L</b> provides an 8 samples/cycle large resolution event report.)
<b>CFG CTNOM i</b>	<i>CFG CTNOM on page 14.10</i> (in the SEL-451, the nominal current choices are 1 and 5 for 1 A nominal and 5 A nominal CT inputs.)
<b>CHISTORY</b>	<i>CHISTORY on page 14.11</i> (In addition, the SEL-451 supports reports on high-impedance fault [HIF] events.)
<b>CHI HIF</b>	See <i>CHI HIF on page 9.5</i> in this section.
<b>CHI HIF TERSE</b>	See <i>CHI HIF TERSE on page 9.5</i> in this section.
<b>CLOSE n</b>	<i>CLOSE n on page 14.11</i> (The SEL-451 supports two circuit breakers, designated 1 and 2.)
<b>COMMUNICATIONS c</b>	<i>COMMUNICATIONS on page 14.12</i>
<b>COM PRP</b>	<i>COM PRP on page 14.14</i>
<b>COM PTP</b>	<i>COM PTP on page 14.14</i>
<b>COM RTC</b>	<i>COM RTC on page 14.16</i>
<b>COM SV</b>	<i>COM SV on page 14.17</i>
<b>CONTROL nn</b>	<i>CONTROL nn on page 14.24</i>
<b>COPY</b>	<i>COPY on page 14.25</i>
<b>CPR</b>	<i>CPR on page 14.26</i>
<b>CSER</b>	<i>CSER on page 14.26</i>
<b>CSTATUS</b>	<i>CSTATUS on page 14.28</i>
<b>CSUMMARY</b>	<i>CSUMMARY on page 14.28</i>
<b>CSU HIF</b>	See <i>CSU HIF on page 9.5</i> in this section.
<b>CSU HIF ACK</b>	See <i>CSU HIF ACK on page 9.6</i> in this section.
<b>CSU HIF NEXT</b>	See <i>CSU HIF NEXT on page 9.6</i> in this section.

**Table 9.1 SEL-451-6 List of Commands (Sheet 2 of 3)**

<b>Command</b>	<b>Location of Command in <i>Section 14: ASCII Command Reference in the SEL-400 Series Relays Instruction Manual</i></b>
<b>CSU HIF TERSE</b>	See <i>CSU HIF TERSE</i> on page 9.6 in this section.
<b>DATE</b>	<i>DATE</i> on page 14.29
<b>DNAME X</b>	<i>DNAME X</i> on page 14.30
<b>DNP</b>	<i>DNP</i> on page 14.30
<b>ETHERNET</b>	<i>ETHERNET</i> on page 14.30
<b>EVENT</b>	<i>EVENT</i> on page 14.32 (The SEL-451 supports large-resolution event reports of 8 samples/cycle.)
<b>EXIT</b>	<i>EXIT</i> on page 14.36
<b>FILE</b>	<i>FILE</i> on page 14.36
<b>GOOSE</b>	<i>GOOSE</i> on page 14.37
<b>GROUP</b>	<i>GROUP</i> on page 14.40
<b>HELP</b>	<i>HELP</i> on page 14.40
<b>HISTORY</b>	<i>HISTORY</i> on page 14.40 (In addition, you can access HIF histories using the following options.)
<b>HIS HIF</b>	See <i>HIS HIF</i> on page 9.6 in this section.
<b>HIS HIF C, HIS HIF R</b>	See <i>HIS HIF C</i> and <i>HIS HIF R</i> on page 9.7 in this section.
<b>HIS HIF CS, HIS HIF RA</b>	See <i>HIS HIF CA</i> and <i>HIS HIF RA</i> on page 9.7 in this section.
<b>HIZ</b>	See <i>HIZ</i> on page 9.7 in this section.
<b>HIZ C, HIZ R</b>	See <i>HIZ C</i> and <i>HIZ R</i> on page 9.8 in this section.
<b>HIZ CA, HIZ RA</b>	See <i>HIZ CA</i> and <i>HIZ RA</i> on page 9.8 in this section.
<b>HSG</b>	See <i>HSG</i> on page 9.8 in this section.
<b>ID</b>	<i>ID</i> on page 14.42
<b>INI HIF</b>	See <i>INI HIF</i> on page 9.9 in this section.
<b>IRIG</b>	<i>IRIG</i> on page 14.43
<b>LOG HIF</b>	See <i>LOG HIF</i> on page 9.9 in this section.
<b>LOOPBACK</b>	<i>LOOPBACK</i> on page 14.43
<b>MAC</b>	<i>MAC</i> on page 14.45
<b>MAP</b>	<i>MAP</i> on page 14.45
<b>METER</b>	See <i>METER</i> on page 9.10 in this section.
<b>MET</b>	See <i>MET</i> on page 9.10 in this section.
<b>MET AMV</b>	<i>MET AMV</i> on page 14.46
<b>MET ANA</b>	<i>MET ANA</i> on page 14.47
<b>MET BAT</b>	<i>MET BAT</i> on page 14.47 (The SEL-451 provides battery metering for two battery monitor channels.)
<b>MET D</b>	<i>MET D</i> on page 14.47
<b>MET E</b>	See <i>MET E</i> on page 9.10 in this section.
<b>MET M</b>	<i>MET M</i> on page 14.48
<b>MET HIF</b>	See <i>MET HIF</i> on page 9.11 in this section.
<b>MET PM</b>	<i>MET PM</i> on page 14.48
<b>MET PMV</b>	<i>MET PMV</i> on page 14.49
<b>MET RMS</b>	See <i>MET RMS</i> on page 9.11 in this section.
<b>MET RTC</b>	<i>MET RTC</i> on page 14.49
<b>MET SYN</b>	See <i>MET SYN</i> on page 9.12 in this section.

**Table 9.1 SEL-451-6 List of Commands (Sheet 3 of 3)**

<b>Command</b>	<b>Location of Command in <i>Section 14: ASCII Command Reference in the SEL-400 Series Relays Instruction Manual</i></b>
<b>MET T</b>	<i>MET T</i> on page 14.49
<b>OACCESS</b>	<i>OACCESS</i> on page 14.50
<b>OPEN n</b>	<i>OPEN n</i> on page 14.50 (The SEL-451 supports two circuit breakers, designated 1 and 2.)
<b>PACCESS</b>	<i>PACCESS</i> on page 14.51
<b>PASSWORD</b>	<i>PASSWORD</i> on page 14.51
<b>PING</b>	<i>PING</i> on page 14.52
<b>PORT</b>	<i>PORT</i> on page 14.52
<b>PROFILE</b>	<i>PROFILE</i> on page 14.53
<b>PULSE</b>	<i>PULSE</i> on page 14.54
<b>QUIT</b>	<i>QUIT</i> on page 14.54
<b>RTC</b>	<i>RTC</i> on page 14.55
<b>SER</b>	<i>SER</i> on page 14.55
<b>SET</b>	<i>SET</i> on page 14.57 ( <i>Table 9.22</i> lists the class and instance options available in the SEL-451.)
<b>SHOW</b>	<i>SHOW</i> on page 14.58 ( <i>Table 9.23</i> lists the class and instance options available in the SEL-451.)
<b>SNS</b>	<i>SNS</i> on page 14.59
<b>STATUS</b>	<i>STATUS</i> on page 14.59
<b>SUMMARY</b>	<i>SUMMARY</i> on page 14.61 (Additionally, the SEL-451 provides options to display summaries of HIF events.)
<b>SUM HIF</b>	See <i>SUM HIF</i> on page 9.14 in this section.
<b>SUM HIF ACK</b>	See <i>SUM HIF ACK</i> on page 9.14 in this section.
<b>SUM HIF NEXT</b>	See <i>SUM HIF NEXT</i> on page 9.14 in this section.
<b>TARGET</b>	<i>TARGET</i> on page 14.62
<b>TEC</b>	<i>TEC</i> on page 14.64
<b>TEST DB</b>	<i>TEST DB</i> on page 14.64
<b>TEST DB2</b>	<i>TEST DB2</i> on page 14.65
<b>TEST FM</b>	<i>TEST FM</i> on page 14.67
<b>TEST SV</b>	<i>TEST SV</i> on page 14.68
<b>TIME</b>	<i>TIME</i> on page 14.70
<b>TIME Q</b>	<i>TIME Q</i> on page 14.71
<b>TRIGGER</b>	<i>TRIGGER</i> on page 14.72 (Additionally, you can use the <b>TRI</b> command to trigger recording HIF events.)
<b>TRI HIF</b>	See <i>TRI HIF</i> on page 9.14 in this section.
<b>VECTOR</b>	<i>VECTOR</i> on page 14.72
<b>VERSION</b>	<i>VERSION</i> on page 14.72
<b>VIEW</b>	<i>VIEW</i> on page 14.74
<b>VSSI</b>	See <i>VSSI</i> on page 9.15 in this section.
<b>VSS</b>	See <i>VSS</i> on page 9.15 in this section.
<b>VSS C and VSS R</b>	See <i>VSS C and VSS R</i> on page 9.15 in this section.
<b>VSS I</b>	See <i>VSS I</i> on page 9.16 in this section.
<b>VSS T</b>	See <i>VSS T</i> on page 9.16 in this section.

## CHI HIF

Use the **CHI HIF** command to gather one-line descriptions of HIF event reports. This command is only available when the relay supports HIF detection.

**Table 9.2 CHI HIF Command**

Command	Description	Access Level
<b>CHI HIF</b>	Return the data as contained in the HIF History report for the most recent 100 HIF event reports in Compressed ASCII format (for SEL-2030 compatibility).	1, B, P, A, O, 2
<b>CHI HIF A</b>	Return one-line descriptions of the most recent 100 HIF event reports in Compressed ASCII format.	1, B, P, A, O, 2
<b>CHI HIF <i>k</i></b>	Return one-line descriptions for the most recent <i>k</i> number of HIF event reports in Compressed ASCII format.	1, B, P, A, O, 2

## CHI HIF TERSE

The **CHI HIF TERSE** command returns a Compressed ASCII HIF event report without the event report label lines. This command is only available when the relay supports HIF detection.

**Table 9.3 CHI HIF TERSE Command**

Command	Description	Access Level
<b>CHI HIF TERSE</b>	Return one-line descriptions of the most recent 100 event reports without the label lines in Compressed ASCII format.	1, B, P, A, O, 2
<b>CHI HIF <i>k</i> TERSE</b>	Return one-line descriptions for the most recent <i>k</i> number of HIF event reports without the label lines in Compressed ASCII format.	1, B, P, A, O, 2

## CSU HIF

Use the **CSU HIF** command to gather HIF event report summaries. This command is only available when the relay supports HIF detection.

**Table 9.4 CSU HIF Command**

Command	Description	Access Level
<b>CSU HIF</b>	Return the most recent HIF event summary (with label lines) in Compressed ASCII format.	1, B, P, A, O, 2
<b>CSU HIF <i>n</i><sup>a</sup></b>	Return a particular <i>n</i> HIF event summary (with label lines) in Compressed ASCII format.	1, B, P, A, O, 2

<sup>a</sup> Parameter *n* indicates event order or serial number; see the HIF event history report (HIS HIF on page 9.6).

When parameter *n* is 1–9999, *n* indicates the order of the event report. The most recent event report is 1, the next most recent report is 2, and so on. When parameter *n* is 10000–42767, *n* indicates the absolute serial number of the event report.

## CSU HIF ACK

Use the **CSU HIF ACK** command to acknowledge an HIF event summary that you recently retrieved with the **CSU HIF NEXT** command on the present communications port.

**Table 9.5 CSU HIF ACK Command**

Command	Description	Access Level
<b>CSU HIF ACK</b>	Acknowledge the oldest unacknowledged HIF event summary at the present communications port for Compressed ASCII format.	1, B, P, A, O, 2

## CSU HIF NEXT

Use the **CSU HIF NEXT** command to view the oldest unacknowledged HIF event summary in Compressed ASCII format.

**Table 9.6 CSU HIF NEXT Command**

Command	Description	Access Level
<b>CSU HIF NEXT</b>	View the oldest unacknowledged HIF event summary at the present communications port in Compressed ASCII format.	1, B, P, A, O, 2

## CSU HIF TERSE

The **TERSE** command option returns an HIF event summary report in Compressed ASCII format without labels; the relay sends only the data (including header data).

**Table 9.7 CSU HIF NEXT Command**

Command	Description	Access Level
<b>CSU HIF</b>	Return the most recent HIF event summary without the label lines in Compressed ASCII format.	1, B, P, A, O, 2
<b>CSU HIF <i>n</i><sup>a</sup></b>	Return a particular <i>n</i> HIF event summary without the label lines in Compressed ASCII format.	1, B, P, A, O, 2
<b>CSU HIF NEXT</b>	View the oldest unacknowledged HIF event summary without the label lines in Compressed ASCII format.	1, B, P, A, O, 2

<sup>a</sup> Parameter *n* indicates event order or serial number; see the **HIF Event History Report (HIS HIF)** on page 9.6.

You can apply the **TERSE** option to any of the **CSU HIF** commands except **CSU HIF ACK**.

## HIS HIF

The **HIS HIF** command displays a quick synopsis of the last 100 HIF events that the relay has captured. The rows in the HIS HIF report contain the event serial number, date, time, event type, location, maximum current, active group, and targets. See *HIF Event Summary* on page 7.30 for the HIS HIF report format. Use the **HIS HIF** command to list one-line descriptions of relay events. You can list HIF event histories by number or by date. This command is only available when the relay supports HIF detection.

**Table 9.8 HIS HIF Command**

Command	Description	Access Level
<b>HIS HIF</b>	Return HIF event histories with the oldest at the bottom of the list and the most recent at the top of the list.	1, B, P, A, O, 2
<b>HIS HIF <i>k</i><sup>a</sup></b>	Return the <i>k</i> most recent HIF event histories with the oldest at the bottom of the list and the most recent at the top of the list.	1, B, P, A, O, 2
<b>HIS HIF <i>date1</i><sup>b</sup></b>	Return the HIF event histories on date <i>date1</i>	1, B, P, A, O, 2
<b>HIS HIF <i>date1 date2</i><sup>b</sup></b>	Return the HIF event histories from <i>date1</i> to <i>date2</i> , with <i>date1</i> at the bottom of the list and <i>date2</i> at the top of the list.	1, B, P, A, O, 2

<sup>a</sup> Parameter *k* indicates an event number.<sup>b</sup> Enter *date1* and *date2* in the same format as Global setting DATE\_F.

## HIS HIF C and HIS HIF R

The **HIS HIF C** and **HIS HIF R** commands clear/reset the HIF history data and corresponding HIF event report data on the present port. Options C and R are identical.

**Table 9.9 HIS HIF C and HIS HIF R Commands**

Command	Description	Access Level
<b>HIS HIF C</b>	Clear/reset HIF event data on the present port only.	1, B, P, A, O, 2
<b>HIS HIF R</b>	Clear/reset HIF event data on the present port only.	1, B, P, A, O, 2

The relay prompts, Clear all HIF event reports for this port. Are you sure (Y/N)? when you issue the **HIS HIF C** and **HIS HIF R** commands. If you answer Y <Enter>, the relay clears the present port history data.

## HIS HIF CA and HIS HIF RA

The **HIS HIF CA** and **HIS HIF RA** commands clear all HIF history data and event reports from memory. Use these commands to completely delete HIF event report data captures.

**Table 9.10 HIS HIF CA and HIS HIF RA Commands**

Command	Description	Access Level
<b>HIS HIF CA</b>	Clear all HIF event data for all ports.	P, A, O, 2
<b>HIS HIF RA</b>	Clear all HIF event data for all ports.	P, A, O, 2

If you issue the **HIS HIF CA** or **HIS HIF RA** commands, the relay prompts, Clear all HIF event reports for all ports. Are you sure (Y/N)? If you answer Y <Enter>, the relay clears all history data and event reports. The relay resets the event report number to 10000.

## HIZ

The **HIZ** command displays a report of ground overcurrent HIF (50G HIZ) detection activity. This command is only available when the relay supports 50G HIZ detection. See *Figure 9.1* for a sample report.

=>HIZ <Enter>		
Relay 1	Date: 06/10/2007	Time: 08:04:16.698
Station A	Serial Number:	XXXXXXXXXX
Beginning Date/Time	Ending Date/Time	Counts
2007/06/02 14:56:18.038	2006/08/02 14:56:23.663	9
2007/06/02 14:56:29.537	2006/08/02 14:56:39.166	18

Figure 9.1 Sample HIZ Report

The rows in the HIZ report contain the event beginning date/time, ending date/time, and counts.

Table 9.11 HIZ Command

Command	Description	Access Level
<b>HIZ</b>	Return HIZ event histories with the oldest at the top of the list and the most recent at the bottom of the list.	1, B, P, A, O, 2
<b>HIZ k</b>	Return the <i>k</i> most recent HIF event histories with the oldest at the top of the list and the most recent at the bottom of the list.	1, B, P, A, O, 2

## HIZ C and HIZ R

The **HIZ C** and **HIZ R** commands clear/reset the HIZ event report data on the present port. Options C and R are identical.

Table 9.12 HIZ C and HIZ R Commands

Command	Description	Access Level
<b>HIZ C</b>	Clear/reset HIZ event data on the present port only.	1, B, P, A, O, 2
<b>HIZ R</b>	Clear/reset HIZ event data on the present port only.	1, B, P, A, O, 2

The relay prompts, Clear all HIZ event reports for this port. Are you sure (Y/N)? when you issue the **HIZ C** and **HIZ R** commands. If you answer Y <Enter>, the relay clears the present port HIZ event data.

## HIZ CA and HIZ RA

The **HIZ CA** and **HIZ RA** commands clear all HIZ event reports from memory. Use these commands to completely delete HIZ event report data captures.

Table 9.13 HIZ CA and HIZ RA Commands

Command	Description	Access Level
<b>HIZ CA</b>	Clear all HIZ event data for all ports.	P, A, O, 2
<b>HIZ RA</b>	Clear all HIZ event data for all ports.	P, A, O, 2

If you issue the **HIZ CA** or **HIZ RA** commands, the relay prompts, Clear all HIZ event reports for all ports. Are you sure (Y/N)? If you answer Y <Enter>, the relay clears all HIZ event data.

## HSG

The **HSG** command displays 100 long-term histogram counter values and 100 short-term histogram counter values of three phases, plus the learned limits for histograms: HISLIMA, HISLIMB, HISLIMC, and HISLIMGC and the fault thresholds NFA, NFB, and NFC.

HSG consists of data associated with the long-term and short-term bin numbers and the associated counters, mean, standard deviation, HISLIM, and NFA.

The **HSG** command is available only if HIZ fault detection is enabled by the relay part number.

If EHIF = N, then the relay response should be **HIF Not Enabled**.

If the **HSG** command is issued, the relay should display **Command is synchronizing with HISWIN** while it is waiting for the HISWIN period to expire.

**Table 9.14 HSG Commands**

Command	Description	Access Level
<b>HSG</b>	Displays long and short term histogram of bin numbers and associated counters, mean, standard deviation, HISLIM and NFA.	1, B, P, A, O, 2

## INI HIF

The **INI HIF** command is used to restart the tuning process used in HIF detection. This command is only available when the relay supports HIF detection and EHIF is not set to N.

**Table 9.15 INI HIF Command**

Command	Description	Access Level
<b>INI HIF</b>	Initiate the tuning process used in HIF detection.	2

If you issue the **INI HIF** commands, the relay prompts, **Start initial HIF tuning (Y/N)?** If you answer **Y <Enter>**, the relay initiates the tuning process and responds with **Initial HIF tuning started**.

## LOG HIF

The **LOG HIF** command displays the progress of HIF detection in percentage of final pickup. This command is only available when the EHIF setting is set to Y and the Relay Word bit ITUNE\_X ( $X = A, B, C$ , or  $G$ ) is deasserted (after the tuning process).

**Table 9.16 LOG HIF Command**

Command	Description	Access Level
<b>LOG HIF</b>	Displays the progress of HIF detection.	A, O, 2

If EHIF is set to N, the command response will be **Command Not Available**.

If EHIF is set to Y and ITUNE\_X is asserted, the command response will be **HIF Algorithm Tuning in Progress**.

A sample of the LOG HIF response is shown in *Figure 9.2*.

---

**NOTE:** Algorithm 1 corresponds to the odd-harmonic algorithm (ISM), and Algorithm 2 corresponds to the interharmonic algorithm (SDI).

---

<b>==&gt;LOG HIF &lt;Enter&gt;</b>									
Relay 1								Date: 09/17/2012	Time: 14:56:59.694
Station A								Serial Number: XXXXXXXXX	
Date	Time	Percent	ALG.1A	ALG.1B	ALG.1C	ALG.2A	ALG.2B	ALG.2C	HI1 HI2
09/17/2012	14:54:58.068	ALARM	0.00	0.00	0.00	0.00	0.00	0.00	000 000
		FAULT	0.00	0.00	0.00	0.00	0.00	0.00	000 000 000

---

**Figure 9.2 Sample LOG HIF Command Response**

## METER

The **METER** command displays reports about quantities the relay measures in the power system (voltages, currents, frequency, remote analogs, and so on) and internal relay operating quantities (math variables and synchronism-check values). For more information on power system measurements, see *Section 7: Metering in the SEL-400 Series Relays Instruction Manual*. For information on math variables, see *Section 13: SELOGIC Control Equation Programming in the SEL-400 Series Relays Instruction Manual*. Find a discussion of synchronism check in *Synchronism Check on page 5.130*.

LINE, BK1, and BK2 command options generally measure feeder line quantities and circuit breaker currents, depending on relay configuration (see *Current and Voltage Source Selection on page 5.3*).

## MET

Use the **MET** command to view fundamental metering quantities. The relay rejects harmonics and dc components to present only measured quantities at the power system fundamental operating frequency.

**Table 9.17 MET Command**

Command	Description	Access Level
<b>MET</b>	Display Line fundamental metering data.	1, B, P, A, O, 2
<b>MET <i>k</i></b>	Display Line fundamental metering data successively for <i>k</i> times.	1, B, P, A, O, 2
<b>MET <i>BKn</i><sup>a</sup></b>	Display Circuit Breaker <i>n</i> fundamental metering data.	1, B, P, A, O, 2
<b>MET <i>BKn k</i></b>	Display Circuit Breaker <i>n</i> fundamental metering data successively for <i>k</i> times.	1, B, P, A, O, 2
<b>MET SEC A</b>	Display fundamental secondary metering data for all terminal inputs.	1, B, P, A, O, 2
<b>MET SEC A <i>k</i></b>	Display fundamental secondary metering data for all terminal inputs for <i>k</i> times.	1, B, P, A, O, 2

<sup>a</sup> Parameter *n* is 1 or 2 to indicate Circuit Breaker 1 or Circuit Breaker 2.

The **MET** command without options defaults to the LINE fundamental metering data. Specify Circuit Breaker 1 and Circuit Breaker 2 by using the BK1 and BK2 command options, respectively.

Some situations require that you repeatedly monitor the power system for a brief period; specify a number after any **MET** command to automatically repeat the command.

## MET E

Use the **MET E** command to view the energy import and export quantities.

**Table 9.18 MET E Command**

Command	Description	Access Level
<b>MET E</b>	Display Line energy metering data.	1, B, P, A, O, 2
<b>MET E <i>k</i></b>	Display Line energy metering data successively for <i>k</i> times.	1, B, P, A, O, 2
<b>MET RE</b>	Reset Line energy metering data.	P, A, O, 2

The reset command, **MET RE**, resets the Line, BK1, and BK2 energy metering quantities. When you issue the **MET RE** command, the relay responds with Reset Energy Metering (Y/N)? If you answer Y <Enter>, the relay responds with Energy Metering Reset.

## MET HIF

Use the **MET HIF** command to view HIF data.

**Table 9.19 MET HIF Command**

Command	Description	Access Level
<b>MET HIF</b>	Displays HIF data.	1, B, P, A, O, 2

---

**NOTE:** Algorithm 1 corresponds to the odd-harmonic algorithm (ISM), and Algorithm 2 corresponds to the interharmonic algorithm (SDI).

A sample of the MET HIF response is shown in *Figure 9.3*.

---

```
==>>MET HIF <Enter>
Relay 1                               Date: 06/29/2024 Time: 15:36:25.882
Station A                             Serial Number: XXXXXXXXXX

HIF Detection:
          ALG.1A    ALG.1B    ALG.1C    ALG.2A    ALG.2B    ALG.2C
Alarm   (%)    0.00      0.00      0.00      0.00      0.00      0.00
Fault   (%)    0.00      0.00      0.00      0.00      0.00      0.00

HIF Analogs:
          A        B        C
ISM     (A)  15.50   16.00   19.50
ISMREF (A) 17.00   16.50   18.00
SDI     (A)  38.50   39.00   34.50
SDIREF (A) 34.00   34.50   35.00
d-value (A) 21.00   21.00   21.00

Initial HIF Tuning:
          A        B        C
Tuning  (%) 100.00  100.00  100.00
Start date 06/28/2024 06/28/2024 06/28/2024
Start time 12:06:27  12:07:21  12:08:26
End date 06/29/2024  06/29/2024 06/29/2024
End time 12:07:55  12:08:49  12:09:55

Last HIF Tuning Reset:
          A        B        C
Reset date 06/28/2024 06/28/2024 06/28/2024
Reset time 12:06:19  12:06:19  12:06:19
```

---

**Figure 9.3 Sample MET HIF Command Response**

## MET RMS

Use the **MET RMS** command to view rms (root-mean-square) metering quantities. The relay includes power system harmonics in rms quantities.

**Table 9.20 MET RMS Command**

Command	Description	Access Level
<b>MET RMS</b>	Display Line rms metering data.	1, B, P, A, O, 2
<b>MET RMS k</b>	Display Line rms metering data successively for <i>k</i> times.	1, B, P, A, O, 2
<b>MET BKn RMS<sup>a</sup></b>	Display Circuit Breaker <i>n</i> rms metering data.	1, B, P, A, O, 2
<b>MET BKn RMS k</b>	Display Circuit Breaker <i>n</i> rms metering data successively for <i>k</i> times.	1, B, P, A, O, 2

<sup>a</sup> Parameter *n* is 1 or 2 to indicate Circuit Breaker 1 or Circuit Breaker 2.

## MET SYN

Use the **MET SYN** command to view the synchronism-check reference voltage, normalized source voltages, angles, and slip calculations.

**Table 9.21 MET SYN Command**

Command	Description	Access Level
<b>MET SYN</b>	Display the synchronism-check values.	1, B, P, A, O, 2
<b>MET SYN <i>k</i></b>	Display the synchronism-check values successively for <i>k</i> times.	1, B, P, A, O, 2

If you have not enabled the synchronism-check function, the relay responds with **Synchronism Check Element Is Not Available.** (Enable synchronism check with the Global settings E25BK1, E25BK2, and NUMBK; see *Synchronism Check* on page 5.130 and *Section 8: Settings*).

## SET

Table 9.22 lists the options specifically available in the SEL-451.

**Table 9.22 SET Command Overview (Sheet 1 of 2)**

Command	Description	Access Level
<b>SET</b>	Set the Group relay settings, beginning at the first setting in the active group.	P, 2
<b>SET <i>n</i><sup>a</sup></b>	Set the Group <i>n</i> relay settings, beginning at the first setting in each instance.	P, 2
<b>SET A</b>	Set the Automation SELOGIC control equation relay settings in Block 1.	A, 2
<b>SET A <i>m</i><sup>b</sup></b>	Set the Automation SELOGIC control equation relay settings in Block <i>m</i> .	A, 2
<b>SET B</b>	Set the Bay Control relay settings, beginning at the first setting in this class.	P, A, O, 2
<b>SET D</b>	Set the DNP3 remapping settings, beginning at the first setting in this class for instance 1.	P, A, O, 2
<b>SET D <i>instance</i></b>	Set the DNP3 remapping settings beginning at the first setting of <i>instance</i> .	P, A, O, 2
<b>SET F</b>	Set the Front Panel relay settings, beginning at the first setting in this class.	P, A, O, 2
<b>SET G</b>	Set the Global relay settings, beginning at the first setting in this class.	P, A, O, 2
<b>SET L</b>	Set the Protection SELOGIC control equation relay settings for the active group.	P, 2
<b>SET L <i>n</i><sup>a</sup></b>	Set the Protection SELOGIC relay settings for Instance <i>n</i> , which is Group <i>n</i> .	P, 2
<b>SET M</b>	Set the Breaker Monitor relay settings, beginning at the first setting in this class.	P, 2
<b>SET N</b>	Enter text using the text-edit format.	P, A, O, 2
<b>SET O</b>	Set the Output SELOGIC control equation relay settings, beginning at OUT201.	O, 2
<b>SET P</b>	Set the port presently in use, beginning at the first setting for this port.	P, A, O, 2

**Table 9.22 SET Command Overview (Sheet 2 of 2)**

<b>Command</b>	<b>Description</b>	<b>Access Level</b>
<b>SET P p<sup>c</sup></b>	Set the communications port relay settings for PORT p, beginning at the first setting for this port.	P, A, O, 2
<b>SET R</b>	Set the Report relay settings, beginning at the first setting for this class.	P, A, O, 2
<b>SET T</b>	Set the alias settings.	P, A, O, 2

<sup>a</sup> Parameter n is 1- 6 for Protection Groups 1 through 6.<sup>b</sup> Parameter m is for Automation SELOGIC blocks 1 through 10.<sup>c</sup> Parameter p = 1-3, F, or 5, corresponding to PORT 1-PORT 3, PORT F, or PORT 5.

## SHOW

The following table lists the class and instance options available in the SEL-451.

**Table 9.23 SHO Command Overview**

<b>Command</b>	<b>Description</b>	<b>Access Level</b>
<b>SHO</b>	Show the Group relay settings, beginning at the first setting in the active group.	1, B, P, A, O, 2
<b>SHO n<sup>a</sup></b>	Show the Group n relay settings, beginning at the first setting in each instance.	1, B, P, A, O, 2
<b>SHO A</b>	Show the Automation SELOGIC control equation relay settings in Block 1.	1, B, P, A, O, 2
<b>SHO A m<sup>b</sup></b>	Show the Automation SELOGIC control equation relay settings in Block m.	1, B, P, A, O, 2
<b>SHO B</b>	Show the Bay Control relay settings, beginning at the first setting in this class.	1, B, P, A, O, 2
<b>SHO D</b>	Show the serial port DNP3 remapping settings for instance 1.	P, A, O, 2
<b>SHO D instance</b>	Show the DNP3 remapping settings for instance.	P, A, O, 2
<b>SHO F</b>	Show the Front Panel relay settings, beginning at the first setting in this class.	1, B, P, A, O, 2
<b>SHO G</b>	Show the Global relay settings, beginning at the first setting in this class.	1, B, P, A, O, 2
<b>SHO L</b>	Show the Protection SELOGIC control equation relay settings for the active group.	1, B, P, A, O, 2
<b>SHO L n<sup>a</sup></b>	Show the Protection SELOGIC control equation relay settings for Instance n, which is Group n.	1, B, P, A, O, 2
<b>SHO M</b>	Show the Breaker Monitor relay settings, beginning at the first setting in this class.	1, B, P, A, O, 2
<b>SHO N</b>	Show notes in the relay.	1, B, P, A, O, 2
<b>SHO O</b>	Show the Output SELOGIC control equation relay settings, beginning at OUT201.	1, B, P, A, O, 2
<b>SHO P</b>	Show the relay settings for the port presently in use, beginning at the first PORT F setting.	1, B, P, A, O, 2
<b>SHO P p<sup>c</sup></b>	Show the communications port relay settings for PORT p, beginning at the first setting for this port.	1, B, P, A, O, 2

**Table 9.23 SHO Command Overview**

Command	Description	Access Level
<b>SHO R</b>	Show the Report relay settings, beginning at the first setting for this class.	I, B, P, A, O, 2
<b>SHO T</b>	Show the alias settings.	I, B, P, A, O, 2

<sup>a</sup> Parameter n is 1-6 for Group 1 through Group 6.<sup>b</sup> Parameter m is for Automation SELOGIC blocks 1 through 10.<sup>c</sup> Parameter p = 1-3, F, and 5 which corresponds to PORT 1-PORT 3, PORT F, and PORT 5.

## SUM HIF

Use the **SUM HIF** command to view the HIF event summary reports in the relay memory. This command is only available when the relay supports HIF detection.

**Table 9.24 SUM HIF Command**

Command	Description	Access Level
<b>SUM HIF</b>	Return the most recent HIF event summary.	I, B, P, A, O, 2
<b>SUM HIF k</b>	Return an event summary for HIF event k.	I, B, P, A, O, 2

## SUM HIF ACK

Use **SUM HIF ACK** to acknowledge an event summary that you recently viewed with the **SUM HIF NEXT** command on the present communications port. Acknowledge the oldest summary (specify no event number).

**Table 9.25 SUM HIF ACK Command**

Command	Description	Access Level
<b>SUM HIF ACK</b>	Acknowledge the oldest unacknowledged HIF event summary at the present communications port.	I, B, P, A, O, 2

If you attempt to acknowledge an event summary that you have not viewed on the present port with the **SUM NEXT** command, the relay responds with HIF Event summary number *n* has not been viewed with the NEXT option.

## SUM HIF NEXT

Use the **SUM HIF NEXT** command to view the oldest (next) unacknowledged HIF event summary.

**Table 9.26 SUM HIF NEXT Command**

Command	Description	Access Level
<b>SUM HIF NEXT</b>	View the oldest unacknowledged HIF event summary at the present communications port.	I, B, P, A, O, 2

## TRI HIF

Use the **TRI HIF** command to trigger the SEL-451 to record data for HIF event reports. This command is only available when the relay supports HIF detection and EHIF is not set to N.

**Table 9.27 TRI HIF Command**

Command	Description	Access Level
<b>TRI HIF</b>	Trigger relay data capture.	1, B, P, A, O, 2

When you issue the **TRI HIF** command, the relay responds with **HIF** triggered. If the event did not trigger within 1 second, the relay responds with **HIF** did not trigger.

## VSSI

Use the **VSSI** command to view the SEL-451 voltage sag, swell, and interruption report. For more information on VSSI reports, see *VSSI Report on page 7.12*.

## VSS

The **VSS** command displays the VSSI report data stored in the nonvolatile memory. The default order of the **VSS** command response is oldest to newest from list top to list bottom. You can view the VSSI records in forward or reverse chronological order or in forward or reverse date order.

**Table 9.28 VSS Command**

Command	Description	Access Level
<b>VSS</b>	Return all available records in the VSSI report, with the oldest (highest number) row at the top of the list and the most recent (lowest number) row at the bottom of the list.	1, B, P, A, O, 2
<b>VSS <i>k</i></b>	Return the <i>k</i> most recent records from the VSSI recorder, with the oldest (highest number) row at the top of the list and the most recent (lowest number) row at the bottom of the list.	1, B, P, A, O, 2
<b>VSS <i>m n</i><sup>a</sup></b>	Return the VSSI records from <i>m</i> to <i>n</i> . If <i>m</i> is greater than <i>n</i> , records appear with the most recent (lowest number) row at the top of the list and the oldest (highest number) row at the bottom of the list. If <i>m</i> is less than <i>n</i> , records appear with the oldest (highest number) row at the top of the list and the most recent (lowest number) row at the bottom of the list.	1, B, P, A, O, 2
<b>VSS <i>date1</i><sup>b</sup></b>	Return the VSSI records on <i>date1</i> , with the oldest (highest number) row at the top of the list and the most recent (lowest number) row at the bottom of the list.	1, B, P, A, O, 2
<b>VSS <i>date1 date2</i><sup>b</sup></b>	Return the VSSI record from <i>date1</i> at the top of the list, to <i>date2</i> at the bottom of the list.	1, B, P, A, O, 2

<sup>a</sup> Parameter *m* and *n* indicate a VSSI record number, where 1 is the latest record.

<sup>b</sup> Enter *date1* and *date2* in the same format as specified by Global setting DATE\_F.

## VSS C and VSS R

The **VSS C** and **VSS R** commands clear all VSSI records from the nonvolatile memory. Options C and R are identical.

**Table 9.29 VSS C and VSS R Commands**

Command	Description	Access Level
VSS C	Clear all VSSI records stored in relay buffer.	2
VSS R	Clear all VSSI records stored in relay buffer.	2

The relay prompts, Clear the Voltage Sag/Swell/Interruption buffer. Are you sure (Y/N)? when you issue the **VSS C** or **VSS R** command. If you answer **Y <Enter>**, the relay clears all stored VSSI records.

## VSS I

Use the **VSS I** command to reset and initialize the VSSI monitor, especially after relay commissioning and testing. The command will also clear the VSSVB and V1REF values.

**Table 9.30 VSS I Command**

Command	Description	Access Level
VSS I	Initialize the VSSI monitor and clears the reference voltage.	2

When you issue the **VSS I** command, the relay responds as follows: Initialize the Voltage Sag/Swell/Interruption monitor. Are you sure (Y/N)? If you answer **Y <Enter>**, the relay re-arms the VSSI recorder after satisfactory voltage signals are applied for about 12 seconds.

## VSS T

Use **VSS T** command to manually trigger the VSSI recorder and create some VSSI report entries. This command is valid only after VSSVB has been initialized.

**Table 9.31 VSS T Command**

Command	Description	Access Level
VSS T	Trigger the VSSI recorder.	1, B, P, A, O, 2

After the **VSS T** command is issued, the relay responds with Triggered. If a **VSS T** command is issued before VSSVB is initialized, the relay responds with Did not Trigger.

---

---

## S E C T I O N   1 0

---

# Communications Interfaces

*Section 15: Communications Interfaces–Section 18: Synchrophasors in the SEL-400 Series Relays Instruction Manual* describe the various communications interfaces and protocols used in SEL-400 series products. This section describes aspects of the communications protocols that are unique to the SEL-451. The following topics are discussed:

- *Virtual File Interface on page 10.1*
- *Communications Database on page 10.1*
- *DNP3 Communication on page 10.9*
- *IEC 61850 Communication on page 10.23*
- *Synchrophasors on page 10.41*

## Virtual File Interface

---

### Events Directory

In addition to the files described in *Section 15: Communications Interfaces in the SEL-400 Series Relays Instruction Manual*, the SEL-451 includes HIF oscillography files in the EVENTS directory when the relay supports HIF detection. The size of the HIF event report file is determined by the HIFLER setting in effect at the time the HIF event is triggered. Oscillography is available at the rate of 1-sample/2 cycles.

## Communications Database

---

The SEL-451 maintains a database to describe itself to external devices via the SEL Fast Message Data Access protocol. This database includes a variety of data within the relay that are available to devices connected in a serial or Ethernet network. The database includes the regions and data described in *Table 10.1*. Use the **MAP** and **VIEW** commands to display maps and contents of the database regions. See *Section 9: ASCII Command Reference* for more information on the **MAP** and **VIEW** commands.

**Table 10.1 SEL-451 Database Regions (Sheet 1 of 2)**

Region Name	Contents	Update Rate
LOCAL	Relay identification data including FID, Relay ID, Station ID, and active protection settings group	Updated on settings change and whenever monitored values change
METER	Metering and measurement data	0.5 s
DEMAND	Demand and peak demand measurement data	15 s
TARGET	Selected rows of Relay Word bit data	0.5 s

**Table 10.1 SEL-451 Database Regions (Sheet 2 of 2)**

Region Name	Contents	Update Rate
HISTORY	Relay event history records for the 10 most recent events	Within 15 s of any new event
BREAKER	Circuit breaker monitor summary data	15 s
STATUS	Self-test diagnostic status data	5 s
ANALOGS	Protection and automation math variables	0.5 s

Data within the Ethernet card regions are available for access by external devices via the SEL Fast Message protocol.

The LOCAL region contains the device FID, SID, and RID. It will also provide appropriate status points. This region is updated on settings changes and whenever monitored status points change (see *Table 10.2*).

**Table 10.2 SEL-451 Database Structure—LOCAL Region**

Address (Hex)	Name	Type	Description
0000	FID	char[48]	FID string
0030	BFID	char[48]	SELBOOT FID string
0060	SER_NUM	char[16]	Device Serial number, from factory settings
0070	PART_NUM	char[24]	Device part number, from factory settings
0088	CONFIG	char[8]	Device configuration string (as reported in <b>ID</b> command)
0090	SPECIAL	char[8]	Special device configuration string (as reported in <b>ID</b> command)
0098	DEVICE_ID	char[40]	Relay ID setting, from Global settings
00C0	NODE_ID	char[40]	Station ID from Global settings
00E8	GROUP	int	Active group
00E9	STATUS	int	Bit map of status flags: 0 for okay, 1 for failure

The METER region contains all the basic meter and energy information. This region is updated every 0.5 seconds. See *Table 10.3* for the Map.

**Table 10.3 SEL-451 Database Structure—METER Region (Sheet 1 of 3)**

Address (Hex)	Name	Type	Description
1000	_YEAR	int	4-digit year when data were sampled
1001	DAY_OF_YEAR	int	1–366 day when data were sampled
1002	TIME(ms)	long int	Time of day in ms when data were sampled (0–86,400,00)
1004	FREQ	float	System frequency
1006	VDC1	float	Battery 1 voltage
1008	VDC2	float	Battery 2 voltage
100A, 100C	IA1	float[2]	Line A-Phase current magnitude and phase
100E, 1010	IB1	float[2]	Line B-Phase current magnitude and phase
1012, 1014	IC1	float[2]	Line C-Phase current magnitude and phase
1016, 1018	I0_1	float[2]	Line 0-sequence current magnitude and phase
101A, 101C	I1_1	float[2]	Line 1-sequence current magnitude and phase
101E, 1020	I2_1	float[2]	Line 2-sequence current magnitude and phase

**Table 10.3 SEL-451 Database Structure—METER Region (Sheet 2 of 3)**

<b>Address (Hex)</b>	<b>Name</b>	<b>Type</b>	<b>Description</b>
1022, 1024	IA2	float[2]	Breaker 1 A-Phase current magnitude and phase
1026, 1028	IB2	float[2]	Breaker 1 B-Phase current magnitude and phase
102A, 102C	IC2	float[2]	Breaker 1 C-Phase current magnitude and phase
102E, 1030	IA3	float[2]	Breaker 2 A-Phase current magnitude and phase
1032, 1034	IB3	float[2]	Breaker 2 B-Phase current magnitude and phase
1036, 1038	IC3	float[2]	Breaker 2 C-Phase current magnitude and phase
103A, 103C	VA	float[2]	A-Phase voltage magnitude and phase
103E, 1040	VB	float[2]	B-Phase voltage magnitude and phase
1042, 1044	VC	float[2]	C-Phase voltage magnitude and phase
1046, 1048	V0	float[2]	0-sequence voltage magnitude and phase
104A, 104C	V1	float[2]	1-sequence voltage magnitude and phase
104E, 1050	V2	float[2]	2-sequence voltage magnitude and phase
1052	VP	float	Polarizing voltage magnitude
1054	VS1	float	Synchronizing voltage 1 magnitude
1056	VS2	float	Synchronizing voltage 2 magnitude
1058	ANG1_DIF	float	VS1 and VP angle difference, in degrees
105A	VS1_SLIP	float	VS1 frequency slip with respect to VP, in Hz
105C	ANG2_DIF	float	VS2 and VP angle difference, in degrees
105E	VS2_SLIP	float	VS2 frequency slip with respect to VP, in Hz
1060	PA	float	A-Phase real power
1062	PB	float	B-Phase real power
1064	PC	float	C-Phase real power
1066	P	float	Total real power
1068	QA	float	A-Phase reactive power
106A	QB	float	B-Phase reactive power
106C	QC	float	C-Phase reactive power
106E	Q	float	Total reactive power
1070	SA	float	A-Phase apparent power, if available
1072	SB	float	B-Phase apparent power, if available
1074	SC	float	C-Phase apparent power, if available
1076	S	float	Total apparent power
1078	PFA	float	A-Phase power factor
107A	PFB	float	Phase power factor
107C	PFC	float	Phase power factor
107E	PF	float	Three-phase power factor
1080	PEA	float	Positive A-Phase energy in kWh
1082	PEB	float	Positive B-Phase energy in kWh
1084	PEC	float	Positive C-Phase energy in kWh
1086	PE	float	Total positive energy in kWh
1088	NEA	float	Negative A-Phase energy in kWh
108A	NEB	float	Negative B-Phase energy in kWh

**Table 10.3 SEL-451 Database Structure—METER Region (Sheet 3 of 3)**

<b>Address (Hex)</b>	<b>Name</b>	<b>Type</b>	<b>Description</b>
108C	NEC	float	Negative C-Phase energy in kWh
108E	NE	float	Total negative energy in kWh

The DEMAND region contains demand and peak demand information. This region is updated every 15 seconds. See *Table 10.4* for the Map.

**Table 10.4 SEL-451 Database Structure—DEMAND Region**

<b>Address (Hex)</b>	<b>Name</b>	<b>Type</b>	<b>Description</b>
2000	_YEAR	int	4-digit year when data were sampled
2001	DAY_OF_YEAR	int	1–366 day when data were sampled
2002	TIME(ms)	long int	Time of day in ms when data were sampled (0–86,400,00)
2004	IA	float	A-Phase demand current
2006	IB	float	B-Phase demand current
2008	IC	float	C-Phase demand current
200A	I0	float	0-sequence demand current
200C	I2	float	2-sequence demand current
200E	PA	float	A-Phase demand real power
2010	PB	float	B-Phase demand real power
2012	PC	float	C-Phase demand real power
2014	P	float	Total demand real power
2016	SA	float	A-Phase demand apparent power
2018	SB	float	B-Phase demand apparent power
201A	SC	float	C-Phase demand apparent power
201C	S	float	Total demand apparent power
201E	PK_IA	float	A-Phase demand current
2020	PK_IB	float	B-Phase demand current
2022	PK_IC	float	C-Phase demand current
2024	PK_I0	float	0-sequence demand current
2026	PK_I2	float	2-sequence demand current
2028	PK_PA	float	A-Phase demand real power
202A	PK_PB	float	B-Phase demand real power
202C	PK_PC	float	C-Phase demand real power
202E	PK_P	float	Total demand real power
2030	PK_SA	float	A-Phase demand apparent power
2032	PK_SB	float	B-Phase demand apparent power
2034	PK_SC	float	C-Phase demand apparent power
2036	PK_S	float	Total demand apparent power

The TARGET region contains the entire visible Relay Word plus the rows designated specifically for the TARGET region. This region is updated every 0.5 seconds. See *Table 10.5* for the map. See *Section 11: Relay Word Bits* for detailed information on the Relay Word bits.

**Table 10.5 SEL-451 Database Structure—TARGET Region**

<b>Address (Hex)</b>	<b>Name</b>	<b>Type</b>	<b>Description</b>
3000	_YEAR	int	4-digit year when data were sampled
3001	DAY_OF_YEAR	int	1–366 day when data were sampled
3002	TIME(ms)	long int	Time of day in ms when data were sampled (0–86,400,000)
3004	TARGET	char[~535]	Entire Relay Word with bit labels

The HISTORY region contains all information available in a History report for the most recent 10 events. This region is updated within 15 seconds of any new events. See *Table 10.6* for the map.

**Table 10.6 SEL-451 Database Structure—HISTORY Region**

<b>Address (Hex)</b>	<b>Name</b>	<b>Type</b>	<b>Description</b>
4000	_YEAR	int	4-digit year when data were sampled
4001	DAY_OF_YEAR	int	1–366 day when data were sampled
4002	TIME(ms)	long int	Time of day in ms when data were sampled (0–86,400,000)
4004	REF_NUM	int[10]	Event serial number
400E	MONTH	int[10]	Month of event
4018	DAY	int[10]	Day of event
4022	YEAR	int[10]	Year of event
402C	HOUR	int[10]	Hour of event
4036	MIN	int[10]	Minute of event
4040	SEC	int[10]	Second of event
404A	MSEC	int[10]	Milliseconds of event
4054	EVENT	char[60]	Event type string
4090	GROUP	int[10]	Active group during fault
409A	FREQ	float[10]	System frequency at time of fault
40AE	TAR_SMALL	char[160]	System targets from event (16 characters per event)
414E	FAULT_LOC	float[10]	Fault location
4162	SHOT	int[10]	Recloser shot counter
416C	SHOT_1P	int[10]	Single-pole recloser counter
4176	SHOT_3P	int[10]	Three-pole recloser counter
4180	CURR	int[10]	Fault current in primary A
418A	TARGETS	char[1000]	System targets from event (100 characters per event)

The BREAKER region contains some of the information available in a summary Breaker report. This region is updated every 15 seconds. See *Table 10.7* for the map.

**Table 10.7 SEL-451 Database Structure—BREAKER Region (Sheet 1 of 2)**

<b>Address (Hex)</b>	<b>Name</b>	<b>Type</b>	<b>Description</b>
5000	_YEAR	int	4-digit year when data were sampled
5001	DAY_OF_YEAR	int	1–366 day when data were sampled

**Table 10.7 SEL-451 Database Structure—BREAKER Region (Sheet 2 of 2)**

<b>Address (Hex)</b>	<b>Name</b>	<b>Type</b>	<b>Description</b>
5002	TIME(ms)	long int	Time of day in ms when data were sampled (0–86,400,000)
5004	BCWA1	float	Breaker 1 A-Phase breaker wear (%)
5006	BCWB1	float	Breaker 1 B-Phase breaker wear (%)
5008	BCWC1	float	Breaker 1 C-Phase breaker wear (%)
500A	BCWA2	float	Breaker 2 A-Phase breaker wear (%)
500C	BCWB2	float	Breaker 2 B-Phase breaker wear (%)
500E	BCWC2	float	Breaker 2 C-Phase breaker wear (%)
5010	CURA1	float	Breaker 1 A-Phase accumulated current (kA)
5012	CURB1	float	Breaker 1 B-Phase accumulated current (kA)
5014	CURC1	float	Breaker 1 C-Phase accumulated current (kA)
5016	CURA2	float	Breaker 2 A-Phase accumulated current (kA)
5018	CURB2	float	Breaker 2 B-Phase accumulated current (kA)
501A	CURC2	float	Breaker 2 C-Phase accumulated current (kA)
501C	NOPA1	long int	Breaker 1 A-Phase number of operations
501E	NOPB1	long int	Breaker 1 B-Phase number of operations
5020	NOPC1	long int	Breaker 1 C-Phase number of operations
5022	NOPA2	long int	Breaker 2 A-Phase number of operations
5024	NOPB2	long int	Breaker 2 B-Phase number of operations
5026	NOPC2	long int	Breaker 2 C-Phase number of operations

The STATUS region contains complete relay status information. This region is updated every 5 seconds. See *Table 10.8* for the map.

**Table 10.8 SEL-451 Database Structure—STATUS Region (Sheet 1 of 2)**

<b>Address (Hex)</b>	<b>Name</b>	<b>Type</b>	<b>Description</b>
6000	_YEAR	int	4-digit year when data were sampled
6001	DAY_OF_YEAR	int	1–366 day when data were sampled
6002	TIME(ms)	long int	Time of day in ms when data were sampled (0–86,400,000)
6004	CH1(mV)	int	Channel 1 offset
6005	CH2(mV)	int	Channel 2 offset
6006	CH3(mV)	int	Channel 3 offset
6007	CH4(mV)	int	Channel 4 offset
6008	CH5(mV)	int	Channel 5 offset
6009	CH6(mV)	int	Channel 6 offset
600A	CH7(mV)	int	Channel 7 offset
600B	CH8(mV)	int	Channel 8 offset
600C	CH9(mV)	int	Channel 9 offset
600D	CH10(mV)	int	Channel 10 offset
600E	CH11(mV)	int	Channel 11 offset
600F	CH12(mV)	int	Channel 12 offset
6010	MOF(mV)	int	Master offset

**Table 10.8 SEL-451 Database Structure—STATUS Region (Sheet 2 of 2)**

<b>Address (Hex)</b>	<b>Name</b>	<b>Type</b>	<b>Description</b>
6011	OFF_WARN	char[8]	Offset warning string
6019	OFF_FAIL	char[8]	Offset failure string
6021	PS3(V)	float	3.3 Volt power supply voltage
6023	PS5(V)	float	5 Volt power supply voltage
6025	PS_N5(V)	float	-5 Volt regulated voltage
6027	PS15(V)	float	15 Volt power supply voltage
6029	PS_N15(V)	float	-15 Volt power supply voltage
602B	PS_WARN	char[8]	Power supply warning string
6033	PS_FAIL	char[8]	Power supply failure string
603B	HW_FAIL	char[40]	Hardware failure strings
6063	CC_STA	char[40]	Comm. card status strings
608B	PORT_STA	char[160]	Serial port status strings
612B	TIME_SRC	char[10]	Time source
6135	LOG_ERR	char[40]	SELOGIC error strings
615D	TEST_MD	char[160]	Test mode string
61FD	WARN	char[32]	Warning strings for any active warnings
621D	FAIL	char[64]	Failure strings for any active failures

The ANALOGS region contains protection and automation variables. This region is updated every 0.5 seconds. See *Table 10.9* for the map.

**Table 10.9 SEL-451 Database Structure—ANALOGS Region**

<b>Address (Hex)</b>	<b>Name</b>	<b>Type</b>	<b>Description</b>
7000	_YEAR	int	4-digit year when data were sampled
7001	DAY_OF_YEAR	int	1–366 day when data were sampled
7002	TIME(ms)	long int	Time of day in ms when data were sampled (0–86400000)
7004	PMV01_64	float[64]	PMV01–PMV64
7084	AMV001_256	float[256]	AMV001–AMV256

The database is virtual device 1 in the relay. You can display the contents of a region by using the **MAP 1:region** command (where region is one of the database region names listed in *Table 10.1*). An example of the **MAP** command is shown in *Figure 10.1*.

---

```
=>>MAP 1 METER <Enter>
Virtual Device 1, Data Region METER Map

Data Item      Starting Address    Type
_YEAR          1000h             int
DAY_OF_YEAR   1001h             int
TIME(ms)       1002h             int[2]
FREQ           1004h             float
VDC1           1006h             float
VDC2           1008h             float
IA1            100ah             float[2]
IB1            100eh             float[2]
IC1            1012h             float[2]
IO_1           1016h             float[2]
I1_1           101ah             float[2]
I2_1           101eh             float[2]
IA2            1022h             float[2]
IB2            1026h             float[2]
IC2            102ah             float[2]
IA3            102eh             float[2]
IB3            1032h             float[2]
IC3            1036h             float[2]
VA              103ah             float[2]
VB              103eh             float[2]
VC              1042h             float[2]
VO              1046h             float[2]
V1              104ah             float[2]
V2              104eh             float[2]
VP              1052h             float
VS1             1054h             float
VS2             1056h             float
ANG1_DIF      1058h             float
VS1_SLIP       105ah             float
ANG2_DIF      105ch             float
VS2_SLIP       105eh             float
PA              1060h             float
PB              1062h             float
PC              1064h             float
P               1066h             float
QA              1068h             float
QB              106ah             float
QC              106ch             float
Q               106eh             float
SA              1070h             float
SB              1072h             float
SC              1074h             float
S               1076h             float
PFA             1078h             float
PFB             107ah             float
PFC             107ch             float
PF              107eh             float
PEA             1080h             float
PEB             1082h             float
PEC             1084h             float
PE              1086h             float
NEA             1088h             float
NEB             108ah             float
NEC             108ch             float
NE              108eh             float
```

---

**Figure 10.1 MAP 1:METER Command Example**

## Control Points

SEL communications processors (SEL RTAC and SEL-2032) can automatically pass control messages, called Fast Operate messages, to the SEL-451. You must enable Fast Operate messages by using the FASTOP setting in the SEL-451 Port settings for the port connected to the communications processor. You must also enable Fast Operate messages in the SEL communications processor.

When you enable Fast Operate functions, the SEL communications processor automatically sends messages to the relay for changes in remote bits RB1–RB32 or breaker bits BR1 and BR2 on the corresponding communications processor port. In this example, if you set RB1 on Port 1 in the SEL communications processor, it automatically sets RB01 in the SEL-451.

Breaker bits operate differently than remote bits and require that the **BREAKER** jumper is in the **ON** position. When you set BR1, the SEL communications processor sends a message to the SEL-451 that asserts the manual open command bit OC1 for one processing interval. If you clear BR1, the close command bit CC1 asserts for one processing interval. If you are using the default settings, OC1 will open Circuit Breaker 1 and CC1 will close Circuit Breaker 1. Operation for Circuit Breaker 2 is similar.

To control the ten disconnects, communications processors use breaker bits BR3–BR12. Setting the BR3 bit in a communications processor sends a message to the SEL-451 that asserts Relay Word bit 89OC01 for one processing interval. Clearing the BR3 bit asserts 89CC01 for one processing interval. *Table 10.10* shows the communications processor bits and the corresponding relay bits for remote bit, breaker, and disconnect control. Note that when using the SEL-RTAC, trip is used to set breaker bits and close is used to clear them.

**Table 10.10 SEL-451 Fast Operate Control Bits**

Communication Processor Bits	SEL-451 Bits
RB01	Set RB01: asserts RB01 Clear RB01: deasserts RB01 Pulse RB01: pulses RB01
...	
RB32	Set RB32: asserts RB32 Clear RB32: deasserts RB32 Pulse RB32: pulses RB32
BR1	Set BR1: pulses OC1 Clear BR1: pulses CC1
BR2	Set BR2: pulses OC2 Clear BR2: pulses CC2
BR3	Set BR3: pulses 89OC1 Clear BR3: pulses 89CC1
...	
BR12	Set BR12: pulses 89OC10 Clear BR12: pulses 89CC10

## DNP3 Communication

DNP3 operation is described in *Section 16: DNP3 Communication in the SEL-400 Series Relays Instruction Manual*. This section describes aspects of DNP3 communications that are unique to the SEL-451.

## Reference Data Map

*Table 10.11* shows the SEL-451 DNP3 reference data map. The reference data map contains all of the data available to the DNP3 protocol. You can use the default map or the custom DNP3 mapping functions of the SEL-451 to include only the points required by your application.

The entire Relay Word (see *Section 11: Relay Word Bits*) is part of the DNP3 reference map. You may include any label in the Relay Word as part of a DNP3 custom map. Note that Binary Inputs registered as SER points (SET R settings) will maintain SER-quality time stamps for DNP3 events.

The SEL-451 scales analog values by the indicated settings or fixed scaling. Analog inputs for event (fault) summary reporting use a default scale factor of 1 and deadband of ANADBM. Per-point scaling and deadband settings specified in a custom DNP3 map will override defaults.

**Table 10.11 SEL-451 DNP3 Reference Data Map (Sheet 1 of 7)**

Object	Label	Description
<b>Binary Inputs</b>		
01, 02	RLYDIS	Relay disabled
01, 02	STFAIL	Relay diagnostic failure
01, 02	STWARN	Relay diagnostic warning
01, 02	STSET	Settings change or relay restart
01, 02	UNRDEV	New relay event available
01, 02	NUNREV	An unread event exists, newer than the event in the event summary AIs
01, 02	LDATPFW	Leading true power factor A-Phase, Terminal W (1 if leading, 0 if lagging or zero)
01, 02	LDBTPFW	Leading true power factor B-Phase, Terminal W (1 if leading, 0 if lagging or zero)
01, 02	LDCTPFW	Leading true power factor C-Phase, Terminal W (1 if leading, 0 if lagging or zero)
01, 02	LD3TPFW	Leading true power factor three-phase, Terminal W (1 if leading, 0 if lagging or zero)
01, 02	Relay Word	Relay Word bit label (see <i>Section 11: Relay Word Bits</i> )
<b>Binary Outputs</b>		
10, 12	RB01–RB64	Remote bits RB01–RB64
10, 12	RB01:RB02 RB03:RB04 RB05:RB06 • • • RB61:RB62 RB63:RB64	Remote bit pairs RB01–RB64
10, 12	OC1	Pulse Open Circuit Breaker 1 command
10, 12	CC1	Pulse Close Circuit Breaker 1 command
10, 12	OC1:CC1	Open/Close pair for Circuit Breaker 1
10, 12	OC2	Pulse Open Circuit Breaker 2 command
10, 12	CC2	Pulse Close Circuit Breaker 2 command
10, 12	OC2:CC2	Open/Close pair for Circuit Breaker 2
10, 12	89OC01–89OC20	Open Disconnect Switch Control 1–20
10, 12	89CC01–89CC20	Close Disconnect Switch Control 1–20
10, 12	89OC01:89CC01 89OC02:89CC02 89OC03:89CC03 • • • 89OC19:89CC19 89OC20:89CC20	Open/Close Disconnect Switch Control Pair 1–20
10, 12	RST_DEM	Reset demands
10, 12	RST_PDM	Reset demand peaks
10, 12	RST_ENE	Reset energies

**Table 10.11 SEL-451 DNP3 Reference Data Map (Sheet 2 of 7)**

<b>Object</b>	<b>Label</b>	<b>Description</b>
10, 12	RSTMML	Reset min/max metering data for the line
10, 12	RSTMMB1	Reset min/max metering data for Circuit Breaker 1
10, 12	RSTMMB2	Reset min/max metering data for Circuit Breaker 2
10, 12	RST_BK1	Reset Breaker 1 monitor data
10, 12	RST_BK2	Reset Breaker 2 monitor data
10, 12	RST_BAT	Reset battery monitor data
10, 12	RST_79C	Reset recloser shot counter
10, 12	RSTFLOC	Reset fault location data
10, 12	RSTTRGT	Reset front-panel targets
10, 12	RSTDNPE	Reset (clear) DNP3 event summary AIs
10, 12	NXTEVE	Load next fault event into DNP3 event summary AIs
<b>Binary Counters</b>		
20, 22	ACTGRP	Active settings group
20, 22	BKR1OPA	Number of breaker operations on Circuit Breaker 1 A-Phase
20, 22	BKR1OPB	Number of breaker operations on Circuit Breaker 1 B-Phase
20, 22	BKR1OPC	Number of breaker operations on Circuit Breaker 1 C-Phase
20, 22	BKR2OPA	Number of breaker operations on Circuit Breaker 2 A-Phase
20, 22	BKR2OPB	Number of breaker operations on Circuit Breaker 2 B-Phase
20, 22	BKR2OPC	Number of breaker operations on Circuit Breaker 2 C-Phase
20, 22	ACN01CV–ACN32CV	Automation SELOGIC Counter value 1–32
20, 22	PCN01CV–PCN32CV	Protection SELOGIC Counter value 1–32
20, 22	KWHAOUT <sup>a, b</sup>	Positive A-Phase energy (export), kWh
20, 22	KWHBOUT <sup>a, b</sup>	Positive B-Phase energy (export), kWh
20, 22	KWHCOUT <sup>a, b</sup>	Positive C-Phase energy (export), kWh
20, 22	KWHAIN <sup>a, b</sup>	Negative A-Phase energy (import), kWh
20, 22	KWHBIN <sup>a, b</sup>	Negative B-Phase energy (import), kWh
20, 22	KWHCIN <sup>a, b</sup>	Negative C-Phase energy (import), kWh
20, 22	3KWHOUT <sup>a, b</sup>	Positive three-phase energy (export), kWh
20, 22	3KWHIN <sup>a, b</sup>	Negative three-phase energy (import), kWh
<b>Analog Inputs</b>		
30, 32	LIAFM, LIAFA <sup>c</sup>	Line A-Phase current magnitude (A) and angle
30, 32	LIBFM, LIBFA <sup>c</sup>	Line B-Phase current magnitude (A) and angle
30, 32	LICFM, LICFA <sup>c</sup>	Line C-Phase current magnitude (A) and angle
30, 32	LI1M, LI1A <sup>c</sup>	Line positive-sequence current magnitude (A) and angle
30, 32	L3I2M, L3I2A <sup>c</sup>	Line negative-sequence current (3I2) magnitude in A and angle
30, 32	LIGM, LIGA <sup>c</sup>	Line zero-sequence current (3I0) magnitude in A and angle
30, 32	B1IAFM, B1IAFA <sup>c</sup>	Circuit Breaker 1 A-Phase current magnitude (A) and angle
30, 32	B1IBFM, B1IBFA <sup>c</sup>	Circuit Breaker 1 B-Phase current magnitude (A) and angle
30, 32	B1ICFM, B1ICFA <sup>c</sup>	Circuit Breaker 1 C-Phase current magnitude (A) and angle
30, 32	B2IAFM, B2IAFA <sup>c</sup>	Circuit Breaker 2 A-Phase current magnitude (A) and angle
30, 32	B2IBFM, B2IBFA <sup>c</sup>	Circuit Breaker 2 B-Phase current magnitude (A) and angle

**Table 10.11 SEL-451 DNP3 Reference Data Map (Sheet 3 of 7)**

<b>Object</b>	<b>Label</b>	<b>Description</b>
30, 32	B2ICFM, B2ICFA <sup>c</sup>	Circuit Breaker 2 C-Phase current magnitude (A) and angle
30, 32	VAFM, VAFA <sup>d</sup>	Line A-Phase voltage magnitude (kV) and angle
30, 32	VBFM, VBFA <sup>d</sup>	Line B-Phase voltage magnitude (kV) and angle
30, 32	VCFM, VCFA <sup>d</sup>	Line C-Phase voltage magnitude (kV) and angle
30, 32	V1M, V1A <sup>d</sup>	Positive-sequence voltage magnitude (V1) in kV and angle
30, 32	3V2M, 3V2A <sup>d</sup>	Negative-sequence voltage magnitude (3V2) in kV and angle
30, 32	3V0M, 3V0A <sup>d</sup>	Zero-sequence voltage magnitude (3V0) in kV and angle
30, 32	PA_F <sup>e</sup>	A-Phase real power in MW
30, 32	PB_F <sup>e</sup>	B-Phase real power in MW
30, 32	PC_F <sup>e</sup>	C-Phase real power in MW
30, 32	3P_F <sup>e</sup>	Three-phase real power in MW
30, 32	QA_F <sup>e</sup>	A-Phase reactive power in MVAR
30, 32	QB_F <sup>e</sup>	B-Phase reactive power in MVAR
30, 32	QC_F <sup>e</sup>	C-Phase reactive power in MVAR
30, 32	3Q_F <sup>e</sup>	Three-phase reactive power in MVAR
30, 32	SA_F <sup>e</sup>	A-Phase apparent power in MVA
30, 32	SB_F <sup>e</sup>	B-Phase apparent power in MVA
30, 32	SC_F <sup>e</sup>	C-Phase apparent power in MVA
30, 32	3S_F <sup>e</sup>	Three-phase apparent power in MVA
30, 32	DPFA <sup>e</sup>	A-Phase displacement power factor
30, 32	DPFB <sup>e</sup>	B-Phase displacement power factor
30, 32	DPFC <sup>e</sup>	C-Phase displacement power factor
30, 32	3DPF <sup>e</sup>	Displacement power factor
30, 32	VPM <sup>d</sup>	Polarizing voltage magnitude (volts, secondary)
30, 32	NVS1M <sup>d</sup>	Synchronizing Voltage 1 magnitude (volts, secondary)
30, 32	NVS2M <sup>d</sup>	Synchronizing Voltage 2 magnitude (volts, secondary)
30, 32	ANG1DIF <sup>f</sup>	VS1 angle—VP angle (degrees)
30, 32	ANG2DIF <sup>f</sup>	VS2 angle—VP angle (degrees)
30, 32	SLIP1 <sup>f</sup>	FREQ S1—FREQ P (Hz)
30, 32	SLIP2 <sup>f</sup>	FREQ S2—FREQ P (Hz)
30, 32	DC1 <sup>g</sup>	DC Battery 1 voltage (V)
30, 32	DC2 <sup>g</sup>	DC Battery 2 voltage (V)
30, 32	IAPKD <sup>c</sup>	Peak A-Phase demand current (A)
30, 32	IBPKD <sup>c</sup>	Peak B-Phase demand current (A)
30, 32	ICPKD <sup>c</sup>	Peak C-Phase demand current (A)
30, 32	3I2PKD <sup>c</sup>	Peak negative-sequence demand current (A)
30, 32	IGPKD <sup>c</sup>	Peak zero-sequence demand current (A)
30, 32	PAPKD <sup>c</sup>	A-Phase peak demand power (MW)
30, 32	PBPKD <sup>c</sup>	B-Phase peak demand power (MW)
30, 32	PCPKD <sup>c</sup>	C-Phase peak demand power (MW)
30, 32	3PPKD <sup>c</sup>	Three-phase peak demand power (MW)

**Table 10.11 SEL-451 DNP3 Reference Data Map (Sheet 4 of 7)**

<b>Object</b>	<b>Label</b>	<b>Description</b>
30, 32	QAPKD <sup>e</sup>	A-Phase peak demand reactive power (MVAR)
30, 32	QBPKD <sup>e</sup>	B-Phase peak demand reactive power (MVAR)
30, 32	QC PKD <sup>e</sup>	C-Phase peak demand reactive power (MVAR)
30, 32	3QPKD <sup>e</sup>	Three-phase peak reactive power (MVAR)
30, 32	UAPKD <sup>e</sup>	A-Phase peak demand phase apparent power (MVA)
30, 32	UBPKD <sup>e</sup>	B-Phase peak demand phase apparent power (MVA)
30, 32	UCPKD <sup>e</sup>	C-Phase peak demand phase apparent power (MVA)
30, 32	3UPKD <sup>e</sup>	Three-phase peak demand apparent power (MVA)
30, 32	IAD <sup>c</sup>	A-Phase demand current (A)
30, 32	IBD <sup>c</sup>	B-Phase demand current (A)
30, 32	ICD <sup>c</sup>	C-Phase demand current (A)
30, 32	3I2D <sup>c</sup>	Demand negative-sequence current (A)
30, 32	IGD <sup>c</sup>	Demand zero-sequence current (A)
30, 32	PAD, PBD, PCD <sup>c</sup>	A-Phase, B-Phase, and C-Phase demand power (MW)
30, 32	3PD <sup>e</sup>	Three-phase demand power (MW)
30, 32	QAD, QBD, QCD <sup>c</sup>	A-Phase, B-Phase, and C-Phase demand reactive power (MVAR)
30, 32	3QD <sup>e</sup>	Three-phase demand reactive power (MVAR)
30, 32	UAD, UBD, UCD <sup>c</sup>	A-Phase, B-Phase, and C-Phase demand apparent power (MVA)
30, 32	3UD <sup>e</sup>	Three-phase demand apparent power (MVA)
30, 32	MWHAIN, MWHAUT <sup>e</sup>	A-Phase energy in (import) and out (export) (MWh)
30, 32	MWHBIN, MWHBOUT <sup>e</sup>	B-Phase energy in (import) and out (export) (MWh)
30, 32	MWHCIN, MWHCOUT <sup>e</sup>	C-Phase energy in (import) and out (export) (MWh)
30, 32	MWHAT <sup>e</sup>	Total A-Phase energy (MWh)
30, 32	MWHTB <sup>e</sup>	Total B-Phase energy (MWh)
30, 32	MWHTC <sup>e</sup>	Total C-Phase energy (MWh)
30, 32	3MWHIN, 3MWHOUT <sup>e</sup>	Three-phase energy in (import) and out (export) (MWh)
30, 32	3MWH3T <sup>e</sup>	Total three-phase energy (MWh)
30, 32	PMV001–PMV064 <sup>h</sup>	Protection SELOGIC math variables
30, 32	PCN001CV–PCN032CV <sup>h</sup>	Protection SELOGIC counter current value
30, 32	AMV001–AMV256 <sup>h</sup>	Automation SELOGIC math variables
30, 32	ACN001CV–ACN032CV <sup>h</sup>	Automation SELOGIC counter current value
30, 32	ACTGRPH	Active group setting
30, 32	B1BCWPA, B1BCWPB, B1BCWPC <sup>g</sup>	Circuit Breaker 1 contact wear percentage multiplied by 100
30, 32	B1EOTTA, B1EOTTB, B1EOTTC <sup>h</sup>	Circuit Breaker 1 average electrical operating time to trip (ms)
30, 32	B1EOTCA, B1EOTCB, B1EOTCC <sup>h</sup>	Circuit Breaker 1 average electrical operating time to close (ms)
30, 32	B1MOTTA, B1MOTTB, B1MOTTC <sup>h</sup>	Circuit Breaker 1 average mechanical operating time to trip (ms)
30, 32	B1MOTCA, B1MOTCB, B1MOTCC <sup>h</sup>	Circuit Breaker 1 average mechanical operating time to close (ms)

**Table 10.11 SEL-451 DNP3 Reference Data Map (Sheet 5 of 7)**

<b>Object</b>	<b>Label</b>	<b>Description</b>
30, 32	B1ATRIA, B1ATRIB, B1ATRIC <sup>c</sup>	Circuit Breaker 1 accumulated trip interrupted current (A)
30, 32	B1OPCNA, B1OPCNB, B1OPCNC <sup>h</sup>	Circuit Breaker 1 number of trip operations
30, 32	B1LTRIA, B1LTRIB, B1LTRIC <sup>h</sup>	Circuit Breaker 1 last trip interrupted current (%)
30, 32	B1LEOTA, B1LEOTB, B1LEOTC <sup>h</sup>	Circuit Breaker 1 last electrical operating time to trip (ms)
30, 32	B1LEOCA, B1LEOCB, B1LEOCC <sup>h</sup>	Circuit Breaker 1 last electrical operating time to close (ms)
30, 32	B1LMOTA, B1LMOTB, B1LMOTC <sup>h</sup>	Circuit Breaker 1 last mechanical operating time to trip (ms)
30, 32	B1LMOCA, B1LMOCB, B1LMOCC <sup>h</sup>	Circuit Breaker 1 last mechanical operating time to close (ms)
30, 32	B2ATRIA, B2ATRIB, B2ATRIC <sup>c</sup>	Circuit Breaker 2 accumulated trip interrupted current (A)
30, 32	B2BCWPA, B2BCWPB, B2BCWPC <sup>g</sup>	Circuit Breaker 2 contact wear percentage multiplied by 100
30, 32	B2EOTTA, B2EOTTB, B2EOTTC <sup>h</sup>	Circuit Breaker 2 average electrical operating time to trip (ms)
30, 32	B2EOTCA, B2EOTCB, B2EOTCC <sup>h</sup>	Circuit Breaker 2 average electrical operating time to close (ms)
30, 32	B2MOTTA, B2MOTTB, B2MOTTC <sup>h</sup>	Circuit Breaker 2 average mechanical operating time to trip (ms)
30, 32	B2MOTCA, B2MOTCB, B2MOTCC <sup>h</sup>	Circuit Breaker 2 average mechanical operating time to close (ms)
30, 32	B2OPCNA, B2OPCNB, B2OPCNC <sup>h</sup>	Circuit Breaker 2 number of trip operations
30, 32	B2LTRIA, B2LTRIB, B2LTRIC <sup>h</sup>	Circuit Breaker 2 last trip interrupted current (%)
30, 32	B2LEOTA, B2LEOTB, B2LEOTC <sup>h</sup>	Circuit Breaker 2 last electrical operating time to trip (ms)
30, 32	B2LEOCA, B2LEOCB, B2LEOCC <sup>h</sup>	Circuit Breaker 2 last electrical operating time to close (ms)
30, 32	B2LMOTA, B2LMOTB, B2LMOTC <sup>h</sup>	Circuit Breaker 2 last mechanical operating time to trip (ms)
30, 32	B2LMOCA, B2LMOCB, B2LMOCC <sup>h</sup>	Circuit Breaker 2 last mechanical operating time to close (ms)
30, 32	FREQ <sup>f</sup>	Frequency (Hz)
30, 32	FREQP <sup>f</sup>	Frequency for under- and overfrequency elements (Hz)
30, 32	DFDTP <sup>f</sup>	Rate-of-change of frequency (Hz/s)
30, 32	FREQPM <sup>f</sup>	Frequency for synchrophasor data (Hz)
30, 32	DFDTPM <sup>f</sup>	Rate-of-change of frequency for synchrophasor data (Hz/s)
30, 32	TODMS <sup>g</sup>	UTC time of day in milliseconds (0–86400000)
30, 32	THR <sup>h</sup>	UTC time, hour (0–23)
30, 32	TMIN <sup>h</sup>	UTC time, minute (0–59)
30, 32	TSEC <sup>h</sup>	UTC time, seconds (0–59)
30, 32	TMSEC <sup>h</sup>	UTC time, milliseconds (0–999)

**Table 10.11 SEL-451 DNP3 Reference Data Map (Sheet 6 of 7)**

<b>Object</b>	<b>Label</b>	<b>Description</b>
30, 32	DDOW <sup>h</sup>	UTC date, day of the week (1-SU, ..., 7-SA)
30, 32	DDOM <sup>h</sup>	UTC date, day of the month (1–31)
30, 32	DDOY <sup>h</sup>	UTC date, day of the year (1–366)
30, 32	DMON <sup>h</sup>	UTC date, month (1–12)
30, 32	DYEAR <sup>h</sup>	UTC date, year (2000–2200)
30, 32	TLODMS <sup>h</sup>	Local time of day in milliseconds (0–86400000)
30, 32	TLHR <sup>h</sup>	Local time, hour (0–23)
30, 32	TLMIN <sup>h</sup>	Local time, minute (0–59)
30, 32	TLSEC <sup>h</sup>	Local time, seconds (0–59)
30, 32	TLMSEC <sup>h</sup>	Local time, milliseconds (0–999)
30, 32	DLDOW <sup>h</sup>	Local date, day of the week (1-SU, ..., 7-SA)
30, 32	DLDOM <sup>h</sup>	Local date, day of the month (1–31)
30, 32	DLDY <sup>h</sup>	Local date, day of the year (1–366)
30, 32	DLMON <sup>h</sup>	Local date, month (1–12)
30, 32	DLYEAR <sup>h</sup>	Local date, year (2000–2200)
30, 32	3PSHOT <sup>h</sup>	Present value of three-pole shot counter
30, 32	SHOT3_1 <sup>h</sup>	Total number of 1st shot three-pole recloses
30, 32	SHOT3_2 <sup>h</sup>	Total number of 2nd shot three-pole recloses
30, 32	SHOT3_3 <sup>h</sup>	Total number of 3rd shot three-pole recloses
30, 32	SHOT3_4 <sup>h</sup>	Total number of 4th shot three-pole recloses
30, 32	SHOT3_T <sup>h</sup>	Total number of three-pole reclosing shots issued
30, 32	FLOC <sup>h</sup>	Location of most recent fault (pu)
30, 32	RLYTEMP <sup>g</sup>	Relay internal temperature (deg. C)
30, 32	RA001–RA256 <sup>g</sup>	Remote analogs
30, 32	RA001–RA064 <sup>g</sup>	Remote analog output
30, 32	MAXGRP <sup>h</sup>	Maximum number of protection groups
<b>Event Summary Analog Inputs</b>		
30, 32 <sup>i</sup>	FTYPE <sup>g</sup>	Fault type ( <i>Table 10.13</i> and <i>Table 10.14</i> )
30, 32 <sup>i</sup>	FTAR1 <sup>g</sup>	Fault targets (upper byte is 1st target row, lower byte is 2nd target row)
30, 32 <sup>i</sup>	FTAR2 <sup>g</sup>	Fault targets (upper byte is 3rd target row, lower byte is 0)
30, 32 <sup>i</sup>	FSLOC <sup>g</sup>	Fault summary location
30, 32 <sup>i</sup>	FCURR <sup>c</sup>	Fault current
30, 32 <sup>i</sup>	FLIG <sup>c</sup>	Ground fault current
30, 32 <sup>i</sup>	FLIQ <sup>c</sup>	Negative-sequence fault current
30, 32 <sup>i</sup>	FLIA, FLIB, FLIC <sup>c</sup>	A-, B-, or C-Phase fault current
30, 32 <sup>i</sup>	FFREQ <sup>f</sup>	Fault frequency (Hz)
30, 32 <sup>i</sup>	FGRP <sup>g</sup>	Fault active settings group
30, 32 <sup>i</sup>	FTIMEH, FTIMEM, FTIMEL <sup>g</sup>	Fault time (local) in DNP3 format (high, middle, and low 16 bits)
30, 32 <sup>i</sup>	FTIMEUH, FTIMEUM, FTIMEUL <sup>g</sup>	Fault time (UTC) in DNP3 format (high, middle, and low 16 bits)

**Table 10.11 SEL-451 DNP3 Reference Data Map (Sheet 7 of 7)**

<b>Object</b>	<b>Label</b>	<b>Description</b>
30, 32 <sup>i</sup>	FSHOT2 <sup>g</sup>	Recloser three-pole reclose count
30, 32 <sup>i</sup>	FUNR <sup>g</sup>	Number of unread fault summaries
<b>Analog Outputs</b>		
40, 41	ACTGRP	Active settings group
40, 41	TECORR <sup>g, j</sup>	Time-error preload value
40, 41	RA001–RA256	Remote analogs

<sup>a</sup> The counters use 1 as default or per-point counter deadband setting for the actual counter deadband.<sup>b</sup> Convert the absolute value to force the counter to a positive value.<sup>c</sup> Default current scaling DECPLA on magnitudes and scale factor of 100 on angles. Deadband ANADBA on magnitudes and ANADBM on angles.<sup>d</sup> Default voltage scaling DECPLV on magnitudes and scale factor of 100 on angles. Deadband ANADBV on magnitudes and ANADBM on angles.<sup>e</sup> Default miscellaneous scaling DECPLM and deadband ANADBM.<sup>f</sup> Default scale factor of 100 and deadband ANADBM.<sup>g</sup> Default scale factor of 1000 and deadband ANADBM.<sup>h</sup> Default scale factor is 1 and deadband ANADBM.<sup>i</sup> Event data shall be generated for all Event Summary Analog Inputs if any of them change beyond their deadband after scaling.<sup>j</sup> In milliseconds,  $-30000 \leq \text{time} \leq 30000$ . Relay Word bit PLDTE asserts for approximately 1.5 cycles after this value is written.

## Binary Outputs

Use the Trip and Close, Latch On/Off and Pulse On and Pulse Off operations with Object 12 control relay output block command messages to operate the points shown in *Table 10.12*. Pulse operations provide a pulse with duration of one protection processing interval. Cancel an operation in progress by issuing a NUL Trip/Close Code with a NUL Operation Type.

**Table 10.12 SEL-451 Object 12 Control Operations (Sheet 1 of 2)**

<b>Label</b>	<b>Close/Any</b>	<b>Trip/Any</b>	<b>NUL/Latch On</b>	<b>NUL/Latch Off</b>	<b>NUL/Pulse On</b>	<b>NUL/Pulse Off</b>
RB01–RB64	Pulse Remote Bit RB01–RB64	Pulse Remote Bit RB01–RB64	Set Remote Bit RB01–RB64	Clear Remote Bit RB01–RB64	Pulse Remote Bit RB01–RB64	Clear Remote Bit RB01–RB64
RBxx: RByy	Pulse RByy RB01–RB64	Pulse RBxx RB01–RB64	Pulse RByy RB01–RB64	Pulse RBxx RB01–RB64	Pulse RByy RB01–RB64	Pulse RBxx RB01–RB64
OCx	Open Circuit Breaker $x$ (Pulse OC $x$ ) $x = 1–2$	Open Circuit Breaker $x$ (Pulse OC $x$ ) $x = 1–2$	Set OC $x$ $x = 1–2$	Clear OC $x$ $x = 1–2$	Open Circuit Breaker $x$ (Pulse OC $x$ ) $x = 1–2$	Clear OC1–OC2
CCx	Close Circuit Breaker $x$ (Pulse CC $x$ ) $x = 1–2$	Close Circuit Breaker $x$ (Pulse CC $x$ ) $x = 1–2$	Set CC $x$ $x = 1–2$	Clear CC $x$ $x = 1–2$	Close Circuit Breaker $x$ (Pulse CC $x$ ) $x = 1–2$	Clear CC1–CC2
OCx: CCx	Close Circuit Breaker $x$ (Pulse CC $x$ ) $x = 1–2$	Open Circuit Breaker $x$ (Pulse OC $x$ ) $x = 1–2$	Pulse CC $x$ $x = 1–2$	Pulse OC $x$ $x = 1–2$	Pulse CC $x$ $x = 1–2$	Pulse OC $x$
89OC01–89OC20	Pulse disconnect open 89OC01–89OC20	Pulse disconnect open 89OC01–89OC20	Set disconnect open 89OC01–89OC20	Clear disconnect open 89OC01–89OC20	Pulse disconnect open 89OC01–89OC20	Clear disconnect open 89OC01–89OC20
89CC01–89CC20	Pulse disconnect close 89CC01–89CC20	Pulse disconnect close 89CC01–89CC20	Set disconnect close 89CC01–89CC20	Clear disconnect close 89CC01–89CC20	Pulse disconnect close 89CC01–89CC20	Clear disconnect close 89CC01–89CC20
89OC $x$ : 89CC $x$	Pulse 89CC $x$ , disconnect close bit $x = 01–20$	Pulse 89OC $x$ , disconnect open bit $x = 01–20$	Pulse 89CC $x$ $x = 01–20$	Pulse 89OC $x$ $x = 01–20$	Pulse 89CC $x$ $x = 01–20$	Pulse 89OC $x$
RST_DEM	Reset demand meter data	Reset demand meter data	Reset demand meter data	No action	Reset demand meter data	No action

**Table 10.12 SEL-451 Object 12 Control Operations (Sheet 2 of 2)**

<b>Label</b>	<b>Close/Any</b>	<b>Trip/Any</b>	<b>NUL/Latch On</b>	<b>NUL/Latch Off</b>	<b>NUL/Pulse On</b>	<b>NUL/Pulse Off</b>
RST_PDM	Reset peak demand meter data	Reset peak demand meter data	Reset peak demand meter data	No action	Reset peak demand meter data	No action
RST_ENE	Reset accumulated energy meter data	Reset accumulated energy meter data	Reset accumulated energy meter data	No action	Reset accumulated energy meter data	No action
RSTMML	Reset min/max meter data for the line	Reset min/max meter data for the line	Reset min/max meter data for the line	No action	Reset min/max meter data for the line	No action
RSTMMB1	Reset min/max meter data for breaker 1	Reset min/max meter data for breaker 1	Reset min/max meter data for breaker 1	No action	Reset min/max meter data for breaker 1	No action
RSTMMB2	Reset min/max meter data for Breaker 2	Reset min/max meter data for Breaker 2	Reset min/max meter data for Breaker 2	No action	Reset min/max meter data for Breaker 2	No action
RST_BK1	Reset breaker Monitor 1 data	Reset breaker Monitor 1 data	Reset breaker Monitor 1 data	No action	Reset breaker Monitor 1 data	No action
RST_BK2	Reset breaker Monitor 2 data	Reset breaker Monitor 2 data	Reset breaker Monitor 2 data	No action	Reset breaker Monitor 2 data	No action
RST_BAT	Reset battery monitoring	Reset battery monitoring	Reset battery monitoring	No action	Reset battery monitoring	No action
RST_79C	Reset recloser shot counters	Reset recloser shot counters	Reset recloser shot counters	No action	Reset recloser shot counters	No action
RSTFLOC	Reset fault location	Reset fault location	Reset fault location	No action	Reset fault location	No action
RST_HAL	Reset hardware alarm	Reset hardware alarm	Reset hardware alarm	No action	Reset hardware alarm	No action
RSTTRGT	Reset front-panel targets	Reset front-panel targets	Reset front-panel targets	No action	Reset front-panel targets	No action
RSTDNPE	Reset DNP3 event summary	Reset DNP3 event summary	Reset DNP3 event summary	No action	Reset DNP3 event summary	No action
NXTEVE	Load oldest relay event (FIFO)	Load oldest relay event (FIFO)	Load oldest relay event (FIFO)	Load newest relay event (LIFO)	Load oldest relay event (FIFO)	Load newest relay event (LIFO)

## Relay Fault Summary Data

When a relay event occurs, (TRIP asserts, ER asserts, or TRI asserts) whose fault location is in the range of MINDIST to MAXDIST, the data shall be made available to DNP. If MINDIST is set to OFF, then there is no minimum. Similarly, if MAXDIST is set to OFF, there is no maximum.

In either mode, DNP3 events for all event summary analog inputs (see *Table 10.12*) will be generated if any of them change beyond their dead band value after scaling (usually whenever a new relay event occurs and is loaded into the event summary analog inputs). Events are detected approximately twice a second by the scanning process.

See *Table 10.13* and *Table 10.14* for the components of the FTYPE analog input point. The single bit asserted in the upper byte indicates the event cause (Trigger, Trip, or ER element). The bit(s) asserted in the lower byte indicate which phase(s) were affected by the fault. If no bits are asserted in the upper byte, there is no valid fault summary loaded. If no bits are asserted in the lower byte, the affected phase could not be determined.

**Table 10.13 Object 30, 32, FTYPE Upper Byte-Event Cause**

Bit Position								Event Cause
7	6	5	4	3	2	1	0	No fault summary loaded
							X	Trigger command
					X			Trip element
				X				Event report element

**Table 10.14 Object 30, 32, FTYPE Lower Byte-Affected Phase(s)**

Bit Position								Affected Phase
7	6	5	4	3	2	1	0	
								Indeterminate
						X		A-Phase
						X		B-Phase
					X			C-Phase
				X				Ground

Lower byte bits will be set according to the event's affected phases. For example, a three-phase fault will set bits 0, 1, and 2, for a decimal value of 7. If this event caused a trip, the upper byte would also have bit 2 set, for a total decimal value of 1031 (0407 in hexadecimal).

## Default Data Map

*Table 10.15* shows the SEL-451 default DNP3 data map. The default data map is an automatically generated subset of the reference map. All data maps are initialized to the default values. If the default maps are not appropriate, you can also use the custom DNP mapping commands **SET D n** and **SHOW D n**, where *n* is the map number, to edit or create the map required for your application.

**Table 10.15 SEL-451 DNP3 Default Data Map (Sheet 1 of 6)**

Object	Default Index	Label	Description
<b>Binary Inputs</b>			
01, 02	0	RLYDIS	Relay disabled
01, 02	1	TRIPLED	Trip LED
01, 02	2	STFAIL	Relay diagnostic failure
01, 02	3	STWARN	Relay diagnostic warning
01, 02	4	STSET	Settings change or relay restart
01, 02	5	SALARM	Software alarm
01, 02	6	HALARM	Hardware alarm
01, 02	7	BADPASS	Invalid password attempt alarm
01, 02	8	UNRDEV	New relay event available
01, 02	9	3PO	All three poles open
01, 02	10	BKIRS	Circuit Breaker 1 in ready state
01, 02	11	BK2RS	Circuit Breaker 2 in ready state
01, 02	12	BK1LO	Circuit Breaker 1 in lockout state
01, 02	13	BK2LO	Circuit Breaker 2 in lockout state

**Table 10.15 SEL-451 DNP3 Default Data Map (Sheet 2 of 6)**

<b>Object</b>	<b>Default Index</b>	<b>Label</b>	<b>Description</b>
01, 02	14	52AA1	Circuit Breaker 1, Pole A status
01, 02	15	52AB1	Circuit Breaker 1, Pole B status
01, 02	16	52AC1	Circuit Breaker 1, Pole C status
01, 02	17	52AAL1	Circuit Breaker 1, Pole A alarm
01, 02	18	52AA2	Circuit Breaker 2, Pole A status
01, 02	19	52AB2	Circuit Breaker 2, Pole B status
01, 02	20	52AC2	Circuit Breaker 2, Pole C status
01, 02	21	52AAL2	Circuit Breaker 2, Pole A alarm
01, 02	22	TLED_1	Front-panel target LED 1
01, 02	23	TLED_2	Front-panel target LED 2
01, 02	24	TLED_3	Front-panel target LED 3
01, 02	25	TLED_4	Front-panel target LED 4
01, 02	26	TLED_5	Front-panel target LED 5
01, 02	27	TLED_6	Front-panel target LED 6
01, 02	28	TLED_7	Front-panel target LED 7
01, 02	29	TLED_8	Front-panel target LED 8
01, 02	30	TLED_9	Front-panel target LED 9
01, 02	31	TLED_10	Front-panel target LED 10
01, 02	32	TLED_11	Front-panel target LED 11
01, 02	33	TLED_12	Front-panel target LED 12
01, 02	34	TLED_13	Front-panel target LED 13
01, 02	35	TLED_14	Front-panel target LED 14
01, 02	36	TLED_15	Front-panel target LED 15
01, 02	37	TLED_16	Front-panel target LED 16
01, 02	38	LDATPFW	Leading true power factor A-Phase Terminal W
01, 02	39	LDBTPFW	Leading true power factor B-Phase Terminal W
01, 02	40	LDCTPFW	Leading true power factor C-Phase Terminal W
01, 02	41	LD3TPFW	Leading true power factor three-phase Terminal W
01, 02	42	IN201	I/O Board 2 Input 1
01, 02	43	IN202	I/O Board 2 Input 2
01, 02	44	IN203	I/O Board 2 Input 3
01, 02	45	IN204	I/O Board 2 Input 4
01, 02	46	IN205	I/O Board 2 Input 5
01, 02	47	IN206	I/O Board 2 Input 6
01, 02	48	IN207	I/O Board 2 Input 7
01, 02	49	PSV01	Protection SELOGIC Variable 1
01, 02	50	PSV02	Protection SELOGIC Variable 2
01, 02	51	PSV03	Protection SELOGIC Variable 3
01, 02	52	PSV04	Protection SELOGIC Variable 4
01, 02	53	PSV05	Protection SELOGIC Variable 5
01, 02	54	PSV06	Protection SELOGIC Variable 6

**Table 10.15 SEL-451 DNP3 Default Data Map (Sheet 3 of 6)**

<b>Object</b>	<b>Default Index</b>	<b>Label</b>	<b>Description</b>
01, 02	55	PSV07	Protection SELOGIC Variable 7
01, 02	56	PSV08	Protection SELOGIC Variable 8
01, 02	57	ASV001	Automation SELOGIC Variable 1
01, 02	58	ASV002	Automation SELOGIC Variable 2
01, 02	59	ASV003	Automation SELOGIC Variable 3
01, 02	60	ASV004	Automation SELOGIC Variable 4
01, 02	61	ASV005	Automation SELOGIC Variable 5
01, 02	62	ASV006	Automation SELOGIC Variable 6
01, 02	63	ASV007	Automation SELOGIC Variable 7
01, 02	64	ASV008	Automation SELOGIC Variable 8
01, 02	65	OUT201	I/O Board 2 Output 1
01, 02	66	OUT202	I/O Board 2 Output 2
01, 02	67	OUT203	I/O Board 2 Output 3
01, 02	68	OUT204	I/O Board 2 Output 4
01, 02	69	OUT205	I/O Board 2 Output 5
01, 02	70	OUT206	I/O Board 2 Output 6
01, 02	71	OUT207	I/O Board 2 Output 7
<b>Binary Outputs</b>			
10, 12	0–31	RB01–RB32	Remote bits RB01–RB32
10, 12	32	OC1	Pulse Open Circuit Breaker 1 command
10, 12	33	CC1	Pulse Close Circuit Breaker 1 command
10, 12	34	OC2	Pulse Open Circuit Breaker 2 command
10, 12	35	CC2	Pulse Close Circuit Breaker 2 command
10, 12	36	89OC01	Open disconnect Switch Control 1
10, 12	37	89CC01	Close disconnect Switch Control 1
10, 12	38	89OC02	Open disconnect Switch Control 2
10, 12	39	89CC02	Close disconnect Switch Control 2
10, 12	40	89OC03	Open disconnect Switch Control 3
10, 12	41	89CC03	Close disconnect Switch Control 3
10, 12	42	89OC04	Open disconnect Switch Control 4
10, 12	43	89CC04	Close disconnect Switch Control 4
10, 12	44	89OC05	Open disconnect Switch Control 5
10, 12	45	89CC05	Close disconnect Switch Control 5
10, 12	46	89OC06	Open disconnect Switch Control 6
10, 12	47	89CC06	Close disconnect Switch Control 6
10, 12	48	89OC07	Open disconnect Switch Control 7
10, 12	49	89CC07	Close disconnect Switch Control 7
10, 12	50	89OC08	Open disconnect Switch Control 8
10, 12	51	89CC08	Close disconnect Switch Control 8
10, 12	52	89OC09	Open disconnect Switch Control 9
10, 12	53	89CC09	Close disconnect Switch Control 9

**Table 10.15 SEL-451 DNP3 Default Data Map (Sheet 4 of 6)**

<b>Object</b>	<b>Default Index</b>	<b>Label</b>	<b>Description</b>
10, 12	54	89OC10	Open disconnect Switch Control 10
10, 12	55	89CC10	Close disconnect Switch Control 10
10, 12	56	RST_DEM	Reset demands
10, 12	57	RST_PDM	Reset demand peaks
10, 12	58	RST_ENE	Reset energies
10, 12	59	RST_BK1	Reset Breaker 1 monitor data
10, 12	60	RST_BK2	Reset Breaker 2 monitor data
10, 12	61	RSTTRGT	Reset front-panel targets
10, 12	62	RSTMML	Reset min/max metering data for the line
10, 12	63	RSTDNPE	Reset (clear) DNP3 event summary analog inputs
<b>Binary Counters</b>			
20, 22	0	ACTGRP	Active settings group
20, 22	1	BKR1OPA	Number of breaker operations on Circuit Breaker 1 A-Phase
20, 22	2	BKR1OPB	Number of breaker operations on Circuit Breaker 1 B-Phase
20, 22	3	BKR1OPC	Number of breaker operations on Circuit Breaker 1 C-Phase
20, 22	4	BKR2OPA	Number of breaker operations on Circuit Breaker 2 A-Phase
20, 22	5	BKR2OPB	Number of breaker operations on Circuit Breaker 2 B-Phase
20, 22	6	BKR2OPC	Number of breaker operations on Circuit Breaker 2 C-Phase
<b>Analog Inputs</b>			
30, 32	0, 1	LIAFM, LIAFA	Line A-Phase current magnitude (A) and angle
30, 32	2, 3	LIBFM, LIBFA	Line B-Phase current magnitude (A) and angle
30, 32	4, 5	LICFM, LICFA	Line C-Phase current magnitude (A) and angle
30, 32	6, 7	B1IAFM, B1IAFA	Circuit Breaker 1 A-Phase current magnitude (A) and angle
30, 32	8, 9	B1IBFM, B1IBFA	Circuit Breaker 1 B-Phase current magnitude (A) and angle
30, 32	10, 11	B1ICFM, B1ICFA	Circuit Breaker 1 C-Phase current magnitude (A) and angle
30, 32	12, 13	B2IAFM, B2IAFA	Circuit Breaker 2 A-Phase current magnitude (A) and angle
30, 32	14, 15	B2IBFM, B2IBFA	Circuit Breaker 2 B-Phase current magnitude (A) and angle
30, 32	16, 17	B2ICFM, B2ICFA	Circuit Breaker 2 C-Phase current magnitude (A) and angle
30, 32	18, 19	VAFM, VAFA	Line A-Phase voltage magnitude (kV) and angle
30, 32	20, 21	VBFM, VBFA	Line B-Phase voltage magnitude (kV) and angle
30, 32	22, 23	VCFM, VCFA	Line C-Phase voltage magnitude (kV) and angle
30, 32	24	VPM	Polarizing voltage magnitude (V)
30, 32	25	NVS1M	Synchronizing Voltage 1 magnitude (V)
30, 32	26	NVS2M	Synchronizing Voltage 2 magnitude (V)
30, 32	27, 28	LIGM, LIGA	Line zero-sequence current (3I0) magnitude in A and angle
30, 32	29, 30	LI1M, LI1A	Line positive-sequence current magnitude (A) and angle
30, 32	31, 32	L3I2M, L3I2A	Line negative-sequence current (3I2) magnitude in A and angle
30, 32	33, 34	3V0M, 3V0A	Zero-sequence voltage magnitude (3V0) in kV and angle
30, 32	35, 36	V1M, V1A	Positive-sequence voltage magnitude (V1) in kV and angle
30, 32	37, 38	3V2M, 3V2A	Negative-sequence voltage magnitude (3V2) in kV and angle
30, 32	39	PA_F	A-Phase real power in MW

**Table 10.15 SEL-451 DNP3 Default Data Map (Sheet 5 of 6)**

<b>Object</b>	<b>Default Index</b>	<b>Label</b>	<b>Description</b>
30, 32	40	PB_F	B-Phase real power in MW
30, 32	41	PC_F	C-Phase real power in MW
30, 32	42	3P_F	Three-phase real power in MW
30, 32	43	QA_F	A-Phase reactive power in MVAR
30, 32	44	QB_F	B-Phase reactive power in MVAR
30, 32	45	QC_F	C-Phase reactive power in MVAR
30, 32	46	3Q_F	Three-phase reactive power in MVAR
30, 32	47	DPFA	A-Phase displacement power factor
30, 32	48	DPFB	B-Phase displacement power factor
30, 32	49	DPFC	C-Phase displacement power factor
30, 32	50	3DPF	Three-phase displacement power factor
30, 32	51	DC1	DC Battery 1 voltage (V)
30, 32	52	DC2	DC Battery 2 voltage (V)
30, 32	53	FREQ	Frequency (Hz)
30, 32	54, 55	MWHAIN, MWHAOUT	A-Phase total energy in and out (MWh)
30, 32	56, 57	MWHBIN, MWHBOUT	B-Phase total energy in and out (MWh)
30, 32	58, 59	MWHCIN, MWHCOUT	C-Phase total energy in and out (MWh)
30, 32	60, 61	3MWHIN, 3MWHOUT	Three-phase total energy in and out (MWh)
30, 32	62	IAD	A-Phase demand current (A)
30, 32	63	IBD	B-Phase demand current (A)
30, 32	64	ICD	C-Phase demand current (A)
30, 32	65	3I2D	Demand negative-sequence current (A)
30, 32	66	IGD	Demand zero-sequence current (A)
30, 32	67–69	PAD, PBD, PCD	A-Phase, B-Phase, and C-Phase demand power (MW)
30, 32	70	3PD	Three-phase demand power (MW)
30, 32	71	IAPKD	Peak A-Phase demand current (A)
30, 32	72	IBPKD	Peak B-Phase demand current (A)
30, 32	73	ICPKD	Peak C-Phase demand current (A)
30, 32	74	IGPKD	Peak zero-sequence demand current (A)
30, 32	75	3I2PKD	Peak negative-sequence demand current (A)
30, 32	76	PAPKD	A-Phase peak demand power (MW)
30, 32	77	PBPKD	B-Phase peak demand power (MW)
30, 32	78	PCPKD	C-Phase peak demand power (MW)
30, 32	79	3PPKD	Three-phase peak demand power (MW)
30, 32	80–82	B1BCWPA, B1BCWPB, B1BCWPC	Circuit Breaker 1 contact wear percentage multiplied by 100
30, 32	83–85	B2BCWPA, B2BCWPB, B2BCWPC	Circuit Breaker 2 contact wear percentage multiplied by 100
30, 32	86	FTYPE	Fault type ( <i>Table 10.13</i> and <i>Table 10.14</i> )
30, 32	87	FTAR1	Fault targets (upper byte is 1st target row, lower byte is 2nd target row)
30, 32	88	FTAR2	Fault targets (upper byte is 3rd target row, lower byte is 0)
30, 32	89	FSLOC	Fault summary location

**Table 10.15 SEL-451 DNP3 Default Data Map (Sheet 6 of 6)**

<b>Object</b>	<b>Default Index</b>	<b>Label</b>	<b>Description</b>
30, 32	90	FCURR	Fault current
30, 32	91	FFREQ	Fault frequency (Hz)
30, 32	92	FGRP	Fault settings group
30, 32	93–95	FTIMEUH, FTIMEUM, FTIMEUL	UTC fault time in DNP3 format (high, middle, and low 16 bits)
30, 32	96	*	Reserved
30, 32	97	FSHOT2	Recloser three-pole reclose count
30, 32	98	FUNR	Number of unread fault summaries
30, 32	99	SHOT3_T	Total number of three pole reclosing shots issued
30, 32	100	RLYTEMP	Relay internal temperature (degrees C)
<b>Analog Outputs</b>			
40, 41	0	ACTGRP	Active settings group

## IEC 61850 Communication

General IEC 61850 operation is described in *Section 17: IEC 61850 Communication in the SEL-400 Series Relays Instruction Manual*. This section describes characteristics of IEC 61850 that are specific to the SEL-451.

### Logical Nodes

*Table 10.16, Table 10.17, and Table 10.18* show the logical nodes (LNs) supported in the SEL-451 and the Relay Word bits or Measured Values mapped to those LNs. Additionally, the relay supports the CON and ANN Logical Device logical nodes as described in *Section 17: IEC 61850 Communication in the SEL-400 Series Relays Instruction Manual*.

*Table 10.16* shows the LNs associated with protection elements, defined as Logical Device PRO.

**Table 10.16 Logical Device: PRO (Protection) (Sheet 1 of 14)**

<b>Logical Node</b>	<b>Attribute</b>	<b>Data Source</b>	<b>Comment</b>
<b>Functional Constraint = CO</b>			
BKR1CSWI1	Pos.OperctlVal	CC1:OC1 <sup>a</sup>	Circuit Breaker 1 close/open command
BKR2CSWI2	Pos.OperctlVal	CC2:OC2 <sup>a</sup>	Circuit Breaker 2 close/open command
DC1CSWI1	Pos.OperctlVal	89CC01:89OC01 <sup>a</sup>	ASCII Close/Open Disconnect 1 command
DC2CSWI2	Pos.OperctlVal	89CC02:89OC02 <sup>a</sup>	ASCII Close/Open Disconnect 2 command
DC3CSWI3	Pos.OperctlVal	89CC03:89OC03 <sup>a</sup>	ASCII Close/Open Disconnect 3 command
DC4CSWI4	Pos.OperctlVal	89CC04:89OC04 <sup>a</sup>	ASCII Close/Open Disconnect 4 command
DC5CSWI5	Pos.OperctlVal	89CC05:89OC05 <sup>a</sup>	ASCII Close/Open Disconnect 5 command
DC6CSWI6	Pos.OperctlVal	89CC06:89OC06 <sup>a</sup>	ASCII Close/Open Disconnect 6 command
DC7CSWI7	Pos.OperctlVal	89CC07:89OC07 <sup>a</sup>	ASCII Close/Open Disconnect 7 command
DC8CSWI8	Pos.OperctlVal	89CC08:89OC08 <sup>a</sup>	ASCII Close/Open Disconnect 8 command
DC9CSWI9	Pos.OperctlVal	89CC09:89OC09 <sup>a</sup>	ASCII Close/Open Disconnect 9 command

**Table 10.16 Logical Device: PRO (Protection) (Sheet 2 of 14)**

<b>Logical Node</b>	<b>Attribute</b>	<b>Data Source</b>	<b>Comment</b>
DC10CSWI10	Pos.Oper.ctlVal	89CC10:89OC10 <sup>a</sup>	ASCII Close/Open Disconnect 10 command
DC11CSWI11	Pos.Oper.ctlVal	89CC11:89OC11 <sup>a</sup>	ASCII Close/Open Disconnect 11 command
DC12CSWI12	Pos.Oper.ctlVal	89CC12:89OC12 <sup>a</sup>	ASCII Close/Open Disconnect 12 command
DC13CSWI13	Pos.Oper.ctlVal	89CC13:89OC13 <sup>a</sup>	ASCII Close/Open Disconnect 13 command
DC14CSWI14	Pos.Oper.ctlVal	89CC14:89OC14 <sup>a</sup>	ASCII Close/Open Disconnect 14 command
DC15CSWI15	Pos.Oper.ctlVal	89CC15:89OC15 <sup>a</sup>	ASCII Close/Open Disconnect 15 command
DC16CSWI16	Pos.Oper.ctlVal	89CC16:89OC16 <sup>a</sup>	ASCII Close/Open Disconnect 16 command
DC17CSWI17	Pos.Oper.ctlVal	89CC17:89OC17 <sup>a</sup>	ASCII Close/Open Disconnect 17 command
DC18CSWI18	Pos.Oper.ctlVal	89CC18:89OC18 <sup>a</sup>	ASCII Close/Open Disconnect 18 command
DC19CSWI19	Pos.Oper.ctlVal	89CC19:89OC19 <sup>a</sup>	ASCII Close/Open Disconnect 19 command
DC20CSWI20	Pos.Oper.ctlVal	89CC20:89OC20 <sup>a</sup>	ASCII Close/Open Disconnect 20 command
<b>Functional Constraint = DC</b>			
LLN0	NamPlt.swRev	VERID	Relay FID string
PROLPHD1	PhyNam.serNum	SERNUM	Relay serial number
PROLPHD1	PhyNam.hwRev	HWREV <sup>b</sup>	Hardware version of the relay mainboard
PROLPHD1	PhyNam.model	PARNUM	Relay part number string
<b>Functional Constraint = ST</b>			
BFR1RBRF1	Str.general	BFI3P1	Circuit Breaker 1 three-pole circuit-breaker failure initiation
BFR1RBRF1	Str.dirGeneral	None	Unknown
BFR1RBRF1	OpEx.general	FBF1	Circuit Breaker 1 circuit-breaker failure
BFR1RBRF1	OpEx.phsA	FBFA1	Circuit Breaker 1 A-Phase circuit-breaker failure
BFR1RBRF1	OpEx.phsB	FBFB1	Circuit Breaker 1 B-Phase circuit-breaker failure
BFR1RBRF1	OpEx.phsC	FBFC1	Circuit Breaker 1 C-Phase circuit-breaker failure
BFR1RBRF1	OpIn.general	RT1	Circuit Breaker 1 retrip
BFR2RBRF2	Str.general	BFI3P2	Circuit Breaker 2 three-pole circuit-breaker failure initiation
BFR2RBRF2	Str.dirGeneral	None	Unknown
BFR2RBRF2	OpEx.general	FBF2	Circuit Breaker 2 circuit-breaker failure
BFR2RBRF2	OpEx.phsA	FBFA2	Circuit Breaker 2 A-Phase circuit-breaker failure
BFR2RBRF2	OpEx.phsB	FBFB2	Circuit Breaker 2 B-Phase circuit-breaker failure
BFR2RBRF2	OpEx.phsC	FBFC2	Circuit Breaker 2 C-Phase circuit-breaker failure
BFR2RBRF2	OpIn.general	RT2	Circuit Breaker 2 retrip
BK179RREC1	RecCyc.stVal	3PSHOT	Shot counter present value
BK179RREC1	OpCls.general	BK1CL	Breaker 1 supervised close command
BK179RREC1	AutoRecSt.stVal	BK1RSICSV09 BK1LO CS V10?12:3:10:10:2:3:10:10: 1:1:1:1:1:1:1:1 <sup>c</sup>	Breaker autoreclosing status 1: Ready (BK1RS) 2: In Progress (79CY3 AND (LEADBK1 OR FOLBK1) AND NOT 3PRCIP) 3: Successful (3PRCIP AND (LEADBK1 OR FOLBK1)) 10: Unsuccessful (BK1LO) 12: Not Ready (NOT (BK1RS OR BK1LO OR (79CY3 AND (LEADBK1 OR FOLBK1))))
BK1XCBR1	Pos.stVal	52ACL1?1:2 <sup>d</sup>	Circuit Breaker 1, Pole A closed/open
BK1XCBR1	Loc.stVal	CSV08	LOC OR LOCAL

**Table 10.16 Logical Device: PRO (Protection) (Sheet 3 of 14)**

<b>Logical Node</b>	<b>Attribute</b>	<b>Data Source</b>	<b>Comment</b>
BK1XCBR1	TukRackPos.stVal	521RACK	Circuit Breaker 1 rack position
BK1XCBR1	TukTestPos.stVal	521TEST	Circuit Breaker 1 test position
BK279RREC1	RecCyc.stVal	3PSHOT	Shot counter present value
BK279RREC1	OpCls.general	BK2CL	Breaker supervised close command
BK279RREC1	AutoRecSt.stVal	BK2RS CSV11 BK2LO CS V12?12:3:10:10:2:3:10:10: 1:1:1:1:1:1:1:c	Breaker 2 autoreclosing status 1: Ready (BK2RS) 2: In Progress (79CY3 AND (LEADBK2 OR FOLBK2) AND NOT 3PRCIP) 3: Successful (3PRCIP AND (LEADBK2 OR FOLBK2)) 10: Unsuccessful (BK2LO) 12: Not Ready (NOT (BK2RS OR BK2LO OR (79CY3 AND (LEADBK2 OR FOLBK2))))
BK2XCBR2	Pos.stVal	52ACL2?1:2 <sup>d</sup>	Circuit Breaker 2, Pole A closed/open
BK2XCBR2	Loc.stVal	CSV08	LOC OR LOCAL
BK2XCBR2	TukRackPos.stVal	522RACK	Circuit Breaker 2 rack position
BK2XCBR2	TukTestPos.stVal	522TEST	Circuit Breaker 2 test position
BKR1CILO1	EnaCls.stVal	BKENC1	Circuit Breaker 1 close control operation enabled
BKR1CILO1	EnaOpn.stVal	BKENO1	Circuit Breaker 1 open control operation enabled
BKR1CSWI1	Loc.stVal	CSV08	LOC OR LOCAL
BKR1CSWI1	LocSta.stVal	LOCSTA	Control authority at station level
BKR1CSWI1	Pos.stVal	52ACL1?1:2 <sup>d</sup>	Circuit Breaker 1, Pole A closed/open
BKR1CSWI1	OpOpn.general	OC1	Circuit Breaker 1 open command
BKR1CSWI1	OpCls.general	CC1	Circuit Breaker 1 close command
BKR1PTRC2	Tr.general	T3P1	Three-Pole-Trip Circuit Breaker
BKR2CILO2	EnaCls.stVal	BKENC2	Circuit Breaker 2 close control operation enabled
BKR2CILO2	EnaOpn.stVal	BKENO2	Circuit Breaker 2 open control operation enabled
BKR2CSWI2	Loc.stVal	CSV08	LOC OR LOCAL
BKR2CSWI2	LocSta.stVal	LOCSTA	Control authority at station level
BKR2CSWI2	Pos.stVal	52ACL2?1:2 <sup>d</sup>	Circuit Breaker 2, Pole A closed/open
BKR2CSWI2	OpOpn.general	OC2	Circuit Breaker 2 open command
BKR2CSWI2	OpCls.general	CC2	Circuit Breaker 2 close command
BKR2PTRC3	Tr.general	T3P2	Three-Pole-Trip Circuit Breaker 2
BS1ASCBR1	AbrAlm.stVal	B1BCWAL	Breaker contact wear alarm, Breaker 1
BS1ASCBR1	ColOpn.stVal	OC1	Breaker open command, Breaker 1
BS1ASCBR1	MechTmAlm.stVal	B1MSOAL	Mechanical slow operation alarm, Breaker 1
BS1ASCBR1	OpTmAlm.stVal	B1ESOAL	Slow electrical operate alarm, Breaker 1
BS1BSCBR2	AbrAlm.stVal	B1BCWAL	Breaker contact wear alarm, Breaker 1
BS1BSCBR2	ColOpn.stVal	OC1	Breaker open command, Breaker 1
BS1BSCBR2	MechTmAlm.stVal	B1MSOAL	Mechanical slow operation alarm, Breaker 1
BS1BSCBR2	OpTmAlm.stVal	B1ESOAL	Slow electrical operate alarm, Breaker 1
BS1CSCBR3	AbrAlm.stVal	B1BCWAL	Breaker contact wear alarm, Breaker 1
BS1CSCBR3	ColOpn.stVal	OC1	Breaker open command, Breaker 1
BS1CSCBR3	MechTmAlm.stVal	B1MSOAL	Mechanical slow operation alarm, Breaker 1

**Table 10.16 Logical Device: PRO (Protection) (Sheet 4 of 14)**

<b>Logical Node</b>	<b>Attribute</b>	<b>Data Source</b>	<b>Comment</b>
BS1CSCBR3	OpTmAlm.stVal	B1ESOAL	Slow electrical operate alarm, Breaker 1
BS2ASCBR4	AbrAlm.stVal	B2BCWAL	Breaker contact wear alarm, Breaker 2
BS2ASCBR4	ColOpn.stVal	OC2	Breaker open command, Breaker 2
BS2ASCBR4	MechTmAlm.stVal	B2MSOAL	Mechanical slow operation alarm, Breaker 2
BS2ASCBR4	OpTmAlm.stVal	B2ESOAL	Slow electrical operate alarm, Breaker 2
BS2BSCBR5	AbrAlm.stVal	B2BCWAL	Breaker contact wear alarm, Breaker 2
BS2BSCBR5	ColOpn.stVal	OC2	Breaker open command, Breaker 2
BS2BSCBR5	MechTmAlm.stVal	B2MSOAL	Mechanical slow operation alarm, Breaker 2
BS2BSCBR5	OpTmAlm.stVal	B2ESOAL	Slow electrical operate alarm, Breaker 2
BS2CSCBR6	AbrAlm.stVal	B2BCWAL	Breaker contact wear alarm, Breaker 2
BS2CSCBR6	ColOpn.stVal	OC2	Breaker open command, Breaker 2
BS2CSCBR6	MechTmAlm.stVal	B2MSOAL	Mechanical slow operation alarm, Breaker 2
BS2CSCBR6	OpTmAlm.stVal	B2ESOAL	Slow electrical operate alarm, Breaker 2
DC1CILO1	EnaCls.stVal	89ENC01	Disconnect 1 close control operation enabled
DC1CILO1	EnaOpn.stVal	89ENO01	Disconnect 1 open control operation enabled
DC1CSWI1	Loc.stVal	CSV08	LOC OR LOCAL
DC1CSWI1	LocSta.stVal	LOCSTA	Control authority at station level
DC1CSWI1	Pos.stVal	89CL01 89OPN01?0:1:2:3 <sup>e</sup>	Disconnect/Isolator 1 status
DC1CSWI1	OpOpn.general	89OPE01	Disconnect Open 1 output
DC1CSWI1	OpCls.general	89CLS01	Disconnect Close 1 output
DC1XSWI1	Loc.stVal	CSV08	LOC OR LOCAL
DC1XSWI1	Pos.stVal	89CL01?1:2 <sup>d</sup>	Disconnect 1 closed
DC1XSWI1	SwBayCtlEn.stVal	89CTL01	Disconnect 1 front-panel control enable
DC2CILO2	EnaCls.stVal	89ENC02	Disconnect 2 close control operation enabled
DC2CILO2	EnaOpn.stVal	89ENO02	Disconnect 2 open control operation enabled
DC2CSWI2	Loc.stVal	CSV08	LOC OR LOCAL
DC2CSWI2	LocSta.stVal	LOCSTA	Control authority at station level
DC2CSWI2	Pos.stVal	89CL02 89OPN02?0:1:2:3 <sup>e</sup>	Disconnect/Isolator 2 status
DC2CSWI2	OpOpn.general	89OPE02	Disconnect Open 2 output
DC2CSWI2	OpCls.general	89CLS02	Disconnect Close 2 output
DC2XSWI2	Loc.stVal	CSV08	LOC OR LOCAL
DC2XSWI2	Pos.stVal	89CL02?1:2 <sup>d</sup>	Disconnect 2 closed
DC2XSWI2	SwBayCtlEn.stVal	89CTL02	Disconnect 2 front-panel control enable
DC3CILO3	EnaCls.stVal	89ENC03	Disconnect 3 close control operation enabled
DC3CILO3	EnaOpn.stVal	89ENO03	Disconnect 3 open control operation enabled
DC3CSWI3	Loc.stVal	CSV08	LOC OR LOCAL
DC3CSWI3	LocSta.stVal	LOCSTA	Control authority at station level
DC3CSWI3	Pos.stVal	89CL03 89OPN03?0:1:2:3 <sup>e</sup>	Disconnect/Isolator 3 status
DC3CSWI3	OpOpn.general	89OPE03	Disconnect Open 3 output
DC3CSWI3	OpCls.general	89CLS03	Disconnect Close 3 output
DC3XSWI3	Loc.stVal	CSV08	LOC OR LOCAL

**Table 10.16 Logical Device: PRO (Protection) (Sheet 5 of 14)**

<b>Logical Node</b>	<b>Attribute</b>	<b>Data Source</b>	<b>Comment</b>
DC3XSWI3	Pos.stVal	89CL03?1:2 <sup>d</sup>	Disconnect 3 closed
DC3XSWI13	SwBayCtlEn.stVal	89CTL03	Disconnect 3 front-panel control enable
DC4CILO4	EnaCls.stVal	89ENC04	Disconnect 4 close control operation enabled
DC4CILO4	EnaOpn.stVal	89ENO04	Disconnect 4 open control operation enabled
DC4CSWI4	Loc.stVal	CSV08	LOC OR LOCAL
DC4CSWI4	LocSta.stVal	LOCSTA	Control authority at station level
DC4CSWI4	Pos.stVal	89CL04 89OPN04?0:1:2;3 <sup>e</sup>	Disconnect/Isolator 4 status
DC4CSWI4	OpOpn.general	89OPE04	Disconnect Open 4 output
DC4CSWI4	OpCls.general	89CLS04	Disconnect Close 4 output
DC4XSWI4	Loc.stVal	CSV08	LOC OR LOCAL
DC4XSWI4	Pos.stVal	89CL04?1:2 <sup>d</sup>	Disconnect 4 closed
DC4XSWI14	SwBayCtlEn.stVal	89CTL04	Disconnect 4 front-panel control enable
DC5CILO5	EnaCls.stVal	89ENC05	Disconnect 5 close control operation enabled
DC5CILO5	EnaOpn.stVal	89ENO05	Disconnect 5 open control operation enabled
DC5CSWI5	Loc.stVal	CSV08	LOC OR LOCAL
DC5CSWI5	LocSta.stVal	LOCSTA	Control authority at station level
DC5CSWI5	Pos.stVal	89CL05 89OPN05?0:1:2;3 <sup>e</sup>	Disconnect/Isolator 5 status
DC5CSWI5	OpOpn.general	89OPE05	Disconnect Open 5 output
DC5CSWI5	OpCls.general	89CLS05	Disconnect Close 5 output
DC5XSWI5	Loc.stVal	CSV08	LOC OR LOCAL
DC5XSWI5	Pos.stVal	89CL05?1:2 <sup>d</sup>	Disconnect 5 closed
DC5XSWI15	SwBayCtlEn.stVal	89CTL05	Disconnect 5 front-panel control enable
DC6CILO6	EnaCls.stVal	89ENC06	Disconnect 6 close control operation enabled
DC6CILO6	EnaOpn.stVal	89ENO06	Disconnect 6 open control operation enabled
DC6CSWI6	Loc.stVal	CSV08	LOC OR LOCAL
DC6CSWI6	LocSta.stVal	LOCSTA	Control authority at station level
DC6CSWI6	Pos.stVal	89CL06 89OPN06?0:1:2;3 <sup>e</sup>	Disconnect/Isolator 6 status
DC6CSWI6	OpOpn.general	89OPE06	Disconnect Open 6 output
DC6CSWI6	OpCls.general	89CLS06	Disconnect Close 6 output
DC6XSWI6	Loc.stVal	CSV08	LOC OR LOCAL
DC6XSWI6	Pos.stVal	89CL06?1:2 <sup>d</sup>	Disconnect 6 closed
DC6XSWI16	SwBayCtlEn.stVal	89CTL06	Disconnect 6 front-panel control enable
DC7CILO7	EnaCls.stVal	89ENC07	Disconnect 7 close control operation enabled
DC7CILO7	EnaOpn.stVal	89ENO07	Disconnect 7 open control operation enabled
DC7CSWI7	Loc.stVal	CSV08	LOC OR LOCAL
DC7CSWI7	LocSta.stVal	LOCSTA	Control authority at station level
DC7CSWI7	Pos.stVal	89CL07 89OPN07?0:1:2;3 <sup>e</sup>	Disconnect/Isolator 7 status
DC7CSWI7	OpOpn.general	89OPE07	Disconnect Open 7 output
DC7CSWI7	OpCls.general	89CLS07	Disconnect Close 7 output
DC7XSWI7	Loc.stVal	CSV08	LOC OR LOCAL
DC7XSWI7	Pos.stVal	89CL07?1:2 <sup>d</sup>	Disconnect 7 closed

**Table 10.16 Logical Device: PRO (Protection) (Sheet 6 of 14)**

<b>Logical Node</b>	<b>Attribute</b>	<b>Data Source</b>	<b>Comment</b>
DC7XSW17	SwBayCtlEn.stVal	89CTL07	Disconnect 7 front-panel control enable
DC8CILO8	EnaCls.stVal	89ENC08	Disconnect 8 close control operation enabled
DC8CILO8	EnaOpn.stVal	89ENO08	Disconnect 8 open control operation enabled
DC8CSWI8	Loc.stVal	CSV08	LOC OR LOCAL
DC8CSWI8	LocSta.stVal	LOCSTA	Control authority at station level
DC8CSWI8	Pos.stVal	89CL08 89OPN08?0:1:2;3 <sup>c</sup>	Disconnect/Isolator 8 status
DC8CSWI8	OpOpn.general	89OPE08	Disconnect Open 8 output
DC8CSWI8	OpCls.general	89CLS08	Disconnect close 8 output
DC8XSWI8	Loc.stVal	CSV08	LOC OR LOCAL
DC8XSWI8	Pos.stVal	89CL08?1:2 <sup>d</sup>	Disconnect 8 closed
DC8XSW18	SwBayCtlEn.stVal	89CTL08	Disconnect 8 front-panel control enable
DC9CILO9	EnaCls.stVal	89ENC09	Disconnect 9 close control operation enabled
DC9CILO9	EnaOpn.stVal	89ENO09	Disconnect 9 open control operation enabled
DC9CSWI9	Loc.stVal	CSV08	LOC OR LOCAL
DC9CSWI9	LocSta.stVal	LOCSTA	Control authority at station level
DC9CSWI9	Pos.stVal	89CL09 89OPN09?0:1:2;3 <sup>c</sup>	Disconnect/Isolator 9 status
DC9CSWI9	OpOpn.general	89OPE09	Disconnect Open 9 output
DC9CSWI9	OpCls.general	89CLS09	Disconnect Close 9 output
DC9XSWI9	Loc.stVal	CSV08	LOC OR LOCAL
DC9XSWI9	Pos.stVal	89CL09?1:2 <sup>d</sup>	Disconnect 9 closed
DC9XSW19	SwBayCtlEn.stVal	89CTL09	Disconnect 9 front-panel control enable
DC10CILO10	EnaCls.stVal	89ENC10	Disconnect 10 close control operation enabled
DC10CILO10	EnaOpn.stVal	89ENO10	Disconnect 10 open control operation enabled
DC10CSWI10	Loc.stVal	CSV08	LOC OR LOCAL
DC10CSWI10	LocSta.stVal	LOCSTA	Control authority at station level
DC10CSWI10	Pos.stVal	89CL10 89OPN10?0:1:2;3 <sup>c</sup>	Disconnect/Isolator 10 status
DC10CSWI10	OpOpn.general	89OPE10	Disconnect Open 10 output
DC10CSWI10	OpCls.general	89CLS10	Disconnect Close 10 output
DC10XSWI10	Loc.stVal	CSV08	LOC OR LOCAL
DC10XSWI10	Pos.stVal	89CL10?1:2 <sup>d</sup>	Disconnect 10 closed
DC10XSWI10	SwBayCtlEn.stVal	89CTL10	Disconnect 10 front-panel control enable
DC11CILO11	EnaCls.stVal	89ENC11	Disconnect 11 close control operation enabled
DC11CILO11	EnaOpn.stVal	89ENO11	Disconnect 11 open control operation enabled
DC11CSWI11	Loc.stVal	CSV08	LOC OR LOCAL
DC11CSWI11	LocSta.stVal	LOCSTA	Control authority at station level
DC11CSWI11	Pos.stVal	89CL11 89OPN11?0:1:2;3 <sup>c</sup>	Disconnect/Isolator 11 status
DC11CSWI11	OpOpn.general	89OPE11 <sup>a</sup>	Disconnect Open 11 output
DC11CSWI11	OpCls.general	89CLS11	Disconnect Close 11 output
DC11XSWI11	Loc.stVal	CSV08	LOC OR LOCAL
DC11XSWI11	Pos.stVal	89CL11?1:2 <sup>d</sup>	Disconnect 11 closed
DC11XSWI11	SwBayCtlEn.stVal	89CTL11	Disconnect 11 front-panel control enable

**Table 10.16 Logical Device: PRO (Protection) (Sheet 7 of 14)**

<b>Logical Node</b>	<b>Attribute</b>	<b>Data Source</b>	<b>Comment</b>
DC12CILO12	EnaCls.stVal	89ENC12	Disconnect 12 close control operation enabled
DC12CILO12	EnaOpn.stVal	89ENO12	Disconnect 12 open control operation enabled
DC12CSWI12	Loc.stVal	CSV08	LOC OR LOCAL
DC12CSWI12	LocSta.stVal	LOCSTA	Control authority at station level
DC12CSWI12	Pos.stVal	89CL12 89OPN12?0:1:2;3 <sup>e</sup>	Disconnect/Isolator 12 status
DC12CSWI12	OpOpn.general	89OPE12	Disconnect Open 12 output
DC12CSWI12	OpCls.general	89CLS12	Disconnect Close 12 output
DC12XSWI12	Loc.stVal	CSV08	LOC OR LOCAL
DC12XSWI12	Pos.stVal	89CL12?1:2 <sup>d</sup>	Disconnect 12 closed
DC12XSWI12	SwBayCtlEn.stVal	89CTL12	Disconnect 12 front-panel control enable
DC13CILO13	EnaCls.stVal	89ENC13	Disconnect 13 close control operation enabled
DC13CILO13	EnaOpn.stVal	89ENO13	Disconnect 13 open control operation enabled
DC13CSWI13	Loc.stVal	CSV08	LOC OR LOCAL
DC13CSWI13	LocSta.stVal	LOCSTA	Control authority at station level
DC13CSWI13	Pos.stVal	89CL13 89OPN13?0:1:2;3 <sup>e</sup>	Disconnect/Isolator 13 status
DC13CSWI13	OpOpn.general	89OPE13	Disconnect Open 13 output
DC13CSWI13	OpCls.general	89CLS13	Disconnect Close 13 output
DC13XSWI13	Loc.stVal	CSV08	LOC OR LOCAL
DC13XSWI13	Pos.stVal	89CL13?1:2 <sup>d</sup>	Disconnect 13 closed
DC13XSWI13	SwBayCtlEn.stVal	89CTL13	Disconnect 13 front-panel control enable
DC14CILO14	EnaCls.stVal	89ENC14	Disconnect 14 close control operation enabled
DC14CILO14	EnaOpn.stVal	89ENO14	Disconnect 14 open control operation enabled
DC14CSWI14	Loc.stVal	CSV08	LOC OR LOCAL
DC14CSWI14	LocSta.stVal	LOCSTA	Control authority at station level
DC14CSWI14	Pos.stVal	89CL14 89OPN14?0:1:2;3 <sup>e</sup>	Disconnect/Isolator 14 status
DC14CSWI14	OpOpn.general	89OPE14	Disconnect Open 14 output
DC14CSWI14	OpCls.general	89CLS14	Disconnect Close 14 output
DC14XSWI14	Loc.stVal	CSV08	LOC OR LOCAL
DC14XSWI14	Pos.stVal	89CL14?1:2 <sup>d</sup>	Disconnect 14 closed
DC14XSWI14	SwBayCtlEn.stVal	89CTL14	Disconnect 14 front-panel control enable
DC15CILO15	EnaCls.stVal	89ENC15	Disconnect 15 close control operation enabled
DC15CILO15	EnaOpn.stVal	89ENO15	Disconnect 15 open control operation enabled
DC15CSWI15	Loc.stVal	CSV08	LOC OR LOCAL
DC15CSWI15	LocSta.stVal	LOCSTA	Control authority at station level
DC15CSWI15	Pos.stVal	89CL15 89OPN15?0:1:2;3 <sup>e</sup>	Disconnect/Isolator 15 status
DC15CSWI15	OpOpn.general	89OPE15	Disconnect Open 15 output
DC15CSWI15	OpCls.general	89CLS15	Disconnect Close 15 output
DC15XSWI15	Loc.stVal	CSV08	LOC OR LOCAL
DC15XSWI15	Pos.stVal	89CL15?1:2 <sup>d</sup>	Disconnect 15 closed
DC15XSWI15	SwBayCtlEn.stVal	89CTL15	Disconnect 15 front-panel control enable
DC16CILO16	EnaCls.stVal	89ENC16	Disconnect 16 close control operation enabled

**Table 10.16 Logical Device: PRO (Protection) (Sheet 8 of 14)**

Logical Node	Attribute	Data Source	Comment
DC16CILO16	EnaOpn.stVal	89ENO16	Disconnect 16 open control operation enabled
DC16CSWI16	Loc.stVal	CSV08	LOC OR LOCAL
DC16CSWI16	LocSta.stVal	LOCSTA	Control authority at station level
DC16CSWI16	Pos.stVal	89CL16 89OPN16?0:1:2:3 <sup>e</sup>	Disconnect/Isolator 16 status
DC16CSWI16	OpOpn.general	89OPE16 <sup>d</sup>	Disconnect Open 16 output
DC16CSWI16	OpCls.general	89CLS16	Disconnect Close 16 output
DC16XSWI16	Loc.stVal	CSV08	LOC OR LOCAL
DC16XSWI16	Pos.stVal	89CL16?1:2 <sup>d</sup>	Disconnect 16 closed
DC16XSWI16	SwBayCtlEn.stVal	89CTL16	Disconnect 16 front-panel control enable
DC17CILO17	EnaCls.stVal	89ENC17	Disconnect 17 close control operation enabled
DC17CILO17	EnaOpn.stVal	89ENO17	Disconnect 17 open control operation enabled
DC17CSWI17	Loc.stVal	CSV08	LOC OR LOCAL
DC17CSWI17	LocSta.stVal	LOCSTA	Control authority at station level
DC17CSWI17	Pos.stVal	89CL17 89OPN17?0:1:2:3 <sup>e</sup>	Disconnect/Isolator 17 status
DC17CSWI17	OpOpn.general	89OPE17	Disconnect Open 17 output
DC17CSWI17	OpCls.general	89CLS17	Disconnect Close 17 output
DC17XSWI17	Loc.stVal	CSV08	LOC OR LOCAL
DC17XSWI17	Pos.stVal	89CL17?1:2 <sup>d</sup>	Disconnect 17 closed
DC17XSWI17	SwBayCtlEn.stVal	89CTL17	Disconnect 17 front-panel control enable
DC18CILO18	EnaCls.stVal	89ENC18	Disconnect 18 close control operation enabled
DC18CILO18	EnaOpn.stVal	89ENO18	Disconnect 18 open control operation enabled
DC18CSWI18	Loc.stVal	CSV08	LOC OR LOCAL
DC18CSWI18	LocSta.stVal	LOCSTA	Control authority at station level
DC18CSWI18	Pos.stVal	89CL18 89OPN18?0:1:2:3 <sup>e</sup>	Disconnect/Isolator 18 status
DC18CSWI18	OpOpn.general	89OPE18	Disconnect Open 18 output
DC18CSWI18	OpCls.general	89CLS18	Disconnect Close 18 output
DC18XSWI18	Loc.stVal	CSV08	LOC OR LOCAL
DC18XSWI18	Pos.stVal	89CL18?1:2 <sup>d</sup>	Disconnect 18 closed
DC18XSWI18	SwBayCtlEn.stVal	89CTL18	Disconnect 18 front-panel control enable
DC19CILO19	EnaCls.stVal	89ENC19	Disconnect 19 close control operation enabled
DC19CILO19	EnaOpn.stVal	89ENO19	Disconnect 19 open control operation enabled
DC19CSWI19	Loc.stVal	CSV08	LOC OR LOCAL
DC19CSWI19	LocSta.stVal	LOCSTA	Control authority at station level
DC19CSWI19	Pos.stVal	89CL19 89OPN19?0:1:2:3 <sup>e</sup>	Disconnect/Isolator 19 status
DC19CSWI19	OpOpn.general	89OPE19	Disconnect Open 19 output
DC19CSWI19	OpCls.general	89CLS19	Disconnect Close 19 output
DC19XSWI19	Loc.stVal	CSV08	LOC OR LOCAL
DC19XSWI19	Pos.stVal	89CL19?1:2 <sup>d</sup>	Disconnect 19 closed
DC19XSWI19	SwBayCtlEn.stVal	89CTL19	Disconnect 19 front-panel control enable
DC20CILO20	EnaCls.stVal	89ENC20	Disconnect 20 close control operation enabled
DC20CILO20	EnaOpn.stVal	89ENO20	Disconnect 20 open control operation enabled

**Table 10.16 Logical Device: PRO (Protection) (Sheet 9 of 14)**

<b>Logical Node</b>	<b>Attribute</b>	<b>Data Source</b>	<b>Comment</b>
DC20CSWI20	Loc.stVal	CSV08	LOC OR LOCAL
DC20CSWI20	LocSta.stVal	LOCSTA	Control authority at station level
DC20CSWI20	Pos.stVal	89CL20 89OPN20?0:1:2:3 <sup>e</sup>	Disconnect/Isolator 20 status
DC20CSWI20	OpOpn.general	89OPE20	Disconnect Open 20 output
DC20CSWI20	OpCls.general	89CLS20	Disconnect Close 20 output
DC20XSWI20	Loc.stVal	CSV08	LOC OR LOCAL
DC20XSWI20	Pos.stVal	89CL20?1:2 <sup>d</sup>	Disconnect 20 closed
DC20XSWI20	SwBayCtlEn.stVal	89CTL20	Disconnect 20 front-panel control enable
DCBPSCH2	TxPrm.general	CSV01	DSTRT OR NSTRRT
DCBPSCH2	RxPrm1.general	BTX	Block extension picked up
DCBPSCH2	Op.general	RXPRM	Receiver trip permission
DCBPSCH2	TxBlk.general	Z3RB	Current reversal guard asserted
DCUBPSCH3	TxPrm.general	KEY	Transmit permissive trip signal
DCUBPSCH3	RxPrm1.general	PTRX	Permissive trip received Channel 1 and Channel 2
DCUBPSCH3	Op.general	RXPRM	Receiver trip permission
DCUBPSCH3	EchoWei.stVal	EKEY	Echo received permissive trip signal
DCUBPSCH3	EchoWeiOp.stVal	ECTT	Echo conversion to trip signal
DCUBPSCH3	TxBlk.general	Z3RB	Current reversal guard asserted
F32GRDIR1	Dir.general	32GF	Forward ground-directional element
F32GRDIR1	Dir.dirGeneral	32GF?0:1 <sup>f</sup>	Forward ground-directional element
F32PRDIR5	Dir.general	F32P	Forward phase-directional declaration
F32PRDIR5	Dir.dirGeneral	F32P?0:1 <sup>f</sup>	Forward phase-directional declaration
F32QRDIR3	Dir.general	F32Q <sup>d</sup>	Forward negative-sequence phase-directional declaration
F32QRDIR3	Dir.dirGeneral	F32Q?0:1 <sup>f</sup>	Forward negative-sequence phase-directional declaration
FLTRDRE1	FltTyp.stVal	FLTYPE <sup>g</sup>	Affected phases for the latest event
FLTRDRE1	FltCaus.stVal	FLTCAUS <sup>h</sup>	Event cause for the latest event
FLTRDRE1	RcdMade.stVal	FLREP	Event report present
FLTRDRE1	FltNum.stVal	FLRNUM	Event number
FLTRFLO1	FltTyp.stVal	FLTYPE <sup>g</sup>	Affected phases for the latest event
FLTRFLO1	FltCaus.stVal	FLTCAUS <sup>h</sup>	Event cause for the latest event
G1PTOC2	Op.general	50G1	Level 1 residual-overcurrent element
G1PTOC2	Str.general	67G1	Level 1 residual directional-overcurrent element
G1PTOC2	Str.dirGeneral	None	Forward
G1PTOC2	Op.general	67G1T	Level 1 residual delayed-directional-overcurrent element
G2PIOC5	Op.general	50G2	Level 2 residual-overcurrent element
G2PTOC5	Str.general	67G2	Level 2 residual directional-overcurrent element
G2PTOC5	Str.dirGeneral	None	Forward
G2PTOC5	Op.general	67G2T	Level 2 residual delayed-directional-overcurrent element
G3PIOC8	Op.general	50G3	Level 3 residual-overcurrent element
G3PTOC8	Str.general	67G3	Level 3 residual directional-overcurrent element
G3PTOC8	Str.dirGeneral	RVRS3?1:2 <sup>f</sup>	Asserts when group setting DIR3 = R

**Table 10.16 Logical Device: PRO (Protection) (Sheet 10 of 14)**

<b>Logical Node</b>	<b>Attribute</b>	<b>Data Source</b>	<b>Comment</b>
G3PTOC8	Op.general	67G3T	Level 3 residual delayed-directional-overcurrent element
G4PIOC11	Op.general	50G4	Level 4 residual-overcurrent element
G4PTOC11	Str.general	67G4	Level 4 residual directional-overcurrent element
G4PTOC11	Str.dirGeneral	RVRS4?1:2 <sup>f</sup>	Asserts when group setting DIR4 = R
G4PTOC11	Op.general	67G4T	Level 4 residual delayed-directional-overcurrent element
HIZPHIZ1	Str.general	CSV07	NTUNE_A OR NTUNE_B OR NTUNE_C OR ITUNE_A OR ITUNE_B OR ITUNE_C
HIZPHIZ1	Str.dirGeneral	None	Unknown
HIZPHIZ1	Op.general	CSV04	HIF1_A OR HIF1_B OR HIF1_C
HIZPHIZ1	Op.phsA	HIF1_A	A-Phase HIF Detection (Algorithm 1)
HIZPHIZ1	Op.phsB	HIF1_B	B-Phase HIF Detection (Algorithm 1)
HIZPHIZ1	Op.phsC	HIF1_C	C-Phase HIF Detection (Algorithm 1)
HIZPHIZ2	Str.general	CSV07	NTUNE_A OR NTUNE_B OR NTUNE_C OR ITUNE_A OR ITUNE_B OR ITUNE_C
HIZPHIZ2	Str.dirGeneral	None	Unknown
HIZPHIZ2	Op.general	CSV05	HIF2_A OR HIF2_B OR HIF2_C
HIZPHIZ2	Op.phsA	HIF2_A	A-Phase HIF Detection (Algorithm 2)
HIZPHIZ2	Op.phsB	HIF2_B	B-Phase HIF Detection (Algorithm 2)
HIZPHIZ2	Op.phsC	HIF2_C	C-Phase HIF Detection (Algorithm 2)
HIZPHIZ3	Str.general	50GHIZ	Ground high-impedance instantaneous overcurrent pickup
HIZPHIZ3	Str.dirGeneral	None	Unknown
HIZPHIZ3	Op.general	50GHIZA	High-impedance logic alarm
LLN0	Loc.stVal	LOC	Control authority at local (bay) level
LLN0	LocSta.stVal	LOCSTA	Control authority at station level
LLN0	Mod.stVal	I60MOD <sup>i</sup>	IEC 61850 mode/behavior status
LOPPTUV1	Op.general	LOP	Loss-of-potential detected
LOPPTUV1	Str.general	LOP	Loss-of-potential detected
O1P1PTOV1	Str.general	591P1	Overtoltage Element 1, Level 1 asserted
O1P1PTOV1	Str.dirGeneral	None	Unknown
O1P1PTOV1	Op.general	591P1T	Overtoltage Element 1, Level 1 timed out
O1P2PTOV1	Str.general	591P2	Overtoltage Element 1, Level 2 asserted
O1P2PTOV1	Str.dirGeneral	None	Unknown
O2P1PTOV2	Str.general	592P1	Overtoltage Element 2, Level 1 asserted
O2P1PTOV2	Str.dirGeneral	None	Unknown
O2P1PTOV2	Op.general	592P1T	Overtoltage Element 2, Level 1 timed out
O2P2PTOV2	Str.general	592P2	Overtoltage Element 2, Level 2 asserted
O2P2PTOV2	Str.dirGeneral	None	Unknown
O3P1PTOV3	Str.general	593P1	Overtoltage Element 3, Level 1 asserted
O3P1PTOV3	Str.dirGeneral	None	Unknown
O3P1PTOV3	Op.general	593P1T	Overtoltage Element 3, Level 1 timed out
O3P2PTOV3	Str.general	593P2	Overtoltage Element 3, Level 2 asserted
O3P2PTOV3	Str.dirGeneral	None	Unknown

**Table 10.16 Logical Device: PRO (Protection) (Sheet 11 of 14)**

<b>Logical Node</b>	<b>Attribute</b>	<b>Data Source</b>	<b>Comment</b>
O4P1PTOV4	Str.general	594P1	Overtoltage Element 4, Level 1 asserted
O4P1PTOV4	Str.dirGeneral	None	Unknown
O4P1PTOV4	Op.general	594P1T	Overtoltage Element 4, Level 1 timed out
O4P2PTOV4	Str.general	594P2	Overtoltage Element 4, Level 2 asserted
O4P2PTOV4	Str.dirGeneral	None	Unknown
O5P1PTOV5	Str.general	595P1	Overtoltage Element 5, Level 1 asserted
O5P1PTOV5	Str.dirGeneral	None	Unknown
O5P1PTOV5	Op.general	595P1T	Overtoltage Element 5, Level 1 timed out
O5P2PTOV5	Str.general	595P2	Overtoltage Element 5, Level 2 asserted
O5P2PTOV5	Str.dirGeneral	None	Unknown
O6P1PTOV6	Str.general	596P1	Overtoltage Element 6, Level 1 asserted
O6P1PTOV6	Str.dirGeneral	None	Unknown
O6P1PTOV6	Op.general	596P1T	Overtoltage Element 6, Level 1 timed out
O6P2PTOV6	Str.general	596P2	Overtoltage Element 6, Level 2 asserted
O6P2PTOV6	Str.dirGeneral	None	Unknown
P1PIOC1	Op.general	50P1	Level 1 phase-overcurrent element
P1PTOC1	Str.general	67P1	Level 1 phase directional-overcurrent element
P1PTOC1	Str.dirGeneral	None	Unknown
P1PTOC1	Op.general	67P1T	Level 1 phase-delayed directional-overcurrent element
P2PIOC4	Op.general	50P2	Level 2 phase-overcurrent element
P2PTOC4	Str.general	67P2	Level 2 phase directional-overcurrent element
P2PTOC4	Str.dirGeneral	None	Unknown
P2PTOC4	Op.general	67P2T	Level 2 phase-delayed directional-overcurrent element
P3PIOC7	Op.general	50P3	Level 3 phase-overcurrent element
P3PTOC7	Str.general	67P3	Level 3 phase directional-overcurrent element
P3PTOC7	Str.dirGeneral	None	Unknown
P3PTOC7	Op.general	67P3T	Level 3 phase-delayed directional-overcurrent element
P4PIOC10	Op.general	50P4	Level 4 phase-overcurrent element
P4PTOC10	Str.general	67P4	Level 4 phase directional-overcurrent element
P4PTOC10	Str.dirGeneral	None	Unknown
P4PTOC10	Op.general	67P4T	Level 4 phase-delayed directional-overcurrent element
POTTPSCH1	TxPrm.general	KEY	Transmit permissive trip signal
POTTPSCH1	RxPrm1.general	PTRX	Permissive trip received Channel 1 and Channel 2
POTTPSCH1	Op.general	RXPRM	Receiver trip permission
POTTPSCH1	EchoWei.stVal	EKEY	Echo received permissive trip signal
POTTPSCH1	EchoWeiOp.stVal	ECTT	Echo conversion to trip signal
POTTPSCH1	TxBlk.general	Z3RB	Current reversal guard asserted
PROLPHD1	PhyHealth.stVal	EN?3:j	Relay enabled
Q1PIOC3	Op.general	50Q1	Level 1 negative-sequence overcurrent element
Q1PTOC3	Str.general	67Q1	Level 1 negative-sequence directional-overcurrent element
Q1PTOC3	Str.dirGeneral	None	Forward

**Table 10.16 Logical Device: PRO (Protection) (Sheet 12 of 14)**

<b>Logical Node</b>	<b>Attribute</b>	<b>Data Source</b>	<b>Comment</b>
Q1PTOC3	Op.general	67Q1T	Level 1 negative-sequence delayed directional-overcurrent element
Q2PTOC6	Op.general	50Q2	Level 2 negative-sequence overcurrent element
Q2PTOC6	Str.general	67Q2	Level 2 negative-sequence directional-overcurrent element
Q2PTOC6	Str.dirGeneral	None	Forward
Q2PTOC6	Op.general	67Q2T	Level 2 negative-sequence delayed directional-overcurrent element
Q3PTOC9	Op.general	50Q3	Level 3 negative-sequence overcurrent element
Q3PTOC9	Str.general	67Q3	Level 3 negative-sequence directional-overcurrent element
Q3PTOC9	Str.dirGeneral	RVRS3?1:2 <sup>g</sup>	Asserts when group setting DIR3 = R
Q3PTOC9	Op.general	67Q3T	Level 3 negative-sequence delayed directional-overcurrent element
Q4PTOC12	Op.general	50Q4	Level 4 negative-sequence overcurrent element
Q4PTOC12	Str.general	67Q4	Level 4 negative-sequence directional-overcurrent element
Q4PTOC12	Str.dirGeneral	RVRS4?1:2 <sup>g</sup>	Asserts when group setting DIR4 = R
Q4PTOC12	Op.general	67Q4T	Level 4 negative-sequence delayed directional-overcurrent element
R32GRDIR2	Dir.general	32GR	Reverse ground-directional element
R32GRDIR2	Dir.dirGeneral	32GR?0:2 <sup>f</sup>	Reverse ground-directional element
R32PRDIR6	Dir.general	R32P	Reverse phase-directional declaration
R32PRDIR6	Dir.dirGeneral	R32P?0:2 <sup>f</sup>	Reverse phase-directional declaration
R32QRDIR4	Dir.general	R32Q	Reverse negative-sequence phase-directional declaration
R32QRDIR4	Dir.dirGeneral	R32Q?0:2 <sup>f</sup>	Reverse negative-sequence phase-directional declaration
S1PTOC13	Str.general	51S1	Inverse-Time Overcurrent Element 1 pickup
S1PTOC13	Str.dirGeneral	None	Unknown
S1PTOC13	Op.general	51S1T	Inverse-Time Overcurrent Element 1 timed out
S2PTOC14	Str.general	51S2	Inverse-Time Overcurrent Element 2 pickup
S2PTOC14	Str.dirGeneral	None	Unknown
S2PTOC14	Op.general	51S2T	Inverse-Time Overcurrent Element 2 timed out
S3PTOC15	Str.general	51S3	Inverse-Time Overcurrent Element 3 pickup
S3PTOC15	Str.dirGeneral	None	Unknown
S3PTOC15	Op.general	51S3T	Inverse-Time Overcurrent Element 3 timed out
S4PTOC16	Str.general	51S4	Inverse-Time Overcurrent Element 4 pickup
S4PTOC16	Str.dirGeneral	None	Unknown
S4PTOC16	Op.general	51S4T	Inverse-Time Overcurrent Element 4 timed out
S5PTOC17	Str.general	51S5	Inverse-Time Overcurrent Element 5 pickup
S5PTOC17	Str.dirGeneral	None	Unknown
S5PTOC17	Op.general	51S5T	Inverse-Time Overcurrent Element 5 timed out
S6PTOC18	Str.general	51S6	Inverse-Time Overcurrent Element 6 pickup
S6PTOC18	Str.dirGeneral	None	Unknown
S6PTOC18	Op.general	51S6T	Inverse-Time Overcurrent Element 6 timed out
TH1PTTR1	Op.general	THRLT1	Thermal element, Level 1 trip

**Table 10.16 Logical Device: PRO (Protection) (Sheet 13 of 14)**

<b>Logical Node</b>	<b>Attribute</b>	<b>Data Source</b>	<b>Comment</b>
TH1PTTR1	AlmThm.stVal	THRLA1	Thermal element, Level 1 alarm
TH2PTTR2	Op.general	THRLT2	Thermal element, Level 2 trip
TH2PTTR2	AlmThm.stVal	THRLA2	Thermal element, Level 2 alarm
TH3PTTR3	Op.general	THRLT3	Thermal element, Level 3 trip
TH3PTTR3	AlmThm.stVal	THRLA3	Thermal element, Level 3 alarm
TRIPPTRC1	Tr.general	TRIP	Trip A or Trip B or Trip C
U1P1PTUV1	Str.general	271P1	Undervoltage Element 1, Level 1 asserted
U1P1PTUV1	Str.dirGeneral	None	Unknown
U1P1PTUV1	Op.general	271P1T	Undervoltage Element 1, Level 1 timed out
U1P2PTUV1	Str.general	271P2	Undervoltage Element 1, Level 2 asserted
U1P2PTUV1	Str.dirGeneral	None	Unknown
U1P2PTUV1	Op.general	271P2	Undervoltage Element 1, Level 2 asserted
U2P1PTUV2	Str.general	272P1	Undervoltage Element 2, Level 1 asserted
U2P1PTUV2	Str.dirGeneral	None	Unknown
U2P1PTUV2	Op.general	272P1T	Undervoltage Element 2, Level 1 timed out
U2P2PTUV2	Str.general	272P2	Undervoltage Element 2, Level 2 asserted
U2P2PTUV2	Str.dirGeneral	None	Unknown
U2P2PTUV2	Op.general	272P2	Undervoltage Element 2, Level 2 asserted
U3P1PTUV3	Str.general	273P1	Undervoltage Element 3, Level 1 asserted
U3P1PTUV3	Str.dirGeneral	None	Unknown
U3P1PTUV3	Op.general	273P1T	Undervoltage Element 3, Level 1 timed out
U3P2PTUV3	Str.general	273P2	Undervoltage Element 3, Level 2 asserted
U3P2PTUV3	Str.dirGeneral	None	Unknown
U3P2PTUV3	Op.general	273P2	Undervoltage Element 3, Level 2 asserted
U4P1PTUV4	Str.general	274P1	Undervoltage Element 4, Level 1 asserted
U4P1PTUV4	Str.dirGeneral	None	Unknown
U4P1PTUV4	Op.general	274P1T	Undervoltage Element 4, Level 1 timed out
U4P2PTUV4	Str.general	274P2	Undervoltage Element 4, Level 2 asserted
U4P2PTUV4	Str.dirGeneral	None	Unknown
U4P2PTUV4	Op.general	274P2	Undervoltage Element 4, Level 2 asserted
U5P1PTUV5	Str.general	275P1	Undervoltage Element 5, Level 1 asserted
U5P1PTUV5	Str.dirGeneral	None	Unknown
U5P1PTUV5	Op.general	275P1T	Undervoltage Element 5, Level 1 timed out
U5P2PTUV5	Str.general	275P2	Undervoltage Element 5, Level 2 asserted
U5P2PTUV5	Str.dirGeneral	None	Unknown
U5P2PTUV5	Op.general	275P2	Undervoltage Element 5, Level 2 asserted
U6P1PTUV6	Str.general	276P1	Undervoltage Element 6, Level 1 asserted
U6P1PTUV6	Str.dirGeneral	None	Unknown
U6P1PTUV6	Op.general	276P1T	Undervoltage Element 6, Level 1 timed out
U6P2PTUV6	Str.general	276P2	Undervoltage Element 6, Level 2 asserted

**Table 10.16 Logical Device: PRO (Protection) (Sheet 14 of 14)**

Logical Node	Attribute	Data Source	Comment
U6P2PTUV6	Str.dirGeneral	None	Unknown
U6P2PTUV6	Op.general	276P2	Undervoltage Element 6, Level 2 asserted
<b>Functional Constraint = MX</b>			
BS1ASCBR1	AccAbr.instmag.f	B1BCWPA	Breaker 1 contact wear percentage for Pole A
BS1BSCBR2	AccAbr.instmag.f	B1BCWPB	Breaker 1 contact wear percentage for Pole B
BS1CSCBR3	AccAbr.instmag.f	B1BCWPC	Breaker 1 contact wear percentage for Pole C
BS2ASCBR4	AccAbr.instmag.f	B2BCWPA	Breaker 2 contact wear percentage for Pole A
BS2BSCBR5	AccAbr.instmag.f	B2BCWPB	Breaker 2 contact wear percentage for Pole B
BS2CSCBR6	AccAbr.instmag.f	B2BCWPC	Breaker 2 contact wear percentage for Pole C
FLTRFLO1	FltZ.instCVal.mag.f	FLZMAG <sup>k</sup>	Impedance to fault, magnitude
FLTRFLO1	FltZ.instCVal.ang.f	FLZANG <sup>k</sup>	Impedance to fault, angle
FLTRFLO1	FltDiskm.instMag.f	FLDIST <sup>k, l</sup>	Distance to fault
FLTRFLO1	A.phsA.instCVal.mag.f	FLIA <sup>k</sup>	A-Phase fault current in primary A
FLTRFLO1	A.phsB.instCVal.mag.f	FLIB <sup>k</sup>	B-Phase fault current in primary A
FLTRFLO1	A.phsC.instCVal.mag.f	FLIC <sup>k</sup>	C-Phase fault current in primary A
FLTRFLO1	A.res.instCVal.mag.f	FLIG <sup>k</sup>	Ground fault current in primary A
FLTRFLO1	Anseq.instCVal.mag.f	FLIQ <sup>k</sup>	Negative-sequence fault current in primary A
<b>Functional Constraint = SP</b>			
LLN0	GrRef.setSrcRef	IdName	Functional name
LLN0	MltLev.setVal	MLTLEV	Multi-level control authority

<sup>a</sup> Writing a value of 1 pulses the first bit. Writing a value of 0 pulses the second bit.

<sup>b</sup> HWREV is an internal data source and is not available to the user.

<sup>c</sup> CSV09 = 79CY3 AND (LEADBK1 OR FOLBK1) AND NOT 3PRCIP; CSV10 = 3PRCIP AND (LEADBK1 OR FOLBK1); CSV11 = 79CY3 AND (LEADBK2 OR FOLBK2) AND NOT 3PRCIP; CSV12 = 3PRCIP AND (LEADBK2 OR FOLBK2).

<sup>d</sup> If closed, value = 2. If open, value = 1.

<sup>e</sup> If closed, value = 2. If open, value = 1. If intermediate, value = 0. A value of 3 is invalid.

<sup>f</sup> Directional status where 0 = no direction, 1 = forward, and 2 = reverse.

<sup>g</sup> FLTYPE is an internal data source derived from the event summary and is not available to the user. Refer to Table 10.19 for more details.

<sup>h</sup> FLTCAUS is an internal data source derived from the event summary and is not available to the user. Refer to Table 10.20 for more details.

<sup>i</sup> I60MOD is an internal data source derived from the I850MOD analog quantity and is not available to the user.

<sup>j</sup> If enabled, value = 1. If disabled, value = 3.

<sup>k</sup> RFLO logical node includes fault current data from the event summary even if the fault location is invalid.

<sup>l</sup> Fault location units will match line length units (not necessarily km). Value will be -999.99 if fault location is invalid.

*Table 10.17 shows the LNs associated with measuring elements, defined as Logical Device MET.*

**Table 10.17 Logical Device: MET (Metering) (Sheet 1 of 4)**

Logical Node	Attribute	Data Source	Comment
<b>Functional Constraint = DC</b>			
DMDMDST1	NamPlt.swRev	VERFID	Relay FID string
LLN0	NamPlt.swRev	VERFID	Relay FID string
METLPHD1	PhyNam.model	PARNUM	Relay part number
METLPHD1	PhyNam.serNum	SERNUM	Relay serial number
METLPHD1	PhyNam.hwRev	HWREV <sup>a</sup>	Hardware version of the relay mainboard
PKDMDMDST1	NamPlt.swRev	VERFID	Relay FID string

**Table 10.17 Logical Device: MET (Metering) (Sheet 2 of 4)**

<b>Logical Node</b>	<b>Attribute</b>	<b>Data Source</b>	<b>Comment</b>
<b>Functional Constraint = MX</b>			
DCZBAT1	Vol.instMag.f	DC1	Filtered station battery dc voltage
DCZBAT2	Vol.instMag.f	DC2	Filtered station battery dc voltage
DMDMDST1	A.phsA.instCVal.mag.f	IAD	Demand A-Phase current
DMDMDST1	A.phsB.instCVal.mag.f	IBD	Demand B-Phase current
DMDMDST1	A.phsC.instCVal.mag.f	ICD	Demand C-Phase current
DMDMDST1	SeqA.c1.instMag.f	CSV06	0
DMDMDST1	SeqA.c2.instMag.f	3I2D	Demand negative-sequence current
DMDMDST1	SeqA.c3.instMag.f	IGD	Demand zero-sequence current
DMDMDST1	TotVA.instMag.f	3UD	Demand three-phase apparent power
DMDMDST1	TotVAr.instMag.f	3QD	Demand three-phase reactive power
DMDMDST1	TotW.instMag.f	3PD	Demand three-phase real power
DMDMDST1	VA.phsA.instCVal.mag.f	UAD	Demand A-Phase apparent power
DMDMDST1	VA.phsB.instCVal.mag.f	UBD	Demand B-Phase apparent power
DMDMDST1	VA.phsC.instCVal.mag.f	UCD	Demand C-Phase apparent power
DMDMDST1	VAr.phsA.instCVal.mag.f	QAD	Demand A-Phase reactive power
DMDMDST1	VAr.phsB.instCVal.mag.f	QBD	Demand B-Phase reactive power
DMDMDST1	VAr.phsC.instCVal.mag.f	QCD	Demand C-Phase reactive power
DMDMDST1	W.phsA.instCVal.mag.f	PAD	Demand A-Phase real power
DMDMDST1	W.phsB.instCVal.mag.f	PBD	Demand B-Phase real power
DMDMDST1	W.phsC.instCVal.mag.f	PCD	Demand C-Phase real power
MET3PMMXU1	A.phsA.instCVal.ang.f	LIAFA	10-cycle average fundamental A-Phase current (angle)
MET3PMMXU1	A.phsA.instCVal.mag.f	LIAFM	10-cycle average fundamental A-Phase current (magnitude)
MET3PMMXU1	A.phsB.instCVal.ang.f	LIBFA	10-cycle average fundamental B-Phase current (angle)
MET3PMMXU1	A.phsB.instCVal.mag.f	LIBFM	10-cycle average fundamental B-Phase current (magnitude)
MET3PMMXU1	A.phsC.instCVal.ang.f	LICFA	10-cycle average fundamental C-Phase current (angle)
MET3PMMXU1	A.phsC.instCVal.mag.f	LICFM	10-cycle average fundamental C-Phase current (magnitude)
METBK1MMXU1	A.phsA.instCVal.ang.f	B1IAFA	Breaker 1 10-cycle average fundamental A-Phase current (angle)
METBK1MMXU1	A.phsA.instCVal.mag.f	B1IAFM	Breaker 1 10-cycle average fundamental A-Phase current (magnitude)
METBK1MMXU1	A.phsB.instCVal.ang.f	B1IBFA	Breaker 1 10-cycle average fundamental B-Phase current (angle)
METBK1MMXU1	A.phsB.instCVal.mag.f	B1IBFM	Breaker 1 10-cycle average fundamental B-Phase current (magnitude)
METBK1MMXU1	A.phsC.instCVal.ang.f	B1ICFA	Breaker 1 10-cycle average fundamental C-Phase current (angle)
METBK1MMXU1	A.phsC.instCVal.mag.f	B1ICFM	Breaker 1 10-cycle average fundamental C-Phase current (magnitude)
METBK2MMXU2	A.phsA.instCVal.ang.f	B2IAFA	Breaker 2 10-cycle average fundamental A-Phase current (angle)

**Table 10.17 Logical Device: MET (Metering) (Sheet 3 of 4)**

<b>Logical Node</b>	<b>Attribute</b>	<b>Data Source</b>	<b>Comment</b>
METBK2MMXU2	A.phsA.instCVal.mag.f	B2IAFM	Breaker 2 10-cycle average fundamental A-Phase current (magnitude)
METBK2MMXU2	A.phsB.instCVal.ang.f	B2IBFA	Breaker 2 10-cycle average fundamental B-Phase current (angle)
METBK2MMXU2	A.phsB.instCVal.mag.f	B2IBFM	Breaker 2 10-cycle average fundamental B-Phase current (magnitude)
METBK2MMXU2	A.phsC.instCVal.ang.f	B2ICFA	Breaker 2 10-cycle average fundamental C-Phase current (angle)
METBK2MMXU2	A.phsC.instCVal.mag.f	B2ICFM	Breaker 2 10-cycle average fundamental C-Phase current (magnitude)
MET3PMMXU1	Hz.instMag.f	FREQ	Measured system frequency
MET3PMMXU1	PF.phsA.instCVal.mag.f	DPFA	A-Phase displacement power factor
MET3PMMXU1	PF.phsB.instCVal.mag.f	DPFB	B-Phase displacement power factor
MET3PMMXU1	PF.phsC.instCVal.mag.f	DPFC	C-Phase displacement power factor
MET3PMMXU1	PhV.phsA.instCVal.ang.f	VAFA	10-cycle average fundamental A-Phase voltage (angle)
MET3PMMXU1	PhV.phsA.instCVal.mag.f	VAFM	10-cycle average fundamental A-Phase voltage (magnitude)
MET3PMMXU1	PhV.phsB.instCVal.ang.f	VBFA	10-cycle average fundamental B-Phase voltage (angle)
MET3PMMXU1	PhV.phsB.instCVal.mag.f	VBFM	10-cycle average fundamental B-Phase voltage (magnitude)
MET3PMMXU1	PhV.phsC.instCVal.ang.f	VCFA	10-cycle average fundamental C-Phase voltage (angle)
MET3PMMXU1	PhV.phsC.instCVal.mag.f	VCFM	10-cycle average fundamental C-Phase voltage (magnitude)
MET3PMMXU1	TotPF.instMag.f	3DPF	Three-phase displacement power factor
MET3PMMXU1	TotVA.instMag.f	3S_F	Fundamental apparent three-phase power
MET3PMMXU1	TotVAr.instMag.f	3Q_F	Fundamental reactive three-phase power
MET3PMMXU1	TotW.instMag.f	3P_F	Fundamental real three-phase power
MET3PMMXU1	VAr.phsA.instCVal.mag.f	QA_F	Fundamental reactive A-Phase power
MET3PMMXU1	VAr.phsB.instCVal.mag.f	QB_F	Fundamental reactive B-Phase power
MET3PMMXU1	VAr.phsC.instCVal.mag.f	QC_F	Fundamental reactive C-Phase power
MET3PMMXU1	W.phsA.instCVal.mag.f	PA_F	Fundamental real A-Phase power
MET3PMMXU1	W.phsB.instCVal.mag.f	PB_F	Fundamental real B-Phase power
MET3PMMXU1	W.phsC.instCVal.mag.f	PC_F	Fundamental real C-Phase power
PKDMDMDST1	A.phsA.instCVal.mag.f	IAPKD	Peak demand A-Phase current
PKDMDMDST1	A.phsB.instCVal.mag.f	IBPKD	Peak demand B-Phase current
PKDMDMDST1	A.phsC.instCVal.mag.f	ICPKD	Peak demand C-Phase current
PKDMDMDST1	SqA.c1.instMag.f	3I2PKD	Peak demand negative-sequence current
PKDMDMDST1	SqA.c2.instMag.f	3I2PKD	Peak demand negative-sequence current
PKDMDMDST1	SqA.c3.instMag.f	IGPKD	Peak demand zero-sequence current
PKDMDMDST1	TotVA.instMag.f	3UPKD	Peak demand three-phase apparent power
PKDMDMDST1	TotVAr.instMag.f	3QPKD	Peak demand three-phase reactive power
PKDMDMDST1	TotW.instMag.f	3PPKD	Peak demand three-phase real power
PKDMDMDST1	VA.phsA.instCVal.mag.f	UAPKD	Peak demand A-Phase apparent power
PKDMDMDST1	VA.phsB.instCVal.mag.f	UBPKD	Peak demand B-Phase apparent power

**Table 10.17 Logical Device: MET (Metering) (Sheet 4 of 4)**

<b>Logical Node</b>	<b>Attribute</b>	<b>Data Source</b>	<b>Comment</b>
PKDMDMDST1	VA.phsC.instCVal.mag.f	UCPKD	Peak demand C-Phase apparent power
PKDMDMDST1	VAr.phsA.instCVal.mag.f	QAPKD	Peak demand A-Phase reactive power
PKDMDMDST1	VAr.phsB.instCVal.mag.f	QBPKD	Peak demand B-Phase reactive power
PKDMDMDST1	VAr.phsC.instCVal.mag.f	QC PKD	Peak demand C-Phase reactive power
PKDMDMDST1	W.phsA.instCVal.mag.f	PAPKD	Peak demand A-Phase real power
PKDMDMDST1	W.phsB.instCVal.mag.f	PBP KD	Peak demand B-Phase real power
PKDMDMDST1	W.phsC.instCVal.mag.f	PCPKD	Peak demand C-Phase real power
SEQMSQI1	SqA.c1.instCVal.ang.f	L1I A	10-cycle average positive-sequence current (angle)
SEQMSQI1	SqA.c1.instCVal.mag.f	L1I M	10-cycle average positive-sequence current (magnitude)
SEQMSQI1	SqA.c2.instCVal.ang.f	L3I2A	10-cycle average negative-sequence current (angle)
SEQMSQI1	SqA.c2.instCVal.mag.f	L3I2M	10-cycle average negative-sequence current (magnitude)
SEQMSQI1	SqA.c3.instCVal.ang.f	LIGA	10-cycle average zero-sequence current (angle)
SEQMSQI1	SqA.c3.instCVal.mag.f	LIGM	10-cycle average zero-sequence current (magnitude)
SEQMSQI1	SqV.c1.instCVal.ang.f	V1A	10-cycle average positive-sequence voltage (angle)
SEQMSQI1	SqV.c1.instCVal.mag.f	V1M	10-cycle average positive-sequence voltage (magnitude)
SEQMSQI1	SqV.c2.instCVal.ang.f	3V2A	10-cycle average negative-sequence voltage (angle)
SEQMSQI1	SqV.c2.instCVal.mag.f	3V2M	10-cycle average negative-sequence voltage (magnitude)
SEQMSQI1	SqV.c3.instCVal.ang.f	3V0A	10-cycle average zero-sequence voltage (angle)
SEQMSQI1	SqV.c3.instCVal.mag.f	3V0M	10-cycle average zero-sequence voltage (magnitude)
<b>Functional Constraint = ST</b>			
LLN0	Mod.stVal	I60MOD <sup>b</sup>	IEC 61850 mode/behavior status
LLN0	Loc.stVal	LOC	Control authority at local (bay) level
LLN0	LocSta.stVal	LOCSTA	Control authority at station level
DCZBAT1	BarWrn.stVal	DC1W	DC Monitor 1 warning alarm
DCZBAT1	BatFail.stVal	DC1F	DC Monitor 1 fail alarm
DCZBAT1	BatGndFlt.stVal	DC1G	DC Monitor 1 ground fault alarm
DCZBAT1	BatDvAlm.stVal	DC1R	DC Monitor 1 alarm for ac ripple
DCZBAT2	BatWrn.stVal	DC2W	DC Monitor 2 warning alarm
DCZBAT2	BatFail.stVal	DC2F	DC Monitor 2 fail alarm
DCZBAT2	BatGndFlt.stVal	DC2G	DC Monitor 2 ground fault alarm
DCZBAT2	BatDvAlm.stVal	DC2R	DC Monitor 2 alarm for ac ripple
DMDMDST1	DmdWh.actVal	3MWHIN	Positive (export) three-phase energy, megawatt-hours
DMDMDST1	SupWh.actVal	3MWHOUT	Positive (export) three-phase energy, megawatt-hours
METLPHD1	PhyHealth.stVal	EN?3:1 <sup>c</sup>	Relay enabled
<b>Functional Constraint = SP</b>			
LLN0	GrRef.setSrcRef	IdName	Functional name
LLN0	MltLev.setVal	MLTLEV	Multi-level control authority

<sup>a</sup> HWREV is an internal data source and is not available to the user.<sup>b</sup> I60MOD is an internal data source derived from the I850MOD analog quantity and is not available to the user.<sup>c</sup> If enabled, value = 1. If disabled, value = 3.

**Table 10.18 Logical Device: MU01 (SV Merging Unit)<sup>a</sup>**

Logical Node	Attribute	Data Source	Comment
<b>Functional Constraint = ST</b>			
LLN0	Mod.stVal	I60MOD <sup>b</sup>	IEC 61850 mode/behavior status
LLN0	Loc.stVal	LOC	Control authority at local (bay) level
LLN0	LocSta.stVal	LOCSTA	Control authority at station level
MULPHD1	PhyHealth.stVal	EN?3;1 <sup>c</sup>	Relay enabled
<b>Functional Constraint = DC</b>			
LLN0	NamPlt.swRev	VERFID	Relay FID string
MULPHD1	PhyNam.serNum	SERNUM	Relay serial number
MULPHD1	PhyNam.model	PARNUM	Relay part number
MULPHD1	PhyNam.hwRev	HWREV <sup>d</sup>	Hardware version of the relay mainboard
<b>Functional Constraint = MX</b>			
IAWTCTR1	AmpSv.instMag.i	IAW	Instantaneous primary current, A-Phase, Terminal W
IBWTCTR2	AmpSv.instMag.i	IBW	Instantaneous primary current, B-Phase, Terminal W
ICWTCTR3	AmpSv.instMag.i	ICW	Instantaneous primary current, C-Phase, Terminal W
INWTCTR4	AmpSv.instMag.i	INW	Instantaneous primary current, neutral phase, Terminal W Calculated sum of the three phases of Terminal W
IAXTCTR5	AmpSv.instMag.i	IAX	Instantaneous primary current, A-Phase, Terminal X
IBXTCTR6	AmpSv.instMag.i	IBX	Instantaneous primary current, B-Phase, Terminal X
ICXTCTR7	AmpSv.instMag.i	ICX	Instantaneous primary current, C-Phase, Terminal X
INXTCTR8	AmpSv.instMag.i	INX	Instantaneous primary current, neutral phase, Terminal X Calculated sum of the three phases of Terminal X
VAYTVTR1	VolSv.instMag.i	VAY	Instantaneous primary voltage, A-Phase, Terminal Y
VBYTVTR2	VolSv.instMag.i	VBY	Instantaneous primary voltage, B-Phase, Terminal Y
VCYTVTR3	VolSv.instMag.i	VCY	Instantaneous primary voltage, C-Phase, Terminal Y
VNYTVTR4	VolSv.instMag.i	VNY	Instantaneous primary voltage, neutral phase, Terminal Y Calculated sum of the three phases of Terminal Y
VAZTVTR5	VolSv.instMag.i	VAZ	Instantaneous primary voltage, A-Phase, Terminal Z
VBZTVTR6	VolSv.instMag.i	VBZ	Instantaneous primary voltage, B-Phase, Terminal Z
VCZTVTR7	VolSv.instMag.i	VCZ	Instantaneous primary voltage, C-Phase, Terminal Z
VNZTVTR8	VolSv.instMag.i	VNZ	Instantaneous primary voltage, neutral phase, Terminal Z Calculated sum of the three phases of Terminal Z
<b>Functional Constraint = SP</b>			
LLN0	GrRef.setSrcRef	IdName	Functional name
LLN0	MltLev.setVal	MLTLEV	Multi-level control authority

<sup>a</sup> Only applicable to the SEL-451-6 SV Publisher.

<sup>b</sup> I60MOD is an internal data source derived from the I850MOD analog quantity and is not available to the user.

<sup>c</sup> If enabled, value = 1. If disabled, value = 3.

<sup>d</sup> HWREV is an internal data source and is not available to the user.

**Table 10.19 FLTYPE—Fault Type (Sheet 1 of 2)**

Value	Fault Type
0	No fault type identified/present
1	A-phase-to-ground fault

**Table 10.19 FLTYPE—Fault Type (Sheet 2 of 2)**

<b>Value</b>	<b>Fault Type</b>
2	B-phase-to-ground fault
3	C-phase-to-ground fault
4	AB-phase fault
5	BC-phase fault
6	CA-phase fault
7	AB-phase-to-ground fault
8	BC-phase-to-ground fault
9	CA-phase-to-ground fault
10	ABC phase fault

**Table 10.20 FLTCAUS—Fault Cause**

<b>Value</b>	<b>Fault Cause</b>
0	No fault summary loaded
1	Trigger command
2	Trip element
3	Event report element

## Synchrophasors

General synchrophasor operation is described in *Section 18: Synchrophasors in the SEL-400 Series Relays Instruction Manual*. This section describes characteristics of synchrophasors that are unique to the SEL-451.

The SEL-451 has six current channels and six voltage channels. Current Terminals W and X, and Voltage Terminals Y and Z are three-phase channels. The PMU combines channels W and X to create a pseudo Terminal S.

From these 12 channels, the PMU can measure as many as 20 synchrophasors; 15 phase synchrophasors, and five positive-sequence synchrophasors. Synchrophasors are always in primary, so set the CT and PT ratios in the group settings appropriately. Note that CTRW applies to all the channels in Terminal S.

*Table 10.21* shows the voltage synchrophasor name, enable conditions and the PT ratio used to scale to the Primary values.

**Table 10.21 Voltage Synchrophasor Names**

<b>Phasor Name</b>	<b>Phasor Enable Conditions</b>	<b>PT Ratio</b>
V1YPM	PHDV <sub>q</sub> = V1 or ALL AND Terminal Y included	PTRY
VAYPM	PHDV <sub>q</sub> = PH or ALL AND Terminal Y included	PTRY
VBYPM	PHDV <sub>q</sub> = PH or ALL AND Terminal Y included	PTRY
VCYPM	PHDV <sub>q</sub> = PH or ALL AND Terminal Y included	PTRY
V1ZPM	PHDV <sub>q</sub> = V1 or ALL AND Terminal Z included	PTRZ
VAZPM	PHDV <sub>q</sub> = PH or ALL AND Terminal Z included	PTRZ
VBZPM	PHDV <sub>q</sub> = PH or ALL AND Terminal Z included	PTRZ
VCZPM	PHDV <sub>q</sub> = PH or ALL AND Terminal Z included	PTRZ

Table 10.22 shows the current synchrophasor names, enable conditions, and the CT ratio used to scale to the Primary values.

**Table 10.22 Current Synchrophasor Names**

Phasor Name	Phasor Enable Conditions	CT Ratio
I1SPM	PHDI <sub>q</sub> = I1 or ALL AND Terminal S included	CTRW
IASPM	PHDI <sub>q</sub> = PH or ALL AND Terminal S included	CTRW
IBSPM	PHDI <sub>q</sub> = PH or ALL AND Terminal S included	CTRW
ICSPM	PHDI <sub>q</sub> = PH or ALL AND Terminal S included	CTRW
I1WPM	PHDI <sub>q</sub> = I1 or ALL AND Terminal W included	CTRW
IAWPM	PHDI <sub>q</sub> = PH or ALL AND Terminal W included	CTRW
IBWPM	PHDI <sub>q</sub> = PH or ALL AND Terminal W included	CTRW
ICWPM	PHDI <sub>q</sub> = PH or ALL AND Terminal W included	CTRW
I1XPM	PHDI <sub>q</sub> = I1 or ALL AND Terminal X included	CTRX
IAXPM	PHDI <sub>q</sub> = PH or ALL AND Terminal X included	CTRX
IBXPM	PHDI <sub>q</sub> = PH or ALL AND Terminal X included	CTRX
ICXPM	PHDI <sub>q</sub> = PH or ALL AND Terminal X included	CTRX

Table 10.23 describes the order of synchrophasors inside the data packet when operating in legacy mode (LEGACY = Y).

**Table 10.23 Synchrophasor Order in Data Stream (Voltages and Currents)**

Synchrophasors <sup>a</sup> (Analog Quantity Names)				Included When Global Settings Are as Follows:	
Polar <sup>b</sup>		Rectangular <sup>c</sup>			
Magnitude	Angle	Real	Imaginary		
V1mPMM <sup>d</sup>	V1mPMA	V1mPMR	V1mPMI	PHDATAV := V1 or ALL	
VAmPMM	VAmPMA	VAmPMR	VAmPMI		
VBmPMM	VBmPMA	VBmPMR	VBmPMI	PHDATAV := PH or ALL	
VCmPMM	VCmPMA	VCmPMR	VCmPMI		
I1nPMM <sup>e</sup>	I1nPMA	I1nPMR	I1nPMI	PHDATAI := I1 or ALL	
IAmPMM	IAmPMA	IAmPMR	IAmPMI		
IBnPMM	IBnPMA	IBnPMR	IBnPMI	PHDATAI := PH or ALL	
ICnPMM	ICnPMA	ICnPMR	ICnPMI		

<sup>a</sup> Synchrophasors are included in the order shown (i.e., voltages, if selected, will always precede currents).

<sup>b</sup> Polar coordinate values are sent when PHFMT := P.

<sup>c</sup> Rectangular (real and imaginary) values are sent when PHFMT := R.

<sup>d</sup> Where:

m = Y if PHVOLT includes Y  
m = Z if PHVOLT includes Z.

<sup>e</sup> Where:

n = W if PHCURR includes W  
n = X if PHCURR includes X  
n = S if PHCURR includes S.

---

---

## S E C T I O N   1 1

---

# Relay Word Bits

This section contains tables of the Relay Word bits available within the SEL-451. *Table 11.1* lists the Relay Word bits in alphabetical order; *Table 11.2* lists every Relay Word bit row and the bits contained within each row.

## Alphabetical List

---

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 1 of 40)**

Name	Description	Row
25A1BK1	Circuit Breaker 1 voltages within Synchronism Angle 1	42
25A1BK2	Circuit Breaker 2 voltages within Synchronism Angle 1	44
25A2BK1	Circuit Breaker 1 voltages within Synchronism Angle 2	43
25A2BK2	Circuit Breaker 2 voltages within Synchronism Angle 2	44
25ENBK1	Circuit Breaker 1 synchronism-check element enable	42
25ENBK2	Circuit Breaker 2 synchronism-check element enable	44
25W1BK1	Circuit Breaker 1 Angle 1 within Window 1	42
25W1BK2	Circuit Breaker 2 Angle 1 within Window 1	44
25W2BK1	Circuit Breaker 1 Angle 2 within Window 2	42
25W2BK2	Circuit Breaker 2 Angle 2 within Window 2	44
271P1	Undervoltage Element 1, Level 1 asserted	424
271P1T	Undervoltage Element 1, Level 1 timed out	424
271P2	Undervoltage Element 1, Level 2 asserted	424
272P1	Undervoltage Element 2, Level 1 asserted	424
272P1T	Undervoltage Element 2, Level 1 timed out	424
272P2	Undervoltage Element 2, Level 2 asserted	424
273P1	Undervoltage Element 3, Level 1 asserted	425
273P1T	Undervoltage Element 3, Level 1 timed out	425
273P2	Undervoltage Element 3, Level 2 asserted	425
274P1	Undervoltage Element 4, Level 1 asserted	425
274P1T	Undervoltage Element 4, Level 1 timed out	425
274P2	Undervoltage Element 4, Level 2 asserted	425
275P1	Undervoltage Element 5, Level 1 asserted	426
275P1T	Undervoltage Element 5, Level 1 timed out	426
275P2	Undervoltage Element 5, Level 2 asserted	426
276P1	Undervoltage Element 6, Level 1 asserted	426
276P1T	Undervoltage Element 6, Level 1 timed out	426
276P2	Undervoltage Element 6, Level 2 asserted	426

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 2 of 40)**

Name	Description	Row
27APO	A-Phase undervoltage, pole open	82
27B81	Undervoltage supervision for frequency elements	432
27BPO	B-Phase undervoltage, pole open	82
27CPO	C-Phase undervoltage, pole open	83
27TC1–27TC4	Undervoltage Elements 1–4, torque control	424–425
27TC5–27TC6	Undervoltage Elements 5–6, torque control	426
32GF	Forward ground directional element	30
32GR	Reverse ground directional element	30
32IE	32I internal enable	29
32OP01	Overpower Element 01 picked up	464
32OP02	Overpower Element 02 picked up	464
32OP03	Overpower Element 03 picked up	464
32OP04	Overpower Element 04 picked up	465
32OPT01	Overpower Element 01 timed out	464
32OPT02	Overpower Element 02 timed out	464
32OPT03	Overpower Element 03 timed out	465
32OPT04	Overpower Element 04 timed out	465
32QE	32Q internal enable	29
32QF	Forward negative-sequence overcurrent directional declaration	28
32QGE	32QG internal enable	29
32QR	Reverse negative-sequence overcurrent directional declaration	28
32SPOF	Forward open-pole directional declaration	28
32SPOR	Reverse open-pole directional declaration	28
32UP01	Underpower Element 01 picked up	465
32UP02	Underpower Element 02 picked up	466
32UP03	Underpower Element 03 picked up	466
32UP04	Underpower Element 04 picked up	466
32UPT01	Underpower Element 01 timed out	465
32UPT02	Underpower Element 02 timed out	466
32UPT03	Underpower Element 03 timed out	466
32UPT04	Underpower Element 04 timed out	466
32VE	32V internal enable	29
3P1CLS	Three-pole Circuit Breaker 1 reclose supervision (SELOGIC control equation)	49
3P2CLS	Three-pole Circuit Breaker 2 reclose supervision (SELOGIC control equation)	49
3PARC	Three-pole reclose initiate qualified	46
3PH_A	A-Phase above three-phase event level	446
3PH_B	B-Phase above three-phase event level	446
3PH_C	C-Phase above three-phase event level	446
3PH_CLR	Detection Algorithm 1 cleared by three-phase events	446
3PH_EVE	Three-phase event detection in the SDI quantity	447
3PLSHT	Three-pole reclose last shot	47

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 3 of 40)**

<b>Name</b>	<b>Description</b>	<b>Row</b>
3PO	All three poles open	82
3POBK1	Three-pole open Circuit Breaker 1	46
3POBK2	Three-pole open Circuit Breaker 2	47
3POI	Three-pole open interval timing	54
3POISC	Three-pole open interval supervision condition	54
3POLINE	Three-pole open line	47
3PRCIP	Three-pole reclaim in progress	52
3PRI	Three-pole reclose initiation (SELOGIC control equation)	46
3PSHOT0	Three-pole shot counter = 0	53
3PSHOT1	Three-pole shot counter = 1	53
3PSHOT2	Three-pole shot counter = 2	53
3PSHOT3	Three-pole shot counter = 3	53
3PSHOT4	Three-pole shot counter = 4	53
3PT	Three-pole trip	59
50FA1	Circuit Breaker 1 A-Phase current threshold exceeded	70
50FA2	Circuit Breaker 2 A-Phase current threshold exceeded	76
50FB1	Circuit Breaker 1 B-Phase current threshold exceeded	70
50FB2	Circuit Breaker 2 B-Phase current threshold exceeded	76
50FC1	Circuit Breaker 1 C-Phase current threshold exceeded	70
50FC2	Circuit Breaker 2 C-Phase current threshold exceeded	76
50FOA1	Circuit Breaker 1 A-Phase flashover current threshold exceeded	73
50FOA2	Circuit Breaker 2 A-Phase flashover current threshold exceeded	79
50FOB1	Circuit Breaker 1 B-Phase flashover current threshold exceeded	73
50FOB2	Circuit Breaker 2 B-Phase flashover current threshold exceeded	79
50FOC1	Circuit Breaker 1 C-Phase flashover current threshold exceeded	73
50FOC2	Circuit Breaker 2 C-Phase flashover current threshold exceeded	79
50G1–50G4	Levels 1–4 residual overcurrent element	32
50GF	Forward zero-sequence supervisory current element	29
50GHIZ	Ground high-impedance instantaneous overcurrent pickup	437
50GHIZA	High-impedance logic alarm	437
50GR	Reverse zero-sequence supervisory current element	29
50LCA1	Circuit Breaker 1 A-Phase load current threshold exceeded	72
50LCA2	Circuit Breaker 2 A-Phase load current threshold exceeded	78
50LCB1	Circuit Breaker 1 B-Phase load current threshold exceeded	72
50LCB2	Circuit Breaker 2 B-Phase load current threshold exceeded	78
50LCC1	Circuit Breaker 1 C-Phase load current threshold exceeded	72
50LCC2	Circuit Breaker 2 C-Phase load current threshold exceeded	78
50P1–50P4	Levels 1–4 phase overcurrent element	31
50Q1–50Q4	Levels 1–4 negative-sequence overcurrent element	34
50QF	Forward negative-sequence supervisory current element	29
50QR	Reverse negative-sequence supervisory current element	29

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 4 of 40)**

Name	Description	Row
50R1	Circuit Breaker 1 residual current threshold exceeded	72
50R2	Circuit Breaker 2 residual current threshold exceeded	78
51S1	Inverse-Time Overcurrent Element 1 pickup	36
51S1R	Inverse-Time Overcurrent Element 1 reset	36
51S1T	Inverse-Time Overcurrent Element 1 timed out	36
51S1TC	Inverse-Time Overcurrent Element 1 torque control	36
51S2	Inverse-Time Overcurrent Element 2 pickup	36
51S2R	Inverse-Time Overcurrent Element 2 reset	36
51S2T	Inverse-Time Overcurrent Element 2 timed out	36
51S2TC	Inverse-Time Overcurrent Element 2 torque control	36
51S3	Inverse-Time Overcurrent Element 3 pickup	37
51S3R	Inverse-Time Overcurrent Element 3 reset	37
51S3T	Inverse-Time Overcurrent Element 3 timed out	37
51S3TC	Inverse-Time Overcurrent Element 3 torque control	37
51S4	Inverse-Time Overcurrent Element 4 pickup	37
51S4R	Inverse-Time Overcurrent Element 4 reset	37
51S4T	Inverse-Time Overcurrent Element 4 timed out	37
51S4TC	Inverse-Time Overcurrent Element 4 torque control	37
51S5	Inverse-Time Overcurrent Element 5 pickup	38
51S5R	Inverse-Time Overcurrent Element 5 reset	38
51S5T	Inverse-Time Overcurrent Element 5 timed out	38
51S5TC	Inverse-Time Overcurrent Element 5 torque control	38
51S6	Inverse-Time Overcurrent Element 6 pickup	38
51S6R	Inverse-Time Overcurrent Element 6 reset	38
51S6T	Inverse-Time Overcurrent Element 6 timed out	38
51S6TC	Inverse-Time Overcurrent Element 6 torque control	38
521_ALM	Breaker 1 status alarm	385
521CLSM	Breaker 1 closed	385
521RACK	Breaker 1 rack position	430
521TEST	Breaker 1 test position	430
522_ALM	Breaker 2 status alarm	385
522CLSM	Breaker 2 closed	385
522RACK	Breaker 2 rack position	430
522TEST	Breaker 2 test position	430
523_ALM	Breaker 3 status alarm	385
523CLSM	Breaker 3 closed	385
523RACK	Breaker 3 rack position	430
523TEST	Breaker 3 test position	430
52AA1	Circuit Breaker 1, Pole A status	84
52AA2	Circuit Breaker 2, Pole A status	86
52AAL1	Circuit Breaker 1, Pole A alarm	84

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 5 of 40)**

<b>Name</b>	<b>Description</b>	<b>Row</b>
52AAL2	Circuit Breaker 2, Pole A alarm	85
52AB1	Circuit Breaker 1, Pole B status	84
52AB2	Circuit Breaker 2, Pole B status	86
52AC1	Circuit Breaker 1, Pole C status	85
52AC2	Circuit Breaker 2, Pole C status	86
52ACL1	Circuit Breaker 1, Pole A closed	84
52ACL2	Circuit Breaker 2, Pole A closed	85
591P1	Overvoltage Element 1, Level 1 asserted	427
591P1T	Overvoltage Element 1, Level 1 timed out	427
591P2	Overvoltage Element 1, Level 2 asserted	427
592P1	Overvoltage Element 2, Level 1 asserted	427
592P1T	Overvoltage Element 2, Level 1 timed out	427
592P2	Overvoltage Element 2, Level 2 asserted	427
593P1	Overvoltage Element 3, Level 1 asserted	428
593P1T	Overvoltage Element 3, Level 1 timed out	428
593P2	Overvoltage Element 3, Level 2 asserted	428
594P1	Overvoltage Element 4, Level 1 asserted	428
594P1T	Overvoltage Element 4, Level 1 timed out	428
594P2	Overvoltage Element 4, Level 2 asserted	428
595P1	Overvoltage Element 5, Level 1 asserted	429
595P1T	Overvoltage Element 5, Level 1 timed out	429
595P2	Overvoltage Element 5, Level 2 asserted	429
596P1	Overvoltage Element 6, Level 1 asserted	429
596P1T	Overvoltage Element 6, Level 1 timed out	429
596P2	Overvoltage Element 6, Level 2 asserted	429
59TC1	Overvoltage Element 1, torque control	427
59TC2	Overvoltage Element 2, torque control	427
59TC3	Overvoltage Element 3, torque control	428
59TC4	Overvoltage Element 4, torque control	428
59TC5	Overvoltage Element 5, torque control	429
59TC6	Overvoltage Element 6, torque control	429
59VDIF1	Circuit Breaker 1 synchronizing voltage difference less than limit	43
59VDIF2	Circuit Breaker 2 synchronizing voltage difference less than limit	45
59VP	VP within healthy voltage window	42
59VP1	Breaker 1 polarizing voltage within healthy voltage window	43
59VP2	Breaker 2 polarizing voltage within healthy voltage window	45
59VS1	VS1 within healthy voltage window	42
59VS2	VS2 within healthy voltage window	44
67G1	Level 1 residual directional-overcurrent element	33
67G1T	Level 1 residual-delayed directional-overcurrent element	33
67G2	Level 2 residual directional-overcurrent element	33

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 6 of 40)**

Name	Description	Row
67G2T	Level 2 residual-delayed directional-overcurrent element	33
67G3	Level 3 residual directional-overcurrent element	33
67G3T	Level 3 residual-delayed directional-overcurrent element	33
67G4	Level 4 residual directional-overcurrent element	33
67G4T	Level 4 residual-delayed directional-overcurrent element	33
67P1	Level 1 phase directional-overcurrent element	31
67P1T	Level 1 phase-delayed directional-overcurrent element	32
67P2	Level 2 phase directional-overcurrent element	31
67P2T	Level 2 phase-delayed directional-overcurrent element	32
67P3	Level 3 phase directional-overcurrent element	31
67P3T	Level 3 phase-delayed directional-overcurrent element	32
67P4	Level 4 phase directional-overcurrent element	31
67P4T	Level 4 phase-delayed directional-overcurrent element	32
67Q1	Level 1 negative-sequence directional-overcurrent element	34
67Q1T	Level 1 negative-sequence delayed directional-overcurrent element	35
67Q2	Level 2 negative-sequence directional-overcurrent element	34
67Q2T	Level 2 negative-sequence delayed directional-overcurrent element	35
67Q3	Level 3 negative-sequence directional-overcurrent element	34
67Q3T	Level 3 negative-sequence delayed directional-overcurrent element	35
67Q4	Level 4 negative-sequence directional-overcurrent element	34
67Q4T	Level 4 negative-sequence delayed directional-overcurrent element	35
67QG2S	Negative-sequence and residual directional-overcurrent short delay element	64
79CY3	Relay in three-pole reclose cycle state	47
79STRT	Relay in start state	54
81D1	Level 1 definite-time frequency element pickup	432
81D1OVR	Level 1 overfrequency element pickup	432
81D1T	Level 1 definite-time frequency element delay	432
81D1UDR	Level 1 underfrequency element pickup	432
81D2	Level 2 definite-time frequency element pickup	433
81D2OVR	Level 2 overfrequency element pickup	433
81D2T	Level 2 definite-time frequency element delay	433
81D2UDR	Level 2 underfrequency element pickup	433
81D3	Level 3 definite-time frequency element pickup	433
81D3OVR	Level 3 overfrequency element pickup	433
81D3T	Level 3 definite-time frequency element delay	433
81D3UDR	Level 3 underfrequency element pickup	433
81D4	Level 4 definite-time frequency element pickup	434
81D4OVR	Level 4 overfrequency element pickup	434
81D4T	Level 4 definite-time frequency element delay	434
81D4UDR	Level 4 underfrequency element pickup	434
81D5	Level 5 definite-time frequency element pickup	434

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 7 of 40)**

<b>Name</b>	<b>Description</b>	<b>Row</b>
81D5OVR	Level 5 overfrequency element pickup	434
81D5T	Level 5 definite-time frequency element delay	434
81D5UDR	Level 5 underfrequency element pickup	434
81D6	Level 6 definite-time frequency element pickup	435
81D6OVR	Level 6 overfrequency element pickup	435
81D6T	Level 6 definite-time frequency element delay	435
81D6UDR	Level 6 underfrequency element pickup	435
89AL	Any disconnect alarm	340
89AL01	Disconnect 1 alarm	340
89AL02	Disconnect 2 alarm	341
89AL03	Disconnect 3 alarm	342
89AL04	Disconnect 4 alarm	343
89AL05	Disconnect 5 alarm	344
89AL06	Disconnect 6 alarm	345
89AL07	Disconnect 7 alarm	346
89AL08	Disconnect 8 alarm	347
89AL09	Disconnect 9 alarm	348
89AL10	Disconnect 10 alarm	349
89AL11	Disconnect 11 alarm	350
89AL12	Disconnect 12 alarm	351
89AL13	Disconnect 13 alarm	352
89AL14	Disconnect 14 alarm	353
89AL15	Disconnect 15 alarm	354
89AL16	Disconnect 16 alarm	355
89AL17	Disconnect 17 alarm	356
89AL18	Disconnect 18 alarm	357
89AL19	Disconnect 19 alarm	358
89AL20	Disconnect 20 alarm	359
89AM01	Disconnect 1 NO auxiliary contact	340
89AM02	Disconnect 2 NO auxiliary contact	341
89AM03	Disconnect 3 NO auxiliary contact	342
89AM04	Disconnect 4 NO auxiliary contact	343
89AM05	Disconnect 5 NO auxiliary contact	344
89AM06	Disconnect 6 NO auxiliary contact	345
89AM07	Disconnect 7 NO auxiliary contact	346
89AM08	Disconnect 8 NO auxiliary contact	347
89AM09	Disconnect 9 NO auxiliary contact	348
89AM10	Disconnect 10 NO auxiliary contact	349
89AM11	Disconnect 11 NO auxiliary contact	350
89AM12	Disconnect 12 NO auxiliary contact	351
89AM13	Disconnect 13 NO auxiliary contact	352

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 8 of 40)**

Name	Description	Row
89AM14	Disconnect 14 NO auxiliary contact	353
89AM15	Disconnect 15 NO auxiliary contact	354
89AM16	Disconnect 16 NO auxiliary contact	355
89AM17	Disconnect 17 NO auxiliary contact	356
89AM18	Disconnect 18 NO auxiliary contact	357
89AM19	Disconnect 19 NO auxiliary contact	358
89AM20	Disconnect 20 NO auxiliary contact	359
89BM01	Disconnect 1 NC auxiliary contact	340
89BM02	Disconnect 2 NC auxiliary contact	341
89BM03	Disconnect 3 NC auxiliary contact	342
89BM04	Disconnect 4 NC auxiliary contact	343
89BM05	Disconnect 5 NC auxiliary contact	344
89BM06	Disconnect 6 NC auxiliary contact	345
89BM07	Disconnect 7 NC auxiliary contact	346
89BM08	Disconnect 8 NC auxiliary contact	347
89BM09	Disconnect 9 NC auxiliary contact	348
89BM10	Disconnect 10 NC auxiliary contact	349
89BM11	Disconnect 11 NC auxiliary contact	350
89BM12	Disconnect 12 NC auxiliary contact	351
89BM13	Disconnect 13 NC auxiliary contact	352
89BM14	Disconnect 14 NC auxiliary contact	353
89BM15	Disconnect 15 NC auxiliary contact	354
89BM16	Disconnect 16 NC auxiliary contact	355
89BM17	Disconnect 17 NC auxiliary contact	356
89BM18	Disconnect 18 NC auxiliary contact	357
89BM19	Disconnect 19 NC auxiliary contact	358
89BM20	Disconnect 20 NC auxiliary contact	359
89CBL01	Disconnect 1 close block	384
89CBL02	Disconnect 2 close block	386
89CBL03	Disconnect 3 close block	388
89CBL04	Disconnect 4 close block	390
89CBL05	Disconnect 5 close block	392
89CBL06	Disconnect 6 close block	394
89CBL07	Disconnect 7 close block	396
89CBL08	Disconnect 8 close block	398
89CBL09	Disconnect 9 close block	400
89CBL10	Disconnect 10 close block	402
89CBL11	Disconnect 11 close block	404
89CBL12	Disconnect 12 close block	406
89CBL13	Disconnect 13 close block	408
89CBL14	Disconnect 14 close block	410

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 9 of 40)**

<b>Name</b>	<b>Description</b>	<b>Row</b>
89CBL15	Disconnect 15 close block	412
89CBL16	Disconnect 16 close block	414
89CBL17	Disconnect 17 close block	416
89CBL18	Disconnect 18 close block	418
89CBL19	Disconnect 19 close block	420
89CBL20	Disconnect 20 close block	422
89CC01	ASCII Close Disconnect 1 command	364
89CC02	ASCII Close Disconnect 2 command	365
89CC03	ASCII Close Disconnect 3 command	366
89CC04	ASCII Close Disconnect 4 command	367
89CC05	ASCII Close Disconnect 5 command	368
89CC06	ASCII Close Disconnect 6 command	369
89CC07	ASCII Close Disconnect 7 command	370
89CC08	ASCII Close Disconnect 8 command	371
89CC09	ASCII Close Disconnect 9 command	372
89CC10	ASCII Close Disconnect 10 command	373
89CC11	ASCII Close Disconnect 11 command	374
89CC12	ASCII Close Disconnect 12 command	375
89CC13	ASCII Close Disconnect 13 command	376
89CC14	ASCII Close Disconnect 14 command	377
89CC15	ASCII Close Disconnect 15 command	378
89CC16	ASCII Close Disconnect 16 command	379
89CC17	ASCII Close Disconnect 17 command	380
89CC18	ASCII Close Disconnect 18 command	381
89CC19	ASCII Close Disconnect 19 command	382
89CC20	ASCII Close Disconnect 20 command	383
89CCM01	Mimic Disconnect 1 close control	364
89CCM02	Mimic Disconnect 2 close control	365
89CCM03	Mimic Disconnect 3 close control	366
89CCM04	Mimic Disconnect 4 close control	367
89CCM05	Mimic Disconnect 5 close control	368
89CCM06	Mimic Disconnect 6 close control	369
89CCM07	Mimic Disconnect 7 close control	370
89CCM08	Mimic Disconnect 8 close control	371
89CCM09	Mimic Disconnect 9 close control	372
89CCM10	Mimic Disconnect 10 close control	373
89CCM11	Mimic Disconnect 11 close control	374
89CCM12	Mimic Disconnect 12 close control	375
89CCM13	Mimic Disconnect 13 close control	376
89CCM14	Mimic Disconnect 14 close control	377
89CCM15	Mimic Disconnect 15 close control	378

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 10 of 40)**

Name	Description	Row
89CCM16	Mimic Disconnect 16 close control	379
89CCM17	Mimic Disconnect 17 close control	370
89CCM18	Mimic Disconnect 18 close control	381
89CCM19	Mimic Disconnect 19 close control	382
89CCM20	Mimic Disconnect 20 close control	383
89CCN01	Close Disconnect 1	364
89CCN02	Close Disconnect 2	365
89CCN03	Close Disconnect 3	366
89CCN04	Close Disconnect 4	367
89CCN05	Close Disconnect 5	368
89CCN06	Close Disconnect 6	369
89CCN07	Close Disconnect 7	370
89CCN08	Close Disconnect 8	371
89CCN09	Close Disconnect 9	372
89CCN10	Close Disconnect 10	373
89CCN11	Close Disconnect 11	374
89CCN12	Close Disconnect 12	375
89CCN13	Close Disconnect 13	376
89CCN14	Close Disconnect 14	377
89CCN15	Close Disconnect 15	378
89CCN16	Close Disconnect 16	379
89CCN17	Close Disconnect 17	380
89CCN18	Close Disconnect 18	381
89CCN19	Close Disconnect 19	382
89CCN20	Close Disconnect 20	383
89CIM01	Disconnect 01 close immobility timer timed out	385
89CIM02	Disconnect 02 close immobility timer timed out	387
89CIM03	Disconnect 03 close immobility timer timed out	389
89CIM04	Disconnect 04 close immobility timer timed out	391
89CIM05	Disconnect 05 close immobility timer timed out	393
89CIM06	Disconnect 06 close immobility timer timed out	395
89CIM07	Disconnect 07 close immobility timer timed out	397
89CIM08	Disconnect 08 close immobility timer timed out	399
89CIM09	Disconnect 09 close immobility timer timed out	401
89CIM10	Disconnect 10 close immobility timer timed out	403
89CIM11	Disconnect 11 close immobility timer timed out	405
89CIM12	Disconnect 12 close immobility timer timed out	407
89CIM13	Disconnect 13 close immobility timer timed out	409
89CIM14	Disconnect 14 close immobility timer timed out	411
89CIM15	Disconnect 15 close immobility timer timed out	413
89CIM16	Disconnect 16 close immobility timer timed out	415

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 11 of 40)**

<b>Name</b>	<b>Description</b>	<b>Row</b>
89CIM17	Disconnect 17 close immobility timer timed out	417
89CIM18	Disconnect 18 close immobility timer timed out	419
89CIM19	Disconnect 19 close immobility timer timed out	421
89CIM20	Disconnect 20 close immobility timer timed out	423
89CIR01	Disconnect 01 close immobility timer reset	384
89CIR02	Disconnect 02 close immobility timer reset	386
89CIR03	Disconnect 03 close immobility timer reset	388
89CIR04	Disconnect 04 close immobility timer reset	390
89CIR05	Disconnect 05 close immobility timer reset	392
89CIR06	Disconnect 06 close immobility timer reset	394
89CIR07	Disconnect 07 close immobility timer reset	396
89CIR08	Disconnect 08 close immobility timer reset	398
89CIR09	Disconnect 09 close immobility timer reset	400
89CIR10	Disconnect 10 close immobility timer reset	402
89CIR11	Disconnect 11 close immobility timer reset	404
89CIR12	Disconnect 12 close immobility timer reset	406
89CIR13	Disconnect 13 close immobility timer reset	408
89CIR14	Disconnect 14 close immobility timer reset	410
89CIR15	Disconnect 15 close immobility timer reset	412
89CIR16	Disconnect 16 close immobility timer reset	414
89CIR17	Disconnect 17 close immobility timer reset	416
89CIR18	Disconnect 18 close immobility timer reset	418
89CIR19	Disconnect 19 close immobility timer reset	420
89CIR20	Disconnect 20 close immobility timer reset	422
89CL01	Disconnect 1 closed	340
89CL02	Disconnect 2 closed	341
89CL03	Disconnect 3 closed	342
89CL04	Disconnect 4 closed	343
89CL05	Disconnect 5 closed	344
89CL06	Disconnect 6 closed	345
89CL07	Disconnect 7 closed	346
89CL08	Disconnect 8 closed	347
89CL09	Disconnect 9 closed	348
89CL10	Disconnect 10 closed	349
89CL11	Disconnect 11 closed	350
89CL12	Disconnect 12 closed	351
89CL13	Disconnect 13 closed	352
89CL14	Disconnect 14 closed	353
89CL15	Disconnect 15 closed	354
89CL16	Disconnect 16 closed	355
89CL17	Disconnect 17 closed	356

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 12 of 40)**

<b>Name</b>	<b>Description</b>	<b>Row</b>
89CL18	Disconnect 18 closed	357
89CL19	Disconnect 19 closed	358
89CL20	Disconnect 20 closed	359
89CLB01–89CLB08	Disconnects 1–8 bus-zone protection	360
89CLB09–89CLB16	Disconnects 9–16 bus-zone protection	361
89CLB17–89CLB20	Disconnects 17–20 bus-zone protection	362
89CLS01	Disconnect Close 1 output	364
89CLS02	Disconnect Close 2 output	365
89CLS03	Disconnect Close 3 output	366
89CLS04	Disconnect Close 4 output	367
89CLS05	Disconnect Close 5 output	368
89CLS06	Disconnect Close 6 output	369
89CLS07	Disconnect Close 7 output	370
89CLS08	Disconnect Close 8 output	371
89CLS09	Disconnect Close 9 output	372
89CLS10	Disconnect Close 10 output	373
89CLS11	Disconnect Close 11 output	374
89CLS12	Disconnect Close 12 output	375
89CLS13	Disconnect Close 13 output	376
89CLS14	Disconnect Close 14 output	377
89CLS15	Disconnect Close 15 output	378
89CLS16	Disconnect Close 16 output	379
89CLS17	Disconnect Close 17 output	380
89CLS18	Disconnect Close 18 output	381
89CLS19	Disconnect Close 19 output	382
89CLS20	Disconnect Close 20 output	383
89CRS01	Disconnect 1 close reset	384
89CRS02	Disconnect 2 close reset	386
89CRS03	Disconnect 3 close reset	388
89CRS04	Disconnect 4 close reset	390
89CRS05	Disconnect 5 close reset	392
89CRS06	Disconnect 6 close reset	394
89CRS07	Disconnect 7 close reset	396
89CRS08	Disconnect 8 close reset	398
89CRS09	Disconnect 9 close reset	400
89CRS10	Disconnect 10 close reset	402
89CRS11	Disconnect 11 close reset	404
89CRS12	Disconnect 12 close reset	406
89CRS13	Disconnect 13 close reset	408
89CRS14	Disconnect 14 close reset	410
89CRS15	Disconnect 15 close reset	412

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 13 of 40)**

<b>Name</b>	<b>Description</b>	<b>Row</b>
89CRS16	Disconnect 16 close reset	414
89CRS17	Disconnect 17 close reset	416
89CRS18	Disconnect 18 close reset	418
89CRS19	Disconnect 19 close reset	420
89CRS20	Disconnect 20 close reset	422
89CSI01	Disconnect 1 close seal-in timer timed out	384
89CSI02	Disconnect 2 close seal-in timer timed out	386
89CSI03	Disconnect 3 close seal-in timer timed out	388
89CSI04	Disconnect 4 close seal-in timer timed out	390
89CSI05	Disconnect 5 close seal-in timer timed out	392
89CSI06	Disconnect 6 close seal-in timer timed out	394
89CSI07	Disconnect 7 close seal-in timer timed out	396
89CSI08	Disconnect 8 close seal-in timer timed out	398
89CSI09	Disconnect 9 close seal-in timer timed out	400
89CSI10	Disconnect 10 close seal-in timer timed out	402
89CSI11	Disconnect 11 close seal-in timer timed out	404
89CSI12	Disconnect 12 close seal-in timer timed out	406
89CSI13	Disconnect 13 close seal-in timer timed out	408
89CSI14	Disconnect 14 close seal-in timer timed out	410
89CSI15	Disconnect 15 close seal-in timer timed out	412
89CSI16	Disconnect 16 close seal-in timer timed out	414
89CSI17	Disconnect 17 close seal-in timer timed out	416
89CSI18	Disconnect 18 close seal-in timer timed out	418
89CSI19	Disconnect 19 close seal-in timer timed out	420
89CSI20	Disconnect 20 close seal-in timer timed out	422
89CTL01	Disconnect 1 control status	340
89CTL02	Disconnect 2 control status	341
89CTL03	Disconnect 3 control status	342
89CTL04	Disconnect 4 control status	343
89CTL05	Disconnect 5 control status	344
89CTL06	Disconnect 6 control status	345
89CTL07	Disconnect 7 control status	346
89CTL08	Disconnect 8 control status	347
89CTL09	Disconnect 9 control status	348
89CTL10	Disconnect 10 control status	349
89CTL11	Disconnect 11 control status	350
89CTL12	Disconnect 12 control status	351
89CTL13	Disconnect 13 control status	352
89CTL14	Disconnect 14 control status	353
89CTL15	Disconnect 15 control status	354
89CTL16	Disconnect 16 control status	355

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 14 of 40)**

<b>Name</b>	<b>Description</b>	<b>Row</b>
89CTL17	Disconnect 17 control status	356
89CTL18	Disconnect 18 control status	357
89CTL19	Disconnect 19 control status	358
89CTL20	Disconnect 20 control status	359
89ENC01	Disconnect 1 close control operation enabled	536
89ENC02	Disconnect 2 close control operation enabled	536
89ENC03	Disconnect 3 close control operation enabled	536
89ENC04	Disconnect 4 close control operation enabled	536
89ENC05	Disconnect 5 close control operation enabled	537
89ENC06	Disconnect 6 close control operation enabled	537
89ENC07	Disconnect 7 close control operation enabled	537
89ENC08	Disconnect 8 close control operation enabled	537
89ENC09	Disconnect 9 close control operation enabled	538
89ENC10	Disconnect 10 close control operation enabled	538
89ENC11	Disconnect 11 close control operation enabled	538
89ENC12	Disconnect 12 close control operation enabled	538
89ENC13	Disconnect 13 close control operation enabled	539
89ENC14	Disconnect 14 close control operation enabled	539
89ENC15	Disconnect 15 close control operation enabled	539
89ENC16	Disconnect 16 close control operation enabled	539
89ENC17	Disconnect 17 close control operation enabled	540
89ENC18	Disconnect 18 close control operation enabled	540
89ENC19	Disconnect 19 close control operation enabled	540
89ENC20	Disconnect 20 close control operation enabled	540
89ENO01	Disconnect 1 open control operation enabled	536
89ENO02	Disconnect 2 open control operation enabled	536
89ENO03	Disconnect 3 open control operation enabled	536
89ENO04	Disconnect 4 open control operation enabled	536
89ENO05	Disconnect 5 open control operation enabled	537
89ENO06	Disconnect 6 open control operation enabled	537
89ENO07	Disconnect 7 open control operation enabled	537
89ENO08	Disconnect 8 open control operation enabled	537
89ENO09	Disconnect 9 open control operation enabled	538
89ENO10	Disconnect 10 open control operation enabled	538
89ENO11	Disconnect 11 open control operation enabled	538
89ENO12	Disconnect 12 open control operation enabled	538
89ENO13	Disconnect 13 open control operation enabled	539
89ENO14	Disconnect 14 open control operation enabled	539
89ENO15	Disconnect 15 open control operation enabled	539
89ENO16	Disconnect 16 open control operation enabled	539
89ENO17	Disconnect 17 open control operation enabled	540

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 15 of 40)**

<b>Name</b>	<b>Description</b>	<b>Row</b>
89ENO18	Disconnect 18 open control operation enabled	540
89ENO19	Disconnect 19 open control operation enabled	540
89ENO20	Disconnect 20 open control operation enabled	540
89OBL01	Disconnect 1 open block	384
89OBL02	Disconnect 2 open block	386
89OBL03	Disconnect 3 open block	388
89OBL04	Disconnect 4 open block	390
89OBL05	Disconnect 5 open block	392
89OBL06	Disconnect 6 open block	394
89OBL07	Disconnect 7 open block	396
89OBL08	Disconnect 8 open block	398
89OBL09	Disconnect 9 open block	400
89OBL10	Disconnect 10 open block	402
89OBL11	Disconnect 11 open block	404
89OBL12	Disconnect 12 open block	406
89OBL13	Disconnect 13 open block	408
89OBL14	Disconnect 14 open block	410
89OBL15	Disconnect 15 open block	412
89OBL16	Disconnect 16 open block	414
89OBL17	Disconnect 17 open block	416
89OBL18	Disconnect 18 open block	418
89OBL19	Disconnect 19 open block	420
89OBL20	Disconnect 20 open block	422
89OC01	ASCII Open Disconnect 1 command	364
89OC02	ASCII Open Disconnect 2 command	365
89OC03	ASCII Open Disconnect 3 command	366
89OC04	ASCII Open Disconnect 4 command	367
89OC05	ASCII Open Disconnect 5 command	368
89OC06	ASCII Open Disconnect 6 command	369
89OC07	ASCII Open Disconnect 7 command	370
89OC08	ASCII Open Disconnect 8 command	371
89OC09	ASCII Open Disconnect 9 command	372
89OC10	ASCII Open Disconnect 10 command	373
89OC11	ASCII Open Disconnect 11 command	374
89OC12	ASCII Open Disconnect 12 command	375
89OC13	ASCII Open Disconnect 13 command	376
89OC14	ASCII Open Disconnect 14 command	377
89OC15	ASCII Open Disconnect 15 command	378
89OC16	ASCII Open Disconnect 16 command	379
89OC17	ASCII Open Disconnect 17 command	380
89OC18	ASCII Open Disconnect 18 command	381

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 16 of 40)**

Name	Description	Row
89OC19	ASCII Open Disconnect 19 command	382
89OC20	ASCII Open Disconnect 20 command	383
89OCM01	Mimic Disconnect 1 open control	364
89OCM02	Mimic Disconnect 2 open control	365
89OCM03	Mimic Disconnect 3 open control	366
89OCM04	Mimic Disconnect 4 open control	367
89OCM05	Mimic Disconnect 5 open control	368
89OCM06	Mimic Disconnect 6 open control	369
89OCM07	Mimic Disconnect 7 open control	370
89OCM08	Mimic Disconnect 8 open control	371
89OCM09	Mimic Disconnect 9 open control	372
89OCM10	Mimic Disconnect 10 open control	373
89OCM11	Mimic Disconnect 11 open control	374
89OCM12	Mimic Disconnect 12 open control	375
89OCM13	Mimic Disconnect 13 open control	376
89OCM14	Mimic Disconnect 14 open control	377
89OCM15	Mimic Disconnect 15 open control	378
89OCM16	Mimic Disconnect 16 open control	379
89OCM17	Mimic Disconnect 17 open control	380
89OCM18	Mimic Disconnect 18 open control	381
89OCM19	Mimic Disconnect 19 open control	382
89OCM20	Mimic Disconnect 20 open control	383
89OCN01	Open Disconnect 1	364
89OCN02	Open Disconnect 2	365
89OCN03	Open Disconnect 3	366
89OCN04	Open Disconnect 4	367
89OCN05	Open Disconnect 5	368
89OCN06	Open Disconnect 6	369
89OCN07	Open Disconnect 7	370
89OCN08	Open Disconnect 8	371
89OCN09	Open Disconnect 9	372
89OCN10	Open Disconnect 10	373
89OCN11	Open Disconnect 11	374
89OCN12	Open Disconnect 12	375
89OCN13	Open Disconnect 13	376
89OCN14	Open Disconnect 14	377
89OCN15	Open Disconnect 15	378
89OCN16	Open Disconnect 16	379
89OCN17	Open Disconnect 17	380
89OCN18	Open Disconnect 18	381
89OCN19	Open Disconnect 19	382

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 17 of 40)**

<b>Name</b>	<b>Description</b>	<b>Row</b>
89OCN20	Open Disconnect 20	383
89OIM01	Disconnect 1 open immobility timer timed out	385
89OIM02	Disconnect 2 open immobility timer timed out	387
89OIM03	Disconnect 3 open immobility timer timed out	389
89OIM04	Disconnect 4 open immobility timer timed out	391
89OIM05	Disconnect 5 open immobility timer timed out	393
89OIM06	Disconnect 6 open immobility timer timed out	395
89OIM07	Disconnect 7 open immobility timer timed out	397
89OIM08	Disconnect 8 open immobility timer timed out	399
89OIM09	Disconnect 9 open immobility timer timed out	401
89OIM10	Disconnect 10 open immobility timer timed out	403
89OIM11	Disconnect 11 open immobility timer timed out	405
89OIM12	Disconnect 12 open immobility timer timed out	407
89OIM13	Disconnect 13 open immobility timer timed out	409
89OIM14	Disconnect 14 open immobility timer timed out	411
89OIM15	Disconnect 15 open immobility timer timed out	413
89OIM16	Disconnect 16 open immobility timer timed out	415
89OIM17	Disconnect 17 open immobility timer timed out	417
89OIM18	Disconnect 18 open immobility timer timed out	419
89OIM19	Disconnect 19 open immobility timer timed out	421
89OIM20	Disconnect 20 open immobility timer timed out	423
89OIP	Any disconnect operation in-progress	341
89OIP01	Disconnect 1 operation in-progress	340
89OIP02	Disconnect 2 operation in-progress	341
89OIP03	Disconnect 3 operation in-progress	342
89OIP04	Disconnect 4 operation in-progress	343
89OIP05	Disconnect 5 operation in-progress	344
89OIP06	Disconnect 6 operation in-progress	345
89OIP07	Disconnect 7 operation in-progress	346
89OIP08	Disconnect 8 operation in-progress	347
89OIP09	Disconnect 9 operation in-progress	348
89OIP10	Disconnect 10 operation in-progress	349
89OIP11	Disconnect 11 operation in-progress	350
89OIP12	Disconnect 12 operation in-progress	351
89OIP13	Disconnect 13 operation in-progress	352
89OIP14	Disconnect 14 operation in-progress	353
89OIP15	Disconnect 15 operation in-progress	354
89OIP16	Disconnect 16 operation in-progress	355
89OIP17	Disconnect 17 operation in-progress	356
89OIP18	Disconnect 18 operation in-progress	357
89OIP19	Disconnect 19 operation in-progress	358

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 18 of 40)**

Name	Description	Row
89OIP20	Disconnect 20 operation in-progress	359
89OIR01	Disconnect 1 open immobility timer reset	384
89OIR02	Disconnect 2 open immobility timer reset	386
89OIR03	Disconnect 3 open immobility timer reset	388
89OIR04	Disconnect 4 open immobility timer reset	390
89OIR05	Disconnect 5 open immobility timer reset	392
89OIR06	Disconnect 6 open immobility timer reset	394
89OIR07	Disconnect 7 open immobility timer reset	396
89OIR08	Disconnect 8 open immobility timer reset	398
89OIR09	Disconnect 9 open immobility timer reset	400
89OIR10	Disconnect 10 open immobility timer reset	402
89OIR11	Disconnect 11 open immobility timer reset	404
89OIR12	Disconnect 12 open immobility timer reset	406
89OIR13	Disconnect 13 open immobility timer reset	408
89OIR14	Disconnect 14 open immobility timer reset	410
89OIR15	Disconnect 15 open immobility timer reset	412
89OIR16	Disconnect 16 open immobility timer reset	414
89OIR17	Disconnect 17 open immobility timer reset	416
89OIR18	Disconnect 18 open immobility timer reset	418
89OIR19	Disconnect 19 open immobility timer reset	420
89OIR20	Disconnect 20 open immobility timer reset	422
89OPE01	Disconnect Open 1 output	364
89OPE02	Disconnect Open 2 output	365
89OPE03	Disconnect Open 3 output	366
89OPE04	Disconnect Open 4 output	367
89OPE05	Disconnect Open 5 output	368
89OPE06	Disconnect Open 6 output	369
89OPE07	Disconnect Open 7 output	370
89OPE08	Disconnect Open 8 output	371
89OPE09	Disconnect Open 9 output	372
89OPE10	Disconnect Open 10 output	373
89OPE11	Disconnect Open 11 output	374
89OPE12	Disconnect Open 12 output	375
89OPE13	Disconnect Open 13 output	376
89OPE14	Disconnect Open 14 output	377
89OPE15	Disconnect Open 15 output	378
89OPE16	Disconnect Open 16 output	379
89OPE17	Disconnect Open 17 output	380
89OPE18	Disconnect Open 18 output	381
89OPE19	Disconnect Open 19 output	382
89OPE20	Disconnect Open 20 output	383

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 19 of 40)**

<b>Name</b>	<b>Description</b>	<b>Row</b>
89OPN01	Disconnect 1 open	340
89OPN02	Disconnect 2 open	341
89OPN03	Disconnect 3 open	342
89OPN04	Disconnect 4 open	343
89OPN05	Disconnect 5 open	344
89OPN06	Disconnect 6 open	345
89OPN07	Disconnect 7 open	346
89OPN08	Disconnect 8 open	347
89OPN09	Disconnect 9 open	348
89OPN10	Disconnect 10 open	349
89OPN11	Disconnect 11 open	350
89OPN12	Disconnect 12 open	351
89OPN13	Disconnect 13 open	352
89OPN14	Disconnect 14 open	353
89OPN15	Disconnect 15 open	354
89OPN16	Disconnect 16 open	355
89OPN17	Disconnect 17 open	356
89OPN18	Disconnect 18 open	357
89OPN19	Disconnect 19 open	358
89OPN20	Disconnect 20 open	359
89ORS01	Disconnect 1 open reset	384
89ORS02	Disconnect 2 open reset	386
89ORS03	Disconnect 3 open reset	388
89ORS04	Disconnect 4 open reset	390
89ORS05	Disconnect 5 open reset	392
89ORS06	Disconnect 6 open reset	394
89ORS07	Disconnect 7 open reset	396
89ORS08	Disconnect 8 open reset	398
89ORS09	Disconnect 9 open reset	400
89ORS10	Disconnect 10 open reset	402
89ORS11	Disconnect 11 open reset	404
89ORS12	Disconnect 12 open reset	406
89ORS13	Disconnect 13 open reset	408
89ORS14	Disconnect 14 open reset	410
89ORS15	Disconnect 15 open reset	412
89ORS16	Disconnect 16 open reset	414
89ORS17	Disconnect 17 open reset	416
89ORS18	Disconnect 18 open reset	418
89ORS19	Disconnect 19 open reset	420
89ORS20	Disconnect 20 open reset	422
89OSI01	Disconnect 1 open seal-in timer timed out	384

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 20 of 40)**

Name	Description	Row
89OSI02	Disconnect 2 open seal-in timer timed out	386
89OSI03	Disconnect 3 open seal-in timer timed out	388
89OSI04	Disconnect 4 open seal-in timer timed out	390
89OSI05	Disconnect 5 open seal-in timer timed out	392
89OSI06	Disconnect 6 open seal-in timer timed out	394
89OSI07	Disconnect 7 open seal-in timer timed out	396
89OSI08	Disconnect 8 open seal-in timer timed out	398
89OSI09	Disconnect 9 open seal-in timer timed out	400
89OSI10	Disconnect 10 open seal-in timer timed out	402
89OSI11	Disconnect 11 open seal-in timer timed out	404
89OSI12	Disconnect 12 open seal-in timer timed out	406
89OSI13	Disconnect 13 open seal-in timer timed out	408
89OSI14	Disconnect 14 open seal-in timer timed out	410
89OSI15	Disconnect 15 open seal-in timer timed out	412
89OSI16	Disconnect 16 open seal-in timer timed out	414
89OSI17	Disconnect 17 open seal-in timer timed out	416
89OSI18	Disconnect 18 open seal-in timer timed out	418
89OSI19	Disconnect 19 open seal-in timer timed out	420
89OSI20	Disconnect 20 open seal-in timer timed out	422
ACCESS	A user is logged in at Access Level B or above	214
ACCESSP	Pulsed alarm for logins to Access Level B or above	214
ACN01Q–ACN08Q	Automation Counters 1–8 output	202
ACN09Q–ACN16Q	Automation Counters 9–16 output	203
ACN17Q–ACN24Q	Automation Counters 17–24 output	204
ACN25Q–ACN32Q	Automation Counters 25–32 output	205
ACN01R–ACN08R	Automation Counters 1–8 reset	206
ACN09R–ACN16R	Automation Counters 9–16 reset	207
ACN17R–ACN24R	Automation Counters 17–24 reset	208
ACN25R–ACN32R	Automation Counters 25–32 reset	209
ACT01Q–ACT08Q	Automation Conditioning Timers 1–8 output	516
ACT09Q–ACT16Q	Automation Conditioning Timers 9–16 output	517
ACT17Q–ACT24Q	Automation Conditioning Timers 17–24 output	518
ACT25Q–ACT32Q	Automation Conditioning Timers 25–32 output	519
AFRTEXA	Automation SELOGIC control equation first execution after automation settings change	212
AFRTEXP	Automation SELOGIC control equation first execution after protection settings change, group switch, or source switch selection	212
ALT01–ALT08	Automation Latches 1–8	190
ALT09–ALT16	Automation Latches 9–16	191
ALT17–ALT24	Automation Latches 17–24	192
ALT25–ALT32	Automation Latches 25–32	193
ALTI	Alternative current source (SELOGIC control equation)	277

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 21 of 40)**

Name	Description	Row
ALTP11	1st alternative polarizing source for BK1 (SELOGIC control equation)	275
ALTP12	2nd alternative polarizing source for BK1 (SELOGIC control equation)	275
ALTP21	1st alternative polarizing source for BK2 (SELOGIC control equation)	275
ALTP22	2nd alternative polarizing source for BK2 (SELOGIC control equation)	275
ALTS1	Alternative synchronism source for BK1 (SELOGIC control equation)	277
ALTS2	Alternative synchronism source for BK2 (SELOGIC control equation)	277
ALTV	Alternative voltage source (SELOGIC control equation)	277
ALTVD	ALTV initiated LOP	277
ANOKA	Analog transfer OK on MIRRORED BITS Communications Channel A	237
ANOKB	Analog transfer OK on MIRRORED BITS Communications Channel B	238
AST01Q–AST08Q	Automation Sequencing Timers 1–8 output	194
AST01R–AST08R	Automation Sequencing Timers 1–8 reset	198
AST09Q–AST16Q	Automation Sequencing Timers 9–16 output	195
AST09R–AST16R	Automation Sequencing Timers 9–16 reset	199
AST17Q–AST24Q	Automation Sequencing Timers 17–24 output	196
AST17R–AST24R	Automation Sequencing Timers 17–24 reset	200
AST25Q–AST32Q	Automation Sequencing Timers 25–32 output	197
AST25R–AST32R	Automation Sequencing Timers 25–32 reset	201
ASV001–ASV008	Automation SELOGIC Variables 1–8	158
ASV009–ASV016	Automation SELOGIC Variables 9–16	159
ASV017–ASV024	Automation SELOGIC Variables 17–24	160
ASV025–ASV032	Automation SELOGIC Variables 25–32	161
ASV033–ASV040	Automation SELOGIC Variables 33–40	162
ASV041–ASV048	Automation SELOGIC Variables 41–48	163
ASV049–ASV056	Automation SELOGIC Variables 49–56	164
ASV057–ASV064	Automation SELOGIC Variables 57–64	165
ASV065–ASV072	Automation SELOGIC Variables 65–72	166
ASV073–ASV080	Automation SELOGIC Variables 73–80	167
ASV081–ASV088	Automation SELOGIC Variables 81–88	168
ASV089–ASV096	Automation SELOGIC Variables 89–96	169
ASV097–ASV104	Automation SELOGIC Variables 97–104	170
ASV105–ASV112	Automation SELOGIC Variables 105–112	171
ASV113–ASV120	Automation SELOGIC Variables 113–120	172
ASV121–ASV128	Automation SELOGIC Variables 121–128	173
ASV129–ASV136	Automation SELOGIC Variables 129–136	174
ASV137–ASV144	Automation SELOGIC Variables 137–144	175
ASV145–ASV152	Automation SELOGIC Variables 145–152	176
ASV153–ASV160	Automation SELOGIC Variables 153–160	177
ASV161–ASV168	Automation SELOGIC Variables 161–168	178
ASV169–ASV176	Automation SELOGIC Variables 169–176	179
ASV177–ASV184	Automation SELOGIC Variables 177–184	180

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 22 of 40)**

Name	Description	Row
ASV185–ASV192	Automation SELOGIC Variables 185–192	181
ASV193–ASV200	Automation SELOGIC Variables 193–200	182
ASV201–ASV208	Automation SELOGIC Variables 201–208	183
ASV209–ASV216	Automation SELOGIC Variables 209–216	184
ASV217–ASV224	Automation SELOGIC Variables 217–224	185
ASV225–ASV232	Automation SELOGIC Variables 225–232	186
ASV233–ASV240	Automation SELOGIC Variables 233–240	187
ASV241–ASV248	Automation SELOGIC Variables 241–248	188
ASV249–ASV256	Automation SELOGIC Variables 249–256	189
AUNRLBL	Automation SELOGIC control equation unresolved label	212
B1BCWAL	Circuit Breaker 1 contact wear monitor alarm	87
B1BITAL	Circuit Breaker 1 inactivity time alarm	88
B1ESOAL	Circuit Breaker 1 electrical slow-operation alarm	88
B1KIAL	Circuit Breaker 1 interrupted current alarm	88
B1MRTAL	Circuit Breaker 1 motor running time alarm	88
B1MRTIN	Motor run time contact input, Circuit Breaker 1 (SELOGIC control equation)	87
B1MSOAL	Circuit Breaker 1 mechanical slow-operation alarm	88
B1OPHA	Circuit Breaker 1 A-Phase open	81
B1OPHB	Circuit Breaker 1 B-Phase open	81
B1OPHC	Circuit Breaker 1 C-Phase open	81
B2BCWAL	Circuit Breaker 2 contact wear monitor alarm	89
B2BITAL	Circuit Breaker 2 inactivity time alarm	90
B2ESOAL	Circuit Breaker 2 electrical slow-operation alarm	90
B2KIAL	Circuit Breaker 2 interrupted current alarm	90
B2MRTAL	Circuit Breaker 2 motor running time alarm	90
B2MRTIN	Motor run time contact input, Circuit Breaker 2 (SELOGIC control equation)	89
B2MSOAL	Circuit Breaker 2 mechanical slow-operation alarm	90
B2OPHA	Circuit Breaker 2 A-Phase open	81
B2OPHB	Circuit Breaker 2 B-Phase open	81
B2OPHC	Circuit Breaker 2 C-Phase open	81
BADPASS	Invalid password attempt alarm	214
BFI3P1	Circuit Breaker 1 three-pole circuit breaker failure initiation	69
BFI3P2	Circuit Breaker 2 three-pole circuit breaker failure initiation	75
BFI3PT1	Circuit Breaker 1 extended three-pole extended circuit breaker failure initiation	69
BFI3PT2	Circuit Breaker 2 extended three-pole extended circuit breaker failure initiation	75
BFILC1	Circuit Breaker 1 load current circuit breaker failure initiation	72
BFILC2	Circuit Breaker 2 load current circuit breaker failure initiation	78
BFIN1	Circuit Breaker 1 no current circuit breaker failure initiation	72
BFIN2	Circuit Breaker 2 no current circuit breaker failure initiation	78
BFTR1	Circuit breaker failure trip, Circuit Breaker 1 (SELOGIC control equation)	74
BFTR2	Circuit breaker failure trip, Circuit Breaker 2 (SELOGIC control equation)	80

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 23 of 40)**

<b>Name</b>	<b>Description</b>	<b>Row</b>
BFTRIP1	Circuit Breaker 1 failure trip output asserted	74
BFTRIP2	Circuit Breaker 2 failure trip output asserted	80
BFULTR1	Circuit breaker failure unlatch trip, Circuit Breaker 1 (SELOGIC control equation)	74
BFULTR2	Circuit breaker failure unlatch trip, Circuit Breaker 2 (SELOGIC control equation)	80
BK1BFT	Indicates Circuit Breaker 1 breaker failure trip	232
BK1CFT	Circuit Breaker 1 close failure delay timed out	50
BK1CL	Circuit Breaker 1 close command	48
BK1CLSS	Circuit Breaker 1 in close supervision state	50
BK1CLST	Circuit Breaker 1 close supervision timer timed out	50
BK1EXT	Circuit Breaker 1 closed externally	54
BK1LO	Circuit Breaker 1 in lockout state	47
BK1RCIP	Circuit Breaker 1 reclaim in progress (lockout state)	52
BK1RS	Circuit Breaker 1 in ready state	47
BK2BFT	Indicates Circuit Breaker 2 breaker failure trip	232
BK2CFT	Circuit Breaker 2 close failure delay timed out	50
BK2CL	Circuit Breaker 2 close command	48
BK2CLSS	Circuit Breaker 2 in close supervision state	50
BK2CLST	Circuit Breaker 2 close supervision timer timed out	50
BK2EXT	Circuit Breaker 2 closed externally	54
BK2LO	Circuit Breaker 2 in lockout state	48
BK2RCIP	Circuit Breaker 2 reclaim in progress (lockout state)	52
BK2RS	Circuit Breaker 2 in ready state	47
BKENC1	Circuit Breaker 1 close control operation enabled	541
BKENC2	Circuit Breaker 2 close control operation enabled	541
BKENO1	Circuit Breaker 1 open control operation enabled	541
BKENO2	Circuit Breaker 2 open control operation enabled	541
BLKFOA1	Circuit Breaker 1 block A-Phase flashover detection	73
BLKFOA2	Circuit Breaker 2 block A-Phase flashover detection	79
BLKFOB1	Circuit Breaker 1 block B-Phase flashover detection	73
BLKFOB2	Circuit Breaker 2 block B-Phase flashover detection	79
BLKFOC1	Circuit Breaker 1 block C-Phase flashover detection	73
BLKFOC2	Circuit Breaker 2 block C-Phase flashover detection	79
BLKLPTS	Block low-priority source from updating relay time	218
BM1CLSA	Circuit breaker monitor A-Phase close, Circuit Breaker 1 (SELOGIC control equation)	87
BM1CLSB	Circuit breaker monitor B-Phase close, Circuit Breaker 1 (SELOGIC control equation)	87
BM1CLSC	Circuit breaker monitor C-Phase close, Circuit Breaker 1 (SELOGIC control equation)	87
BM1TRPA	Circuit breaker monitor A-Phase trip, Circuit Breaker 1 (SELOGIC control equation)	87
BM1TRPB	Circuit breaker monitor B-Phase trip, Circuit Breaker 1 (SELOGIC control equation)	87
BM1TRPC	Circuit breaker monitor C-Phase trip, Circuit Breaker 1 (SELOGIC control equation)	87
BM2CLSA	Circuit breaker monitor A-Phase close, Circuit Breaker 2 (SELOGIC control equation)	89
BM2CLSB	Circuit breaker monitor B-Phase close, Circuit Breaker 2 (SELOGIC control equation)	89

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 24 of 40)**

Name	Description	Row
BM2CLSC	Circuit breaker monitor C-Phase close, Circuit Breaker 2 (SELOGIC control equation)	89
BM2TRPA	Circuit breaker monitor A-Phase trip, Circuit Breaker 2 (SELOGIC control equation)	89
BM2TRPB	Circuit breaker monitor B-Phase trip, Circuit Breaker 2 (SELOGIC control equation)	89
BM2TRPC	Circuit breaker monitor C-Phase trip, Circuit Breaker 2 (SELOGIC control equation)	89
BNC_BNP	Bad jitter on BNC port and the IRIG-B signal is lost afterwards	220
BNC_OK	IRIG-B signal from BNC port is available and has sufficient quality	220
BNC_RST	Disqualify BNC IRIG-B time source	220
BNC_SET	Qualify BNC IRIG-B time source	220
BNC_TIM	A valid IRIG-B time source is detected on BNC port	221
BNCSYNC	Synchronized to a high-quality BNC IRIG source	221
BRKENAB	Asserted to indicate breaker control enable	216
BSYNBK1	Block synchronism check for Circuit Breaker 1	43
BSYNBK2	Block synchronism check for Circuit Breaker 2	45
BTX	Block extension picked up	64
CBADA	Unavailability threshold exceeded for MIRRORED BITS communications Channel A	237
CBADB	Unavailability threshold exceeded for MIRRORED BITS communications Channel B	238
CC1	Circuit Breaker 1 close command	99
CC2	Circuit Breaker 2 close command	99
CHIZ0	High-impedance counts are zero	437
CHSG	Settings group change	108
CLDSTRT	Relay cold start	215
COMPRM	Communications-assisted trip permission	57
CPUDO0	High-impedance pickup/dropout counts are zero	437
DC1F	DC Monitor 1 fail alarm	93
DC1G	DC Monitor 1 ground fault alarm	93
DC1R	DC Monitor 1 alarm for ac ripple	93
DC1W	DC Monitor 1 warning alarm	93
DC2F	DC Monitor 2 fail alarm	93
DC2G	DC Monitor 2 ground fault alarm	93
DC2R	DC Monitor 2 alarm for ac ripple	93
DC2W	DC Monitor 2 warning alarm	93
DDNA	A-Phase tuning threshold decrease	445
DDNB	B-Phase tuning threshold decrease	445
DDNC	C-Phase tuning threshold decrease	445
DDNG	Unused: Residual tuning threshold decrease	445
DELAY	Unused: Reserved for future functionality	277
DFAULT	Disables maximum/minimum metering and demand metering when SELOGIC control equation FAULT asserts	56
DIA_DIS	A-Phase large difference current disturbance	443
DIB_DIS	B-Phase large difference current disturbance	443
DIC_DIS	C-Phase large difference current disturbance	443

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 25 of 40)**

<b>Name</b>	<b>Description</b>	<b>Row</b>
DIG_DIS	Unused: Residual large difference current disturbance	443
DL2CLR	Decision Logic 2 clear	439
DL2CLRA	A-Phase Decision Logic 2 clear	444
DL2CLRB	B-Phase Decision Logic 2 clear	444
DL2CLRC	C-Phase Decision Logic 2 clear	444
DL2CLRG	Unused: Residual Decision Logic 2 clear	444
DLDB1	Dead Line Dead Bus 1	51
DLDB2	Dead Line Dead Bus 2	51
DLLB1	Dead Line Live Bus 1	51
DLLB2	Dead Line Live Bus 2	51
DOKA	Normal MIRRORED BITS communications Channel A status	237
DOKB	Normal MIRRORED BITS communications Channel B status	238
DPF3_OK	Three-phase displacement power factor OK	110
DPFA_OK	A-Phase displacement power factor OK	110
DPFB_OK	B-Phase displacement power factor OK	110
DPFC_OK	C-Phase displacement power factor OK	110
DST	Daylight-saving time	302
DSTP	IRIG-B daylight-saving time pending	302
DSTRT	Directional start element picked up	64
DUPA	A-Phase tuning threshold increase	445
DUPB	B-Phase tuning threshold increase	445
DUPC	C-Phase tuning threshold increase	445
DUPG	Unused: Residual tuning threshold increase	445
DVA_DIS	A-Phase difference voltage disturbance	443
DVB_DIS	B-Phase difference voltage disturbance	443
DVC_DIS	C-Phase difference voltage disturbance	443
DVG_DIS	Unused: Residual difference voltage disturbance	443
E2AC	Enable Levels 1–2 access (SELOGIC control equation)	215
E32OP01	Overpower Element 01 enabled	464
E32OP02	Overpower Element 02 enabled	464
E32OP03	Overpower Element 03 enabled	464
E32OP04	Overpower Element 04 enabled	465
E32UP01	Underpower Element 01 enabled	465
E32UP02	Underpower Element 02 enabled	465
E32UP03	Underpower Element 03 enabled	466
E32UP04	Underpower Element 04 enabled	466
EACC	Enable Level 1 access (SELOGIC control equation)	215
EAFSRC	Alternative frequency source (SELOGIC control equation)	56
ECTT	Echo conversion to trip signal	62
EKEY	Echo received permissive trip signal	62
EN	Relay enabled	0

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 26 of 40)**

Name	Description	Row
ER	Event report trigger equation (SELOGIC control equation)	56
ERDY	Enable sag, swell, interruption logic	98
EVELOCK	Lock DNP events	294
F32I	Forward current-polarized zero-sequence directional element	30
F32P	Forward phase directional declaration	28
F32Q	Forward negative-sequence phase directional declaration	28
F32QG	Forward negative-sequence ground directional element	30
F32V	Forward voltage-polarized zero-sequence directional element	30
FAST1	$f_{S1} > f_p$	43
FAST2	$f_{S2} > f_p$	45
FBF1	Circuit Breaker 1 circuit breaker failure	71
FBF2	Circuit Breaker 2 circuit breaker failure	77
FBFA1	Circuit Breaker 1 A-Phase circuit breaker failure	71
FBFA2	Circuit Breaker 2 A-Phase circuit breaker failure	77
FBFB1	Circuit Breaker 1 B-Phase circuit breaker failure	71
FBFB2	Circuit Breaker 2 B-Phase circuit breaker failure	77
FBFC1	Circuit Breaker 1 C-Phase circuit breaker failure	71
FBFC2	Circuit Breaker 2 C-Phase circuit breaker failure	77
FIDEN	Fault identification logic enabled	55
FOA1	Circuit Breaker 1 A-Phase flashover detected	73
FOA2	Circuit Breaker 2 A-Phase flashover detected	79
FOB1	Circuit Breaker 1 B-Phase flashover detected	73
FOB2	Circuit Breaker 2 B-Phase flashover detected	79
FOBF1	Circuit Breaker 1 flashover detected	74
FOBF2	Circuit Breaker 2 flashover detected	80
FOC1	Circuit Breaker 1 C-Phase flashover detected	74
FOC2	Circuit Breaker 2 C-Phase flashover detected	80
FOLBK0	No follower circuit breaker	48
FOLBK1	Follower circuit breaker = Circuit Breaker 1	48
FOLBK2	Follower circuit breaker = Circuit Breaker 2	49
FOP1_01–FOP1_08	Fast Operate output control bits for PORT 1, Bits 1–8	328
FOP1_09–FOP1_16	Fast Operate output control bits for PORT 1, Bits 9–16	329
FOP1_17–FOP1_24	Fast Operate output control bits for PORT 1, Bits 17–24	330
FOP1_25–FOP1_32	Fast Operate output control bits for PORT 1, Bits 25–32	331
FOP2_01–FOP2_08	Fast Operate output control bits for PORT 2, Bits 1–8	332
FOP2_09–FOP2_16	Fast Operate output control bits for PORT 2, Bits 9–16	333
FOP2_17–FOP2_24	Fast Operate output control bits for PORT 2, Bits 17–24	334
FOP2_25–FOP2_32	Fast Operate output control bits for PORT 2, Bits 25–32	335
FOP3_01–FOP3_08	Fast Operate output control bits for PORT 3, Bits 1–8	336
FOP3_09–FOP3_16	Fast Operate output control bits for PORT 3, Bits 9–16	337
FOP3_17–FOP3_24	Fast Operate output control bits for PORT 3, Bits 17–24	338

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 27 of 40)**

<b>Name</b>	<b>Description</b>	<b>Row</b>
FOP3_25–FOP3_32	Fast Operate output control bits for <b>PORT 3</b> , Bits 25–32	339
FOPF_01–FOPF_08	Fast Operate output control bits for <b>PORT F</b> , Bits 1–8	324
FOPF_09–FOPF_16	Fast Operate output control bits for <b>PORT F</b> , Bits 9–16	325
FOPF_17–FOPF_24	Fast Operate output control bits for <b>PORT F</b> , Bits 17–24	326
FOPF_25–FOPF_32	Fast Operate output control bits for <b>PORT F</b> , Bits 25–32	327
FREQFZ	Assert if relay is not calculating frequency	218
FREQOK	Assert if relay is estimating frequency	218
FROKPM	Synchrophasor frequency	296
FRZCLR	Averager freeze and trending clear condition	439
FRZCLRA	A-Phase averager freeze and trending clear condition	444
FRZCLRB	B-Phase averager freeze and trending clear condition	444
FRZCLRC	C-Phase averager freeze and trending clear condition	444
FRZCLRG	Unused: Residual averager freeze and trending clear condition	444
FSA	A-Phase sector fault (AG or BCG fault)	55
FSB	B-Phase sector fault (BG or CAG fault)	56
FSC	C-Phase sector fault (CG or ABG fault)	56
FSERP1–FSERP3	Fast SER enabled for serial <b>PORT 1–PORT 3</b>	276
FSERP5	Fast SER enabled for EN and FO ports	276
FSERPF	Fast SER enabled for serial <b>PORT F</b>	276
GDEM	Zero-sequence demand current picked up	94
GROUND	Indicates a ground fault	232
GRPSW	Pulsed alarm for group switches	215
HALARM	Hardware alarm	214
HALARMA	Pulse stream for unacknowledged diagnostic warnings	214
HALARML	Latched alarm for diagnostic failures	214
HALARMP	Pulsed alarm for diagnostic warnings	214
HIA1_A	A-Phase HIF alarm (Algorithm 1)	440
HIA1_B	B-Phase HIF alarm (Algorithm 1)	440
HIA1_C	C-Phase HIF alarm (Algorithm 1)	440
HIA1_G	Unused: Residual current HIF detection (Algorithm 1)	440
HIA2_A	A-Phase HIF alarm (Algorithm 2)	440
HIA2_B	B-Phase HIF alarm (Algorithm 2)	440
HIA2_C	C-Phase HIF alarm (Algorithm 2)	440
HIA2_G	Unused: Residual current HIF detection (Algorithm 2)	440
HIF1_A	A-Phase HIF detection (Algorithm 1)	441
HIF1_B	B-Phase HIF detection (Algorithm 1)	441
HIF1_C	C-Phase HIF detection (Algorithm 1)	441
HIF1_G	Unused: Residual current HIF detection (Algorithm 1)	441
HIF2_A	A-Phase HIF detection (Algorithm 2)	441
HIF2_B	B-Phase HIF detection (Algorithm 2)	441
HIF2_C	C-Phase HIF detection (Algorithm 2)	441

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 28 of 40)**

<b>Name</b>	<b>Description</b>	<b>Row</b>
HIF2_G	Unused: Residual current HIF detection (Algorithm 2)	441
HIFARMA	A-Phase HIF armed	439
HIFARMB	B-Phase HIF armed	439
HIFARMC	C-Phase HIF armed	439
HIFER	HIF event report external trigger	447
HIFFRZ	SELOGIC control equation to freeze inter-harmonic algorithm	439
HIFITUN	SELOGIC control equation to begin the 24-hour tuning process	439
HIFMODE	HIF detection sensitivity mode	447
HIFREC	HIF record	447
HIZ170–HIZ181	High-impedance Logic States 170–181	436
HIZ190–HIZ192	High-impedance Logic States 190–192	437
HIZRST	High-impedance logic state reset (SELOGIC)	437
IA2HB	A-Phase second- and/or fourth-harmonic above pickup	27
IA5HB	A-Phase fifth-harmonic above pickup	27
IAWBK	A-Phase, Winding W is not OK (use for blocking)	480
IAWMAP	A-Phase, Winding W is mapped in a subscription	472
IAWOK	A-Phase, Winding W configured channel data OK	476
IAXBK	A-Phase, Winding X is not OK (use for blocking)	480
IAXMAP	A-Phase, Winding X is mapped in a subscription	472
IAXOK	A-Phase, Winding X configured channel data OK	476
IB2HB	B-Phase 2nd and/or 4th harmonic above pickup	27
IB5HB	B-Phase 5th harmonic above pickup	27
IBK1BK	Breaker 1 current terminal data not OK (use for blocking)	475
IBK1FZ	BK1 freeze Relay Word bit for use in open phase logic and breaker failure logic	488
IBK1OK	Breaker 1 current terminal data OK	475
IBK2BK	Breaker 2 current terminal data not OK (use for blocking)	475
IBK2FZ	BK2 freeze Relay Word bit for use in open phase logic and breaker failure logic	488
IBK2OK	Breaker 2 current terminal data OK	475
IBWBK	B-Phase, Winding W is not OK (use for blocking)	480
IBWMAP	B-Phase, Winding W is mapped in a subscription	472
IBWOK	B-Phase, Winding W configured channel data OK	476
IBXBK	B-Phase, Winding X is not OK (use for blocking)	481
IBXMAP	B-Phase, Winding X is mapped in a subscription	473
IBXOK	B-Phase, Winding X configured channel data OK	477
IC2HB	C-Phase 2nd and/or 4th harmonic above pickup	27
IC5HB	C-Phase 5th harmonic above pickup	27
ICWBK	C-Phase, Winding W is not OK (use for blocking)	480
ICWMAP	C-Phase, Winding W is mapped in a subscription	472
ICWOK	C-Phase, Winding W configured channel data OK	476
ICXBK	C-Phase, Winding X is not OK (use for blocking)	481
ICXMAP	C-Phase, Winding X is mapped in a subscription	473

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 29 of 40)**

Name	Description	Row
ICXOK	C-Phase, Winding X configured channel data OK	477
ILBK	Line current terminal data not OK (use for blocking)	475
ILFZ	Line freeze Relay Word bit for use in open phase logic	488
ILOK	Line current terminal data OK	475
ILOP	Internal loss-of-potential from ELOP setting	55
IN201–IN208	First optional I/O board Inputs 1–8 (if installed)	116
IN209–IN216	First optional I/O board Inputs 9–16 (if installed)	117
IN217–IN224	First optional I/O board Inputs 17–24 (if installed)	118
IN301–IN308	Second optional I/O board Inputs 1–8 (if installed)	120
IN309–IN316	Second optional I/O board Inputs 9–16 (if installed)	121
IN317–IN324	Second optional I/O board Inputs 17–24 (if installed)	122
IN401–IN408	Third optional I/O board Inputs 1–8 (if installed)	452
IN409–IN416	Third optional I/O board Inputs 9–16 (if installed)	453
IN417–IN424	Third optional I/O board Inputs 17–24 (if installed)	454
IN501–IN508	Fourth optional I/O board Inputs 1–8 (if installed)	456
IN509–IN516	Fourth optional I/O board Inputs 9–16 (if installed)	457
IN517–IN524	Fourth optional I/O board Inputs 17–24 (if installed)	458
INT3P	Three-phase interruption detected	97
INTA	Interruption detected on A-Phase	97
INTB	Interruption detected on B-Phase	97
INTC	Interruption detected on C-Phase	97
ITUNE_A	A-Phase initial tuning	442
ITUNE_B	B-Phase initial tuning	410
ITUNE_C	C-Phase initial tuning	410
ITUNE_G	Unused: Residual initial tuning	410
IWBK	Winding W is not OK (use for blocking)	483
IWOK	Current Terminal W data OK	479
IXBK	Winding X is not OK (use for blocking)	483
IXOK	Current Terminal X data OK	479
KEY	Transmit permissive trip signal	62
LB_DP01–LB_DP08	Local Bits 01–08 status display (SELOGIC control equation)	316
LB_DP09–LB_DP16	Local Bits 09–16 status display (SELOGIC control equation)	317
LB_DP17–LB_DP24	Local Bits 17–24 status display (SELOGIC control equation)	318
LB_DP25–LB_DP32	Local Bits 25–32 status display (SELOGIC control equation)	319
LB_DP33–LB_DP40	Local Bits 33–40 status display (SELOGIC control equation)	532
LB_DP41–LB_DP48	Local Bits 41–48 status display (SELOGIC control equation)	533
LB_DP49–LB_DP56	Local Bits 49–56 status display (SELOGIC control equation)	534
LB_DP57–LB_DP64	Local Bits 57–64 status display (SELOGIC control equation)	535
LB_SP01–LB_SP08	Local Bits 01–08 supervision (SELOGIC control equation)	312
LB_SP09–LB_SP16	Local Bits 09–16 supervision (SELOGIC control equation)	313
LB_SP17–LB_SP24	Local Bits 17–24 supervision (SELOGIC control equation)	314

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 30 of 40)**

Name	Description	Row
LB_SP25–LB_SP32	Local Bits 25–32 supervision (SELOGIC control equation)	315
LB_SP33–LB_SP40	Local Bits 33–40 supervision (SELOGIC control equation)	528
LB_SP41–LB_SP48	Local Bits 41–48 supervision (SELOGIC control equation)	529
LB_SP49–LB_SP56	Local Bits 49–56 supervision (SELOGIC control equation)	530
LB_SP57–LB_SP64	Local Bits 57–64 supervision (SELOGIC control equation)	531
LB01–LB08	Local Bits 1–8	100
LB09–LB16	Local Bits 9–16	101
LB17–LB24	Local Bits 17–24	102
LB25–LB32	Local Bits 25–32	103
LB33–LB40	Local Bits 33–40	520
LB41–LB48	Local Bits 41–48	521
LB49–LB56	Local Bits 49–56	522
LB57–LB64	Local Bits 57–64	523
LBOKA	Normal MIRRORED BITS communications Channel A status while in loopback mode	237
LBOKB	Normal MIRRORED BITS communications Channel B status while in loopback mode	238
LCBF1	Circuit Breaker 1 load current circuit breaker failure	72
LCBF2	Circuit Breaker 2 load current circuit breaker failure	78
LD_DPF3	Leading three-phase displacement power factor	109
LD_DPFA	Leading A-Phase displacement power factor	109
LD_DFB	Leading B-Phase displacement power factor	109
LD_DFC	Leading C-Phase displacement power factor	109
LEADBK0	No lead circuit breaker	48
LEADBK1	Lead circuit breaker = Circuit Breaker 1	48
LEADBK2	Lead circuit breaker = Circuit Breaker 2	48
LG_DPF3	Lagging three-phase displacement power factor	109
LG_DPFA	Lagging A-Phase displacement power factor	109
LG_DFB	Lagging B-Phase displacement power factor	109
LG_DFC	Lagging C-Phase displacement power factor	109
LINK5A	Link status of PORT 5A connection	272
LINK5B	Link status of PORT 5B connection	272
LINK5C	Link status of PORT 5C connection	272
LINK5D	Link status of PORT 5D connection	272
LINK5E	Link status of PORT 5E connection	272
LLDB1	Live Line Dead Bus 1	51
LLDB2	Live Line Dead Bus 2	51
LNKFAIL	Link status of the active station bus port	272
LNKFL2	Link status of the active process bus port	272
LOADTE	Load TECORR factor (SELOGIC equation). When a rising edge is detected, the accumulated time-error value TE is loaded with the TECORR factor (preload value).	304
LOC	Control authority at local (bay) level	512
LOCAL	Local front-panel control	342

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 31 of 40)**

<b>Name</b>	<b>Description</b>	<b>Row</b>
LOCSTA	Control authority at station level	512
LOL_A	A-Phase loss of load	548
LOL_B	B-Phase loss of load	548
LOL_C	C-Phase loss of load	548
LOP	Loss-of-potential detected	55
LOPEXT	Loss-of-potential external to LOP logic (SELOGIC control equation)	56
LOPHA	Line A-Phase open	81
LOPHB	Line B-Phase open	81
LOPHC	Line C-Phase open	82
LOPTC	Loss-of-potential torque control	56
LPHDSIM	IEC 61850 Logical Node for physical device simulation	239
LPSEC	Direction of the upcoming leap second. During the time that LPSECP is asserted, if LPSEC is asserted, the upcoming leap second is deleted; otherwise, the leap second is added.	302
LPSECP	Leap second pending	302
LR3	Three-phase logic	446
LRA	A-Phase logic	414
LRB	B-Phase logic	414
LRC	C-Phase logic	414
MATHERR	SELOGIC control equation math error	210
MPH_EVE	Multi-phase event detection	439
MLTLEV	Multi-level control authority	512
NBF1	Circuit Breaker 1 no current circuit breaker failure	72
NBF2	Circuit Breaker 2 no current circuit breaker failure	78
NBK0	No circuit breakers active in reclose scheme	49
NBK1	One circuit breaker active in reclose scheme	49
NBK2	Two circuit breakers active in reclose scheme	49
NSTRT	Nondirectional start element picked up	64
NTUNE_A	A-Phase normal tuning	442
NTUNE_B	B-Phase normal tuning	442
NTUNE_C	C-Phase normal tuning	442
NTUNE_G	Unused: Residual normal tuning	442
OC1	Circuit Breaker 1 open command	99
OC2	Circuit Breaker 2 open command	99
OUT201–OUT208	First Optional I/O Board Outputs 1–8 (if installed)	224
OUT209–OUT216	First Optional I/O Board Outputs 9–16 (if installed)	225
OUT301–OUT308	Second Optional I/O Board Outputs 1–8 (if installed)	226
OUT301S–OUT308S	Mapped OUT301–OUT308 contact status	494
OUT309–OUT316	Second Optional I/O Board Outputs 9–16 (if installed)	227
OUT309S–OUT316S	Mapped OUT309–OUT316 contact status	495
OUT401–OUT408	Third Optional I/O Board Outputs 1–8 (if installed)	460
OUT401S–OUT408S	Mapped OUT401–OUT408 contact status	496

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 32 of 40)

Name	Description	Row
OUT409–OUT416	Third Optional I/O Board Outputs 9–16 (if installed)	461
OUT409S–OUT416S	Mapped OUT401–OUT408 contact status	497
OUT501–OUT508	Fourth Optional I/O Board Outputs 1–8 (if installed)	462
OUT501S–OUT508S	Mapped OUT501–OUT508 contact status	498
OUT509–OUT516	Fourth Optional I/O Board Outputs 9–16 (if installed)	463
OUT509S–OUT516S	Mapped OUT509–OUT516 contact status	499
P5ABSW	PORT 5A or 5B has just become active	448
P5ASEL	PORT 5A active/inactive	273
P5BSEL	PORT 5B active/inactive	273
P5CDSW	PORT 5C or 5D has just become active	449
P5CSEL	PORT 5C active/inactive	273
P5DSEL	PORT 5D active/inactive	273
P5ESEL	PORT 5E active/inactive	273
P6AMAP	PORT 6A mapped	500
P6AOK	PORT 6A OK	504
P6BMAP	PORT 6B mapped	500
P6BOK	PORT 6B OK	504
P6CMAP	PORT 6C mapped	500
P6COK	PORT 6C OK	504
P6DMAP	PORT 6D mapped	500
P6DOK	PORT 6D OK	504
P6EMAP	PORT 6E mapped	500
P6EOK	PORT 6E OK	504
P6FMAP	PORT 6F mapped	500
P6FOK	PORT 6F OK	504
P6GMAP	PORT 6G mapped	500
P6GOK	PORT 6G OK	504
P6HMAP	PORT 6H mapped	500
P6HOK	PORT 6H OK	504
PASSDIS	Asserted to indicate PW disable	216
PB_CLSE	Auxiliary CLOSE pushbutton	309
PB_TRIP	Auxiliary TRIP pushbutton	309
PB1–PB8	Pushbuttons 1–8	222
PB9–PB12	Pushbuttons 9–12	309
PB1_LED–PB8_LED	Pushbuttons 1–8 LED	229
PB9_LED–PB12LED	Pushbuttons 9–12 LED	310
PB1_PUL–PB8_PUL	Pushbuttons 1–8 pulse (on for one processing interval when button is pushed)	228
PB9_PUL–PB12PUL	Pushbuttons 9–12 pulse (on for one processing interval when button is pushed)	311
PCN01Q–PCN08Q	Protection Counters 1–8 output	150
PCN09Q–PCN16Q	Protection Counters 9–16 output	151
PCN17Q–PCN24Q	Protection Counters 17–24 output	152

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 33 of 40)**

<b>Name</b>	<b>Description</b>	<b>Row</b>
PCN25Q–PCN32Q	Protection Counters 25–32 output	153
PCN01R–PCN08R	Protection Counters 1–8 reset	154
PCN09R–PCN16R	Protection Counters 9–16 reset	155
PCN17R–PCN24R	Protection Counters 17–24 reset	156
PCN25R–PCN32R	Protection Counters 25–32 reset	157
PCT01Q–PCT08Q	Protection Conditioning Timers 1–8 output	136
PCT09Q–PCT16Q	Protection Conditioning Timers 9–16 output	137
PCT17Q–PCT24Q	Protection Conditioning Timers 17–24 output	138
PCT25Q–PCT32Q	Protection Conditioning Timers 25–32 output	139
PDEM	Phase current demand picked up	94
PF3_OK	Three-phase power factor OK	110
PFA_OK	A-Phase power factor OK	110
PFB_OK	B-Phase power factor OK	110
PFC_OK	C-Phase power factor OK	110
PFRTEX	Protection SELOGIC control equation first execution	210
PHASE_A	Indicates an A-Phase fault	232
PHASE_B	Indicates a B-Phase fault	232
PHASE_C	Indicates a C-Phase fault	232
PLDTE	Asserts for approximately 1.5 cycles when the <b>TEC</b> command is used to load a new time-error correction factor (preload value) into the TECORR analog quantity.	304
PLT01–PLT08	Protection Latches 1–8	132
PLT09–PLT16	Protection Latches 9–16	133
PLT17–PLT24	Protection Latches 17–24	134
PLT25–PLT32	Protection Latches 25–32	135
PMDOKE	Assert if data acquisition system is operating correctly	217
PMTEST	Synchrophasor test mode	296
PMTRIG	Trigger (SELOGIC control equation)	296
PRPAGOK	PRP PORT 5A GOOSE status	544
PRPASOK	PRP PORT 5A SV status	544
PRPBGOK	PRP PORT 5B GOOSE status	544
PRPBSOK	PRP PORT 5B SV status	544
PRPCGOK	PRP PORT 5C GOOSE status	544
PRPDGOK	PRP PORT 5D GOOSE status	544
PST01Q–PST08Q	Protection Sequencing Timers 1–8 output	142
PST09Q–PST16Q	Protection Sequencing Timers 9–16 output	143
PST17Q–PST24Q	Protection Sequencing Timers 17–24 output	144
PST25Q–PST32Q	Protection Sequencing Timers 25–32 output	145
PST01R–PST08R	Protection Sequencing Timers 1–8 reset	146
PST09R–PST16R	Protection Sequencing Timers 9–16 reset	147
PST17R–PST24R	Protection Sequencing Timers 17–24 reset	148
PST25R–PST32R	Protection Sequencing Timers 25–32 reset	149

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 34 of 40)**

Name	Description	Row
PSV01–PSV08	Protection SELOGIC Variables 1–8	124
PSV09–PSV16	Protection SELOGIC Variables 9–16	125
PSV17–PSV24	Protection SELOGIC Variables 17–24	126
PSV25–PSV32	Protection SELOGIC Variables 25–32	127
PSV33–PSV40	Protection SELOGIC Variables 33–40	128
PSV41–PSV48	Protection SELOGIC Variables 41–48	129
PSV49–PSV56	Protection SELOGIC Variables 49–56	130
PSV57–PSV64	Protection SELOGIC Variables 57–64	131
PT	Permissive trip received	62
PTP_BNP	Bad jitter on PTP signals and the PTP signal is lost afterwards	448
PTP_OK	PTP is available and has sufficient quality	448
PTP_RST	Disqualify PTP time source	448
PTP_SET	Qualify PTP time source	448
PTP_TIM	A valid PTP time source is detected	448
PTPSYNC	Synchronized to a high-quality PTP source	448
PTRX	Permissive trip received Channel 1 and Channel 2	64
PTRX1	Permissive trip received Channel 1	63
PTRX2	Permissive trip received Channel 2	63
PUNRLBL	Protection SELOGIC control equation unresolved label	210
QDEM	Negative-sequence demand current picked up	94
R32I	Reverse current-polarized zero-sequence directional element	30
R32P	Reverse phase directional declaration	28
R32Q	Reverse negative-sequence phase directional declaration	28
R32QG	Reverse negative-sequence ground directional element	30
R32V	Reverse voltage-polarized zero-sequence directional element	30
RB01–RB08	Remote Bits 1–8	107
RB09–RB16	Remote Bits 9–16	106
RB17–RB24	Remote Bits 17–24	105
RB25–RB32	Remote Bits 25–32	104
RB33–RB40	Remote Bits 33–40	527
RB41–RB48	Remote Bits 41–48	526
RB49–RB56	Remote Bits 49–56	525
RB57–RB64	Remote Bits 57–64	524
RBADA	Outage too long on MIRRORED BITS communications Channel A	237
RBADB	Outage too long on MIRRORED BITS communications Channel B	238
RMB1A–RMB8A	Channel A Receive MIRRORED BITS 1–8	233
RMB1B–RMB8B	Channel B Receive MIRRORED BITS 1–8	235
ROKA	Normal MIRRORED BITS communications Channel A status while not in loopback mode	237
ROKB	Normal MIRRORED BITS communications Channel B status while not in loopback mode	238
RST_79C	Reset recloser shot count accumulators (SELOGIC control equation)	231
RST_BAT	Reset battery monitoring (SELOGIC control equation)	231

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 35 of 40)**

<b>Name</b>	<b>Description</b>	<b>Row</b>
RST_BK1	Reset Circuit Breaker 1 monitor	230
RST_BK2	Reset Circuit Breaker 2 monitor	230
RST DEM	Reset demand metering	230
RST ENE	Reset energy metering data	230
RST HAL	Reset hardware alarm (SELOGIC control equation)	231
RST PDM	Reset peak demand metering	230
RSTDNP	Reset DNP fault summary data (SELOGIC control equation)	231
RSTFLOC	Reset fault locator (SELOGIC control equation)	231
RSTMMB1	Reset max/min Circuit Breaker 1 (SELOGIC control equation)	230
RSTMMB2	Reset max/min Circuit Breaker 2 (SELOGIC control equation)	230
RSTMML	Reset max/min line (SELOGIC control equation)	230
RSTTRGT	Target reset (SELOGIC control equation)	231
RT1	Circuit Breaker 1 retrip	71
RT2	Circuit Breaker 2 retrip	77
RTCAD01–RTCAD08	RTC remote data bits, Channel A, Bits 1–8	320
RTCAD09–RTCAD16	RTC remote data bits, Channel A, Bits 9–16	321
RTCBD01–RTCBD08	RTC remote data bits, Channel B, Bits 1–8	322
RTCBD09–RTCBD16	RTC remote data bits, Channel B, Bits 9–16	323
RTCCFGA	RTC data in sequence, Channel A	298
RTCCFGB	RTC data in sequence, Channel B	298
RTCDLYA	RTC delay exceeded, Channel A	299
RTCDLYB	RTC delay exceeded, Channel B	299
RTCENA	Valid remote synchrophasors received on Channel A	299
RTCENB	Valid remote synchrophasors received on Channel B	299
RTCROK	Valid aligned RTC data available on all enabled channels	299
RTCROKA	Valid aligned RTC data available on Channel A	299
RTCROKB	Valid aligned RTC data available on Channel B	299
RTCSEQA	RTC configuration complete, Channel A	298
RTCSEQB	RTC configuration complete, Channel B	298
RTD01ST–RTD08ST	RTD status for Channels 1–8	91
RTD09ST–RTD12ST	RTD status for Channels 9–12	92
RTDCOMF	RTD communication failure	92
RTDFL	RTD device failure	92
RTDIN	State of RTD contact input	92
RXPRM	Receiver trip permission	57
SAG3P	Three-phase sag detected	96
SAGA	Sag detected on A-Phase	96
SAGB	Sag detected on B-Phase	96
SAGC	Sag detected on C-Phase	96
SALARM	Software alarm	214
SC850BM	SELOGIC control for IEC 61850 Blocked Mode	492

Table 11.1 Alphabetical List of Relay Word Bits (Sheet 36 of 40)

Name	Description	Row
SC850LS	SELOGIC control equation for control authority at station level	512
SC850SM	SELOGIC control for IEC 61850 Simulation Mode	492
SC850TM	SELOGIC control for IEC 61850 Test Mode	492
SCBK1BC	SELOGIC control for IEC 61850 close block equation for Circuit Breaker 1	541
SCBK1BO	SELOGIC control for IEC 61850 open block equation for Circuit Breaker 1	541
SCBK2BC	SELOGIC control for IEC 61850 close block equation for Circuit Breaker 2	541
SCBK2BO	SELOGIC control for IEC 61850 open block equation for Circuit Breaker 2	541
SER_BNP	Bad jitter on serial port and the IRIG-B signal is lost afterwards	221
SER_OK	IRIG-B signal from serial PORT 1 is available and has sufficient quality	220
SER_RST	Disqualify serial IRIG-B time source	220
SER_SET	Qualify serial IRIG-B time source	220
SER_TIM	A valid IRIG-B time source is detected on serial port	221
SERSYNC	Synchronized to a high-quality serial IRIG-B source	221
SETCHG	Pulsed alarm for settings changes	215
SFBK1	5 mHz ≤ Circuit Breaker 1 slip frequency < 25 SFBK1	42
SFBK2	5 mHz ≤ Circuit Breaker 2 slip frequency < 25 SFBK2	44
SFZBK1	Circuit Breaker 1 slip frequency < 5 mHz	42
SFZBK2	Circuit Breaker 2 slip frequency < 5 mHz	44
SG1–SG6	Settings Groups 1–6 active	108
SLOW1	$f_{S1} < f_p$	43
SLOW2	$f_{S2} < f_p$	45
SOTFE	Switch-onto-fault enable	55
SOTFT	Switch-onto-fault trip	57
SPCER1–SPCER3	Synchrophasor configuration error on PORT 1–PORT 3	306
SPCERF	Synchrophasor configuration error on PORT F	306
SPEN	Signal profiling enabled	275
SRDY	Enable threshold calculation	98
STALLTE	Stall time-error calculation (SELOGIC equation). When asserted, the time-error calculation is stalled or frozen.	304
STOP	Stop element picked up	64
SVBK_EX	Extended general blocking Relay Word bit for SV applications	488
SVBLK	General blocking Relay Word bit for SV applications	488
SVCC	Coupled clock mode indication	471
SVP01OK	SV Publication 01 is enabled	484
SVP02OK	SV Publication 02 is enabled	484
SVP03OK	SV Publication 03 is enabled	484
SVP04OK	SV Publication 04 is enabled	484
SVP05OK	SV Publication 05 is enabled	484
SVP06OK	SV Publication 06 is enabled	484
SVP07OK	SV Publication 07 is enabled	484
SVPTST	SV publication unit in test mode	487

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 37 of 40)**

<b>Name</b>	<b>Description</b>	<b>Row</b>
SVS01OK	Subscription 01 is valid	468
SVS02OK	Subscription 02 is valid	468
SVS03OK	Subscription 03 is valid	468
SVS04OK	Subscription 04 is valid	468
SVS05OK	Subscription 05 is valid	468
SVS06OK	Subscription 06 is valid	468
SVS07OK	Subscription 07 is valid	468
SVSALM	General SV subscription alarm	471
SVSTST	SV subscription unit in test mode	471
SW1A	A-Phase SDI greater than threshold (Algorithm 2)	447
SW1B	B-Phase SDI greater than threshold (Algorithm 2)	447
SW1C	C-Phase SDI greater than threshold (Algorithm 2)	447
SWL3P	Three-phase swell detected	96
SWLA-SWLC	Swell detected on A-Phase-C-Phase	96
T3P1	Three-pole-trip Circuit Breaker 1	61
T3P2	Three-pole-trip Circuit Breaker 2	61
TBBK	Time between circuit breakers timing	54
TBNC	The active relay time source is BNC IRIG	219
TDLCMSD	TiDL active topology commissioned	508
TESTDB	Communications card database test bit	239
TESTDB2	Communications card database test bit 2	239
TESTFM	Fast Meter test bit	239
TESTPUL	Pulse test bit	239
TGLOBAL	Relay calendar clock and ADC sampling synchronized to a high-priority Global time source	218
THRLA1	Thermal element, Level 1 alarm	431
THRLA2	Thermal element, Level 2 alarm	431
THRLA3	Thermal element, Level 3 alarm	431
THRLT1	Thermal element, Level 1 trip	431
THRLT2	Thermal element, Level 2 trip	431
THRLT3	Thermal element, Level 3 trip	431
TIDLALM	TiDL alarm	508
TIRIG	Assert while time is based on IRIG for both mark and value	217
TLED_1-TLED_8	Target LEDs 1-8	1
TLED_9-TLED_16	Target LEDs 9-16	2
TLED_17-TLED_24	Target LEDs 17-24	308
TLOCAL	Relay calendar clock and ADC sampling synchronized to a high-priority local time source	218
TMB1A-TMB8A	Channel A Transmit MIRRORED BITS 1-8	234
TMB1B-TMB8B	Channel B Transmit MIRRORED BITS 1-8	236
TPLLEXT	Update PLL using external signal	218
PTP	The active relay time source is PTP	219
TQUAL1	Time quality, binary, add 1 when asserted	302

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 38 of 40)**

Name	Description	Row
TQUAL2	Time quality, binary, add 2 when asserted	302
TQUAL4	Time quality, binary, add 4 when asserted	302
TQUAL8	Time quality, binary, add 8 when asserted	302
TREA1–TREA4	Trigger Reason Bits 1–4 (SELOGIC control equation)	296
TRGTR	Reset all active target Relay Words	232
TRIP	Trip A or Trip B or Trip C	59
TRIPLED	TRIP LED	0
TRPRM	Trip permission	57
TSER	The active relay time source is serial IRIG	219
TSNTPB	Asserts if time was synchronized with backup NTP server before SNTP time-out period expired	217
TSNTPP	Asserts if time was synchronized with primary NTP server before SNTP time-out period expired	217
TSOK	Assert if current time-source accuracy is sufficient for synchronized phasor measurements	217
TSSW	High-priority time-source switching	218
TSYNC	Assert when ADC sampling is synchronized to a valid high-priority time source	218
TSYNCA	Assert while the time mark from time source or fixed internal source is not synchronized	217
TUNRSTA	A-Phase tuning reset	549
TUNRSTB	B-Phase tuning reset	549
TUNRSTC	C-Phase tuning reset	549
TUNSTLA	A-Phase tuning stalled	548
TUNSTLB	B-Phase tuning stalled	548
TUNSTLC	C-Phase tuning stalled	548
TUPDH	Assert if update source is high-priority time source	217
TUTC1	IRIG-B offset hours from UTC time, binary, add 1 if asserted	301
TUTC2	IRIG-B offset hours from UTC time, binary, add 2 if asserted	301
TUTC4	IRIG-B offset hours from UTC time, binary, add 4 if asserted	301
TUTC8	IRIG-B offset hours from UTC time, binary, add 8 if asserted	301
TUTCH	IRIG-B offset half-hour from UTC time, binary, add 0.5 if asserted	301
TUTCS	Offset hours sign from UTC time, subtract the UTC offset if TUTCS is asserted, add otherwise	301
UBB	Block permissive trip Receiver 1 or 2	63
UBB1	Blocks permissive trip Receiver 1	63
UBB2	Blocks permissive trip Receiver 2	63
ULCL1	Unlatch closing for Circuit Breaker 1 (SELOGIC control equation)	50
ULCL2	Unlatch closing for Circuit Breaker 2 (SELOGIC control equation)	50
ULMTR1	Circuit Breaker 1 unlatch manual trip	60
ULMTR2	Circuit Breaker 2 unlatch manual trip	60
ULTR	Unlatch all protection trips	60
ULTRA	Unlatch Trip A	61
UPD_BLK	Block updating internal clock period and master time	220
UPD_EN	Enable updating internal clock with selected external time source	217
VAYBK	A-Phase, Winding Y is not OK (use for blocking)	481
VAYMAP	A-Phase, Winding Y is mapped in a subscription	473

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 39 of 40)**

Name	Description	Row
VAYOK	A-Phase, Winding Y configured channel data OK	477
VAZBK	A-Phase, Winding Z is not OK (use for blocking)	482
VAZMAP	A-Phase, Winding Z is mapped in a subscription	474
VAZOK	A-Phase, Winding Z configured channel data OK	478
VB001–VB008	Virtual Bits 001–008	271
VB009–VB016	Virtual Bits 009–016	270
VB017–VB024	Virtual Bits 017–024	269
VB025–VB032	Virtual Bits 025–032	268
VB033–VB040	Virtual Bits 033–040	267
VB041–VB048	Virtual Bits 041–048	266
VB049–VB056	Virtual Bits 049–056	265
VB057–VB064	Virtual Bits 057–064	264
VB065–VB072	Virtual Bits 065–072	263
VB073–VB080	Virtual Bits 073–080	262
VB081–VB088	Virtual Bits 081–088	261
VB089–VB096	Virtual Bits 089–096	260
VB097–VB104	Virtual Bits 097–104	259
VB105–VB112	Virtual Bits 105–112	258
VB113–VB120	Virtual Bits 113–120	257
VB121–VB128	Virtual Bits 121–128	256
VB129–VB136	Virtual Bits 129–136	255
VB137–VB144	Virtual Bits 137–144	254
VB145–VB152	Virtual Bits 145–152	253
VB153–VB160	Virtual Bits 153–160	252
VB161–VB168	Virtual Bits 161–168	251
VB169–VB176	Virtual Bits 169–176	250
VB177–VB184	Virtual Bits 177–184	249
VB185–VB192	Virtual Bits 185–192	248
VB193–VB200	Virtual Bits 193–200	247
VB201–VB208	Virtual Bits 201–208	246
VB209–VB216	Virtual Bits 209–216	245
VB217–VB224	Virtual Bits 217–224	244
VB225–VB232	Virtual Bits 225–232	243
VB233–VB240	Virtual Bits 233–240	242
VB241–VB248	Virtual Bits 241–248	241
VB249–VB256	Virtual Bits 249–256	240
VBYBK	B-Phase, Winding Y is not OK (use for blocking)	481
VBYMAP	B-Phase, Winding Y is mapped in a subscription	473
VBYOK	B-Phase, Winding Y configured channel data OK	477
VBZBK	B-Phase, Winding Z is not OK (use for blocking)	482
VBZMAP	B-Phase, Winding Z is mapped in a subscription	474

**Table 11.1 Alphabetical List of Relay Word Bits (Sheet 40 of 40)**

Name	Description	Row
VBZOK	B-Phase, Winding Z configured channel data OK	478
VCYBK	C-Phase, Winding Y is not OK (use for blocking)	482
VCYMAP	C-Phase, Winding Y is mapped in a subscription	474
VCYOK	C-Phase, Winding Y configured channel data OK	478
VCZBK	C-Phase, Winding Z is not OK (use for blocking)	482
VCZMAP	C-Phase, Winding Z is mapped in a subscription	474
VCZOK	C-Phase, Winding Z configured channel data OK	478
VLBK	Line Voltage Terminal Data not OK (use for blocking)	475
VLOK	Line Voltage Terminal Data OK	475
VMEMC	Memory voltage control	18
VPOLV	Polarizing voltage valid	18
VSSARM	VSSI logic armed	98
VSSBLK	Block VSSI base voltage calculation	98
VSSCTG	VSSI trigger	98
VSSENL	Enable VSSI arming logic	98
VSSINI	VSSI initialize command	98
VSSPLD	Preload VSSI base voltage with actual voltage	98
VSSSTG	VSSI trigger (SELOGIC)	97
VYBK	Winding Y is not OK (use for blocking)	483
VYOK	Voltage Terminal Y data OK	479
VZBK	Winding Z is not OK (use for blocking)	483
VZOK	Voltage Terminal Z data OK	479
WFC	Weak infeed condition detected	63
XFMR2HB	Transformer inrush detected	27
XFMR5HB	Transformer overfluxing detected	27
YEAR1	IRIG-B year information, binary-coded-decimal, add 1 if asserted	300
YEAR10	IRIG-B year information, binary-coded-decimal, add 10 if asserted	300
YEAR2	IRIG-B year information, binary-coded-decimal, add 2 if asserted	300
YEAR20	IRIG-B year information, binary-coded-decimal, add 20 if asserted	300
YEAR4	IRIG-B year information, binary-coded-decimal, add 4 if asserted	300
YEAR40	IRIG-B year information, binary-coded-decimal, add 40 if asserted	300
YEAR8	IRIG-B year information, binary-coded-decimal, add 8 if asserted	300
YEAR80	IRIG-B year information, binary-coded-decimal, add 80 if asserted	300
Z3RB	Current reversal guard asserted	62
Z3XT	Current reversal guard timer picked up	64
ZLIN	Load-encroachment load in element	55
ZLOAD	ZLOUT or ZLIN element picked up	55
ZLOUT	Load-encroachment load out element	55

# Row Lists

**Table 11.2 Row List of Relay Word Bits (Sheet 1 of 57)**

Row	Name	Description
<b>Enable and Target LEDs</b>		
0	EN	Relay enabled
0	TRIPLED	Trip LED
0	*	Reserved
1	TLED_1–TLED_8	Target LEDs 1–8
2	TLED_9–TLED_16	Target LEDs 9–16
<b>Distance Elements</b>		
3–17	*	Reserved
18	VPOLV	Polarizing voltage valid
18	VMEMC	Memory voltage control
18	*	Reserved
<b>Reserved</b>		
19–26	*	Reserved
<b>XMFR Inrush Element</b>		
27	XFMR2HB	Transformer inrush detected
27	XFMR5HB	Transformer overfluxing detected
27	IA2HB	A-Phase 2nd and/or 4th harmonic above pickup
27	IB2HB	B-Phase 2nd and/or 4th harmonic above pickup
27	IC2HB	C-Phase 2nd and/or 4th harmonic above pickup
27	IA5HB	A-Phase 5th harmonic above pickup
27	IB5HB	B-Phase 5th harmonic above pickup
27	IC5HB	C-Phase 5th harmonic above pickup
<b>Directional Elements</b>		
28	F32P	Forward phase directional declaration
28	R32P	Reverse phase directional declaration
28	F32Q	Forward negative-sequence phase directional declaration
28	R32Q	Reverse negative-sequence phase directional declaration
28	32QF	Forward negative-sequence overcurrent directional declaration
28	32QR	Reverse negative-sequence overcurrent directional declaration

**Table 11.2 Row List of Relay Word Bits (Sheet 2 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
28	32SPOF	Forward open-pole directional declaration
28	32SPOR	Reverse open-pole directional declaration
29	50QF	Forward negative-sequence supervisory current element
29	50QR	Reverse negative-sequence supervisory current element
29	50GF	Forward zero-sequence supervisory current element
29	50GR	Reverse zero-sequence supervisory current element
29	32QE	32Q internal enable
29	32QGE	32QG internal enable
29	32VE	32V internal enable
29	32IE	32I internal enable
30	F32I	Forward current-polarized zero-sequence directional element
30	R32I	Reverse current-polarized zero-sequence directional element
30	F32V	Forward voltage-polarized zero-sequence directional element
30	R32V	Reverse voltage-polarized zero-sequence directional element
30	F32QG	Forward negative-sequence ground directional element
30	R32QG	Reverse negative-sequence ground directional element
30	32GF	Forward ground directional element
30	32GR	Reverse ground directional element
<b>Overcurrent Elements</b>		
31	50P1–50P4	Levels 1–4 phase overcurrent element
31	67P1–67P4	Levels 1–4 phase directional-overcurrent element
32	67P1T–67P4T	Levels 1–4 phase-delayed directional-overcurrent element
32	50G1–50G4	Levels 1–4 residual overcurrent element
33	67G1–67G4	Levels 1–4 residual directional-overcurrent element
33	67G1T–67G4T	Levels 1–4 residual-delayed directional-overcurrent element
34	50Q1–50Q4	Levels 1–4 negative-sequence overcurrent element
34	67Q1–67Q4	Levels 1–4 negative-sequence directional-overcurrent element
35	67Q1T–67Q4T	Levels 1–4 negative-sequence delayed directional-overcurrent element
35	*	Reserved
36	51S1	Inverse-Time Overcurrent Element 1 pickup
36	51S1T	Inverse-Time Overcurrent Element 1 timed out
36	51S1R	Inverse-Time Overcurrent Element 1 reset
36	51S1TC	Inverse-Time Overcurrent Element 1 torque control
36	51S2	Inverse-Time Overcurrent Element 2 pickup
36	51S2T	Inverse-Time Overcurrent Element 2 timed out
36	51S2R	Inverse-Time Overcurrent Element 2 reset
36	51S2TC	Inverse-Time Overcurrent Element 2 torque control
37	51S3	Inverse-Time Overcurrent Element 3 pickup

**Table 11.2 Row List of Relay Word Bits (Sheet 3 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
37	51S3T	Inverse-Time Overcurrent Element 3 timed out
37	51S3R	Inverse-Time Overcurrent Element 3 reset
37	51S3TC	Inverse-Time Overcurrent Element 3 torque control
37	51S4	Inverse-Time Overcurrent Element 4 pickup
37	51S4T	Inverse-Time Overcurrent Element 4 timed out
37	51S4R	Inverse-Time Overcurrent Element 4 reset
37	51S4TC	Inverse-Time Overcurrent Element 4 torque control
38	51S5	Inverse-Time Overcurrent Element 5 pickup
38	51S5T	Inverse-Time Overcurrent Element 5 timed out
38	51S5R	Inverse-Time Overcurrent Element 5 reset
38	51S5TC	Inverse-Time Overcurrent Element 5 torque control
38	51S6	Inverse-Time Overcurrent Element 6 pickup
38	51S6T	Inverse-Time Overcurrent Element 6 timed out
38	51S6R	Inverse-Time Overcurrent Element 6 reset
38	51S6TC	Inverse-Time Overcurrent Element 6 torque control
39–41	*	Reserved
<b>Synchronism-Check Elements</b>		
42	59VP	VP within healthy voltage window
42	59VS1	VS1 within healthy voltage window
42	25ENBK1	Circuit Breaker 1 synchronism-check element enable
42	SFZBK1	Circuit Breaker 1 slip frequency less than 5 mHz
42	SFBK1	5 mHz ≤ Circuit Breaker 1 slip frequency < 25 SFBK1
42	25W1BK1	Circuit Breaker 1 Angle 1 within Window 1
42	25W2BK1	Circuit Breaker 1 Angle 2 within Window 2
42	25A1BK1	Circuit Breaker 1 voltages within Synchronism Angle 1
43	25A2BK1	Circuit Breaker 1 voltages within Synchronism Angle 2
43	FAST1	$f_{S1} > f_p$
43	SLOW1	$f_{S1} < f_p$
43	BSYNBK1	Block synchronism check for Circuit Breaker 1
43	59VDIF1	Circuit Breaker 1 synchronizing voltage difference less than limit
43	59VP1	Breaker 1 polarizing voltage within healthy voltage window
43	*	Reserved
43	*	Reserved
44	59VS2	VS2 within “healthy voltage” window
44	25ENBK2	Circuit Breaker 2 synchronism-check element enable
44	SFZBK2	Circuit Breaker 2 slip frequency less than 5 mHz
44	SFBK2	5 mHz ≤ Circuit Breaker 2 slip frequency < 25 SFBK2
44	25W1BK2	Circuit Breaker 2 Angle 1 within Window 1
44	25W2BK2	Circuit Breaker 2 Angle 2 within Window 2
44	25A1BK2	Circuit Breaker 2 voltages within Synchronism Angle 1
44	25A2BK2	Circuit Breaker 2 voltages within Synchronism Angle 2

**Table 11.2 Row List of Relay Word Bits (Sheet 4 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
45	FAST2	$f_{S2} > f_p$
45	SLOW2	$f_{S2} < f_p$
45	BSYNBK2	Block synchronism check for Circuit Breaker 2
45	59VDIF2	Circuit Breaker 2 synchronizing voltage difference less than limit
45	59VP2	Breaker 2 polarizing voltage within healthy voltage window
45	*	Reserved
45	*	Reserved
45	*	Reserved
<b>Reclosing Elements</b>		
46	*	Reserved
46	3PRI	Three-pole reclose initiation (SELOGIC control equation)
46	3PARC	Three-pole reclose initiate qualified
46	3POBK1	Three-pole open Circuit Breaker 1
47	3POBK2	Three-pole open Circuit Breaker 2
47	3POLINE	Three-pole open line
47	3PLSHT	Three-pole reclose last shot
47	BK1RS	Circuit Breaker 1 in ready state
47	BK2RS	Circuit Breaker 2 in ready state
47	*	Reserved
47	79CY3	Relay in three-pole reclose cycle state
47	BK1LO	Circuit Breaker 1 in lockout state
48	BK2LO	Circuit Breaker 2 in lockout state
48	BK1CL	Circuit Breaker 1 close command
48	BK2CL	Circuit Breaker 2 close command
48	LEADBK0	No lead circuit breaker
48	LEADBK1	Lead circuit breaker = Circuit Breaker 1
48	LEADBK2	Lead circuit breaker = Circuit Breaker 2
48	FOLBK0	No follower circuit breaker
48	FOLBK1	Follower circuit breaker = Circuit Breaker 1
49	FOLBK2	Follower circuit breaker = Circuit Breaker 2
49	NBK0	No circuit breakers active in reclose scheme
49	NBK1	One circuit breaker active in reclose scheme
49	NBK2	Two circuit breakers active in reclose scheme
49	*	Reserved
49	*	Reserved
49	3P1CLS	Three-pole Circuit Breaker 1 reclose supervision (SELOGIC control equation)
49	3P2CLS	Three-pole Circuit Breaker 2 reclose supervision (SELOGIC control equation)

**Table 11.2 Row List of Relay Word Bits (Sheet 5 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
50	BK1CFT	Circuit Breaker 1 close failure delay timed out
50	BK2CFT	Circuit Breaker 2 close failure delay timed out
50	BK1CLSS	Circuit Breaker 1 in close supervision state
50	BK2CLSS	Circuit Breaker 2 in close supervision state
50	BK1CLST	Circuit Breaker 1 close supervision timer timed out
50	BK2CLST	Circuit Breaker 2 close supervision timer timed out
50	ULCL1	Unlatch closing for Circuit Breaker 1 (SELOGIC control equation)
50	ULCL2	Unlatch closing for Circuit Breaker 2 (SELOGIC control equation)
51	LLDB1	Live Line Dead Bus 1
51	LLDB2	Live Line Dead Bus 2
51	DLLB1	Dead Line Live Bus 1
51	DLLB2	Dead Line Live Bus 2
51	DLDB1	Dead Line Dead Bus 1
51	DLDB2	Dead Line Dead Bus 2
51	*	Reserved
51	*	Reserved
52	*	Reserved
52	BK1RCIP	Circuit Breaker 1 reclaim in progress (lockout state)
52	BK2RCIP	Circuit Breaker 2 reclaim in progress (lockout state)
52	*	Reserved
52	3PRCIP	Three-pole reclaim in progress
52	*	Reserved
52	*	Reserved
52	*	Reserved
53	3PSHOT0–3PSHOT4	Three-pole shot counter = 0–4
54	*	Reserved
54	3POI	Three-pole open interval timing
54	79STRT	Relay in start state
54	TBBK	Time between circuit breakers timing
54	BK1EXT	Circuit Breaker 1 closed externally
54	BK2EXT	Circuit Breaker 2 closed externally
54	*	Reserved
54	3POISC	Three-pole open interval supervision condition
<b>Miscellaneous Logic Elements</b>		
55	SOTFE	Switch-onto-fault enable
55	ILOP	Internal loss-of-potential from ELOP setting
55	LOP	Loss-of-potential detected
55	ZLOAD	ZLOUT or ZLIN element picked up

**Table 11.2 Row List of Relay Word Bits (Sheet 6 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
55	ZLIN	Load-encroachment load in element
55	ZLOUT	Load-encroachment load out element
55	FIDEN	Fault identification logic enabled
55	FSA	A-Phase sector fault (AG or BCG fault)
56	FSB	B-Phase sector fault (BG or CAG fault)
56	FSC	C-Phase sector fault (CG or ABG fault)
56	DFAULT	Disables maximum/minimum metering and demand metering when SELOGIC control equation FAULT asserts
56	ER	Event report trigger equation (SELOGIC control equation)
56	EAFSRC	Alternative frequency source (SELOGIC control equation)
56	LOPEXT	Loss-of-potential external to LOP logic (SELOGIC control equation)
56	LOPTC	Loss-of-potential torque control
56	*	Reserved
<b>Trip Logic Elements</b>		
57	RXPRM	Receiver trip permission
57	COMPRM	Communications-assisted trip permission
57	TRPRM	Trip permission
57	*	Reserved
57	SOTFT	Switch-onto-fault trip
57	*	Reserved
57	*	Reserved
57	*	Reserved
58	*	Reserved
59	TRIP	Trip A or Trip B or Trip C
59	3PT	Three-pole trip
59	*	Reserved
59	*	Reserved
59	*	Reserved
60	ULTR	Unlatch all protection trips
60	ULMTR1	Circuit Breaker 1 unlatch manual trip
60	ULMTR2	Circuit Breaker 2 unlatch manual trip
61	ULTRA	Unlatch Trip A
61	*	Reserved

**Table 11.2 Row List of Relay Word Bits (Sheet 7 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
61	*	Reserved
61	T3P1	Three-pole-trip Circuit Breaker 1
61	T3P2	Three-pole-trip Circuit Breaker 2
<b>Pilot Tripping Elements</b>		
62	PT	Permissive trip received
62	Z3RB	Current reversal guard asserted
62	KEY	Transmit permissive trip signal
62	EKEY	Echo received permissive trip signal
62	ECTT	Echo conversion to trip signal
62	*	Reserved
62	*	Reserved
62	*	Reserved
63	WFC	Weak infeed condition detected
63	*	Reserved
63	*	Reserved
63	UBB1	Blocks permissive trip Receiver 1
63	PTRX1	Permissive trip received Channel 1
63	UBB2	Blocks permissive trip Receiver 2
63	PTRX2	Permissive trip received Channel 2
63	UBB	Block permissive trip received 1 or 2
64	PTRX	Permissive trip received Channel 1 and Channel 2
64	Z3XT	Current reversal guard timer picked up
64	*	Reserved
64	67QG2S	Negative-sequence and residual directional-overcurrent short delay element
64	DSTRT	Directional start element picked up
64	NSTRT	Nondirectional start element picked up
64	STOP	Stop element picked up
64	BTX	Block extension picked up
65	*	Reserved
66	*	Reserved
67	*	Reserved
<b>Future Breaker Open-Phase Detector</b>		
68	*	Reserved
<b>Circuit Breaker 1 Failure Elements</b>		
69	BFI3P1	Circuit Breaker 1 three-pole circuit breaker failure initiation
69	*	Reserved
69	*	Reserved
69	*	Reserved

**Table 11.2 Row List of Relay Word Bits (Sheet 8 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
69	BFI3PT1	Circuit Breaker 1 extended three-pole extended circuit breaker failure initiation
69	*	Reserved
69	*	Reserved
69	*	Reserved
70	50FA1	Circuit Breaker 1 A-Phase current threshold exceeded
70	50FB1	Circuit Breaker 1 B-Phase current threshold exceeded
70	50FC1	Circuit Breaker 1 C-Phase current threshold exceeded
70	*	Reserved
71	RT1	Circuit Breaker 1 retrip
71	FBFA1	Circuit Breaker 1 A-Phase circuit breaker failure
71	FBFB1	Circuit Breaker 1 B-Phase circuit breaker failure
71	FBFC1	Circuit Breaker 1 C-Phase circuit breaker failure
71	FBF1	Circuit Breaker 1 circuit breaker failure
72	50R1	Circuit Breaker 1 residual current threshold exceeded
72	BFIN1	Circuit Breaker 1 no current circuit breaker failure initiation
72	NBF1	Circuit Breaker 1 no current circuit breaker failure
72	50LCA1	Circuit Breaker 1 A-Phase load current threshold exceeded
72	50LCB1	Circuit Breaker 1 B-Phase load current threshold exceeded
72	50LCC1	Circuit Breaker 1 C-Phase load current threshold exceeded
72	BFILC1	Circuit Breaker 1 load current circuit breaker failure initiation
72	LCBF1	Circuit Breaker 1 load current circuit breaker failure
73	50FOA1	Circuit Breaker 1 A-Phase flashover current threshold exceeded
73	50FOB1	Circuit Breaker 1 B-Phase flashover current threshold exceeded
73	50FOC1	Circuit Breaker 1 C-Phase flashover current threshold exceeded
73	BLKFOA1	Circuit Breaker 1 block A-Phase flashover detection
73	BLKFOB1	Circuit Breaker 1 block B-Phase flashover detection
73	BLKFOC1	Circuit Breaker 1 block C-Phase flashover detection
73	FOA1	Circuit Breaker 1 A-Phase flashover detected
73	FOB1	Circuit Breaker 1 B-Phase flashover detected
74	FOC1	Circuit Breaker 1 C-Phase flashover detected
74	FOBF1	Circuit Breaker 1 flashover detected
74	BFTRIP1	Circuit Breaker 1 failure trip output asserted
74	BFTR1	Circuit breaker failure trip, Circuit Breaker 1 (SELOGIC control equation)
74	BFULTR1	Circuit breaker failure unlatch trip, Circuit Breaker 1 (SELOGIC control equation)

**Table 11.2 Row List of Relay Word Bits (Sheet 9 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
74	*	Reserved
74	*	Reserved
<b>Circuit Breaker 2 Failure Elements</b>		
75	BFI3P2	Circuit Breaker 2 three-pole circuit breaker failure initiation
75	*	Reserved
75	*	Reserved
75	*	Reserved
75	BFI3PT2	Circuit Breaker 2 three-pole extended circuit breaker failure initiation
75	*	Reserved
75	*	Reserved
75	*	Reserved
76	50FA2	Circuit Breaker 2 A-Phase current threshold exceeded
76	50FB2	Circuit Breaker 2 B-Phase current threshold exceeded
76	50FC2	Circuit Breaker 2 C-Phase current threshold exceeded
76	*	Reserved
77	RT2	Circuit Breaker 2 retrip
77	FBFA2	Circuit Breaker 2 A-Phase circuit breaker failure
77	FBFB2	Circuit Breaker 2 B-Phase circuit breaker failure
77	FBFC2	Circuit Breaker 2 C-Phase circuit breaker failure
77	FBF2	Circuit Breaker 2 circuit breaker failure
78	50R2	Circuit Breaker 2 residual current threshold exceeded
78	BFIN2	Circuit Breaker 2 no current circuit breaker failure initiation
78	NBF2	Circuit Breaker 2 no current circuit breaker failure
78	50LCA2	Circuit Breaker 2 A-Phase load current threshold exceeded
78	50LCB2	Circuit Breaker 2 B-Phase load current threshold exceeded
78	50LCC2	Circuit Breaker 2 C-Phase load current threshold exceeded
78	BFILC2	Circuit Breaker 2 load current circuit breaker failure initiation
78	LCBF2	Circuit Breaker 2 load current circuit breaker failure
79	50FOA2	Circuit Breaker 2 A-Phase flashover current threshold exceeded
79	50FOB2	Circuit Breaker 2 B-Phase flashover current threshold exceeded
79	50FOC2	Circuit Breaker 2 C-Phase flashover current threshold exceeded
79	BLKFOA2	Circuit Breaker 2 block A-Phase flashover detection
79	BLKFOB2	Circuit Breaker 2 block B-Phase flashover detection
79	BLKFOC2	Circuit Breaker 2 block C-Phase flashover detection

**Table 11.2 Row List of Relay Word Bits (Sheet 10 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
79	FOA2	Circuit Breaker 2 A-Phase flashover detected
79	FOB2	Circuit Breaker 2 B-Phase flashover detected
80	FOC2	Circuit Breaker 2 C-Phase flashover detected
80	FOBF2	Circuit Breaker 2 flashover detected
80	BFTRIP2	Circuit Breaker 2 failure trip output asserted
80	BFTR2	Circuit breaker failure trip, Circuit Breaker 2 (SELOGIC control equation)
80	BFULTR2	Circuit breaker failure unlatch trip, Circuit Breaker 2 (SELOGIC control equation)
80	*	Reserved
80	*	Reserved
80	*	Reserved
<b>Circuit Breaker Status and Open-Phase Detector</b>		
81	B1OPHA	Circuit Breaker 1 A-Phase open
81	B1OPHB	Circuit Breaker 1 B-Phase open
81	B1OPHC	Circuit Breaker 1 C-Phase open
81	B2OPHA	Circuit Breaker 2 A-Phase open
81	B2OPHB	Circuit Breaker 2 B-Phase open
81	B2OPHC	Circuit Breaker 2 C-Phase open
81	LOPHA	Line A-Phase open
81	LOPHB	Line B-Phase open
82	LOPHC	Line C-Phase open
82	*	Reserved
82	3PO	All three poles open
82	27APO	A-Phase undervoltage, pole open
82	27BPO	B-Phase undervoltage, pole open
83	27CPO	C-Phase undervoltage, pole open
83	*	Reserved
84	52ACL1	Circuit Breaker 1, Pole A closed
84	*	Reserved
84	*	Reserved
84	52AAL1	Circuit Breaker 1, Pole A alarm
84	*	Reserved
84	*	Reserved

**Table 11.2 Row List of Relay Word Bits (Sheet 11 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
84	52AA1	Circuit Breaker 1, Pole A status
84	52AB1	Circuit Breaker 1, Pole B status
85	52AC1	Circuit Breaker 1, Pole C status
85	*	Reserved
85	52ACL2	Circuit Breaker 2, Pole A closed
85	*	Reserved
85	*	Reserved
85	52AAL2	Circuit Breaker 2, Pole A alarm
85	*	Reserved
85	*	Reserved
86	52AA2	Circuit Breaker 2, Pole A status
86	52AB2	Circuit Breaker 2, Pole B status
86	52AC2	Circuit Breaker 2, Pole C status
86	*	Reserved
<b>Circuit Breaker Monitor</b>		
87	BM1TRPA	Circuit breaker monitor A-Phase trip, Circuit Breaker 1 (SELOGIC control equation)
87	BM1TRPB	Circuit breaker monitor B-Phase trip, Circuit Breaker 1 (SELOGIC control equation)
87	BM1TRPC	Circuit breaker monitor C-Phase trip, Circuit Breaker 1 (SELOGIC control equation)
87	BM1CLSA	Circuit breaker monitor A-Phase close, Circuit Breaker 1 (SELOGIC control equation)
87	BM1CLSB	Circuit breaker monitor B-Phase close, Circuit Breaker 1 (SELOGIC control equation)
87	BM1CLSC	Circuit breaker monitor C-Phase close, Circuit Breaker 1 (SELOGIC control equation)
87	B1BCWAL	Circuit Breaker 1 contact wear monitor alarm
87	B1MRTIN	Motor run time contact input, Circuit Breaker (SELOGIC control equation)
88	*	Reserved
88	B1MSOAL	Circuit Breaker 1 mechanical slow-operation alarm
88	B1ESOAL	Circuit Breaker 1 electrical slow-operation alarm
88	*	Reserved
88	*	Reserved
88	B1BITAL	Circuit Breaker 1 inactivity time alarm
88	B1MRTAL	Circuit Breaker 1 motor running time alarm
88	B1KAIAL	Circuit Breaker 1 interrupted current alarm
89	BM2TRPA	Circuit breaker monitor A-Phase trip, Circuit Breaker 2 (SELOGIC control equation)
89	BM2TRPB	Circuit breaker monitor B-Phase trip, Circuit Breaker 2 (SELOGIC control equation)
89	BM2TRPC	Circuit breaker monitor C-Phase trip, Circuit Breaker 2 (SELOGIC control equation)
89	BM2CLSA	Circuit breaker monitor A-Phase close, Circuit Breaker 2 (SELOGIC control equation)
89	BM2CLSB	Circuit breaker monitor B-Phase close, Circuit Breaker 2 (SELOGIC control equation)
89	BM2CLSC	Circuit breaker monitor C-Phase close, Circuit Breaker 2 (SELOGIC control equation)

**Table 11.2 Row List of Relay Word Bits (Sheet 12 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
89	B2BCWAL	Circuit Breaker 2 contact wear monitor alarm
89	B2MRTIN	Motor run time contact input, Circuit Breaker 2 (SELOGIC control equation)
90	*	Reserved
90	B2MSOAL	Circuit Breaker 2 mechanical slow-operation alarm
90	B2ESOAL	Circuit Breaker 2 electrical slow-operation alarm
90	*	Reserved
90	*	Reserved
90	B2BITAL	Circuit Breaker 2 inactivity time alarm
90	B2MRTAL	Circuit Breaker 2 motor running time alarm
90	B2KAIAL	Circuit Breaker 2 interrupted current alarm
<b>Resistance Temperature Detector (RTD) Status</b>		
91	RTD01ST–RTD08ST	RTD status for Channels 1–8
92	RTDIN	State of RTD contact input
92	RTDCOMF	RTD communication failure
92	RTDFL	RTD device failure
92	*	Reserved
92	RTD09ST–RTD12ST	RTD status for Channels 9–12
<b>Battery Monitor</b>		
93	DC1F	DC Monitor 1 fail alarm
93	DC1W	DC Monitor 1 warning alarm
93	DC1G	DC Monitor 1 ground fault alarm
93	DC1R	DC Monitor 1 alarm for ac ripple
93	DC2F	DC Monitor 2 fail alarm
93	DC2W	DC Monitor 2 warning alarm
93	DC2G	DC Monitor 2 ground fault alarm
93	DC2R	DC Monitor 2 alarm for ac ripple
<b>Metering Elements</b>		
94	PDEM	Phase current demand picked up
94	QDEM	Negative-sequence demand current picked up
94	GDEM	Zero-sequence demand current picked up
94	*	Reserved
95	*	Reserved
<b>VSSI Monitor</b>		
96	SAGA–SAGC	Sag detected on A-Phase–C-Phase
96	SAG3P	Three-phase sag detected
96	SWLA–SWLC	Swell detected on A-Phase–C-Phase
96	SWL3P	Three-phase swell detected

**Table 11.2 Row List of Relay Word Bits (Sheet 13 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
97	INTA–INTC	Interruption detected on A-Phase–C-Phase
97	INT3P	Three-phase interruption detected
97	*	
97	*	
97	*	
97	VSSSTG	VSSI trigger (SELOGIC)
98	VSSBLK	Block VSSI base voltage calculation
98	VSSPLD	Preload VSSI base voltage with actual voltage
98	VSSARM	VSSI logic armed
98	VSSENL	Enable VSSI arming logic
98	VSSINI	VSSI initialize command
98	VSSCTG	VSSI trigger
98	SRDY	Enable threshold calculation
98	ERDY	Enable sag, swell, interruption logic
<b>Open and Close Command</b>		
99	CC2	Circuit Breaker 2 close command
99	OC2	Circuit Breaker 2 open command
99	CC1	Circuit Breaker 1 close command
99	OC1	Circuit Breaker 1 open command
99	*	Reserved
<b>Local Bits</b>		
100	LB08–LB01	Local Bits 8–1
101	LB16–LB09	Local Bits 16–9
102	LB24–LB17	Local Bits 24–17
103	LB32–LB25	Local Bits 32–25
<b>Remote Bits</b>		
104	RB25–RB32	Remote Bits 25–32
105	RB17–RB24	Remote Bits 17–24
106	RB09–RB16	Remote Bits 9–16
107	RB01–RB08	Remote Bits 1–8
<b>Settings Group Bits</b>		
108	SG6–SG1	Settings Groups 6–1 active
108	CHSG	Settings group change
108	*	Reserved
<b>Power Factor Bits</b>		
109	LG_DPFA	Lagging A-Phase displacement power factor
109	LG_DPFB	Lagging B-Phase displacement power factor
109	LG_DPFC	Lagging C-Phase displacement power factor

**Table 11.2 Row List of Relay Word Bits (Sheet 14 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
109	LG_DPF3	Lagging three-phase displacement power factor
109	LD_DPFA	Leading A-Phase displacement power factor
109	LD_DPFB	Leading B-Phase displacement power factor
109	LD_DPFC	Leading C-Phase displacement power factor
109	LD_DPF3	Leading three-phase displacement power factor
110	PFA_OK	A-Phase power factor OK
110	PFB_OK	B-Phase power factor OK
110	PFC_OK	C-Phase power factor OK
110	PF3_OK	Three-phase power factor OK
110	DPFA_OK	A-Phase displacement power factor OK
110	DPFB_OK	B-Phase displacement power factor OK
110	DPFC_OK	C-Phase displacement power factor OK
110	DPF3_OK	Three-phase displacement power factor OK
111	*	Reserved
<b>Input Elements</b>		
112	*	Reserved
112	*	Reserved
113–115	*	Reserved
116	IN208–IN201	First optional I/O board Inputs 8–1 (if installed)
117	IN216–IN209	First optional I/O board Inputs 16–9 (if installed)
118	IN224–IN217	First optional I/O board Inputs 24–17 (if installed)
119	*	Reserved
120	IN308–IN301	Second optional I/O board Inputs 8–1 (if installed)
121	IN316–IN309	Second optional I/O board Inputs 16–9 (if installed)
122	IN324–IN317	Second optional I/O board Inputs 24–17 (if installed)
123	*	Reserved
<b>Protection SELOGIC Variables</b>		
124	PSV08–PSV01	Protection SELOGIC Variables 8–1
125	PSV16–PSV09	Protection SELOGIC Variables 16–9
126	PSV24–PSV17	Protection SELOGIC Variables 24–17
127	PSV32–PSV25	Protection SELOGIC Variables 32–25
128	PSV40–PSV33	Protection SELOGIC Variables 40–33
129	PSV48–PSV41	Protection SELOGIC Variables 48–41
130	PSV56–PSV49	Protection SELOGIC Variables 56–49
131	PSV64–PSV57	Protection SELOGIC Variables 64–57
<b>Protection SELogic Latches</b>		
132	PLT08–PLT01	Protection Latches 8–1
133	PLT16–PLT09	Protection Latches 16–9
134	PLT24–PLT17	Protection Latches 24–17
135	PLT32–PLT25	Protection Latches 32–25

**Table 11.2 Row List of Relay Word Bits (Sheet 15 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
<b>Protection Conditioning Timers</b>		
136	PCT08Q–PCT01Q	Protection Conditioning Timers 8–1 outputs
137	PCT16Q–PCT09Q	Protection Conditioning Timers 16–9 outputs
138	PCT24Q–PCT17Q	Protection Conditioning Timers 24–17 outputs
139	PCT32Q–PCT25Q	Protection Conditioning Timers 32–25 outputs
140	*	Reserved
140	*	Reserved
<b>Protection SELOGIC Sequencing Timers</b>		
142	PST08Q–PST01Q	Protection Sequencing Timers 8–1 output
143	PST16Q–PST09Q	Protection Sequencing Timers 16–9 output
144	PST24Q–PST17Q	Protection Sequencing Timers 24–17 output
145	PST32Q–PST25Q	Protection Sequencing Timers 32–25 output
146	PST08R–PST01R	Protection Sequencing Timers 8–1 reset (SELOGIC control equation)
147	PST16R–PST09R	Protection Sequencing Timers 16–9 reset (SELOGIC control equation)
148	PST24R–PST17R	Protection Sequencing Timers 24–17 reset (SELOGIC control equation)
149	PST32R–PST25R	Protection Sequencing Timers 32–25 reset (SELOGIC control equation)
<b>Protection SELOGIC Counters</b>		
150	PCN08Q–PCN01Q	Protection Counters 8–1 outputs
151	PCN16Q–PCN09Q	Protection Counters 16–9 outputs
152	PCN24Q–PCN17Q	Protection Counters 24–17 outputs
153	PCN32Q–PCN25Q	Protection Counters 32–25 output
154	PCN08R–PCN01R	Protection Counters 8–1 reset (SELOGIC control equation)
155	PCN16R–PCN09R	Protection Counters 16–9 reset (SELOGIC control equation)
156	PCN24R–PCN17R	Protection Counters 24–17 reset (SELOGIC control equation)
157	PCN32R–PCN25R	Protection Counters 32–25 reset (SELOGIC control equation)
<b>Automation SELOGIC Variables</b>		
158	ASV008–ASV001	Automation SELOGIC Variables 8–1
159	ASV016–ASV009	Automation SELOGIC Variables 16–9
160	ASV024–ASV017	Automation SELOGIC Variables 24–17
161	ASV032–ASV025	Automation SELOGIC Variables 32–25
162	ASV040–ASV033	Automation SELOGIC Variables 40–33
163	ASV048–ASV041	Automation SELOGIC Variables 48–41
164	ASV056–ASV049	Automation SELOGIC Variables 56–49
165	ASV064–ASV057	Automation SELOGIC Variables 64–57
166	ASV072–ASV065	Automation SELOGIC Variables 72–65
167	ASV080–ASV073	Automation SELOGIC Variables 80–73
168	ASV088–ASV081	Automation SELOGIC Variables 88–81
169	ASV096–ASV089	Automation SELOGIC Variables 96–89
170	ASV104–ASV097	Automation SELOGIC Variables 104–97
171	ASV112–ASV105	Automation SELOGIC Variables 112–105
172	ASV120–ASV113	Automation SELOGIC Variables 120–113

**Table 11.2 Row List of Relay Word Bits (Sheet 16 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
173	ASV128–ASV121	Automation SELOGIC Variables 128–121
174	ASV136–ASV129	Automation SELOGIC Variables 136–129
175	ASV144–ASV137	Automation SELOGIC Variables 144–137
176	ASV152–ASV145	Automation SELOGIC Variables 152–145
177	ASV160–ASV153	Automation SELOGIC Variables 160–153
178	ASV168–ASV161	Automation SELOGIC Variables 168–161
179	ASV176–ASV169	Automation SELOGIC Variables 176–169
180	ASV184–ASV177	Automation SELOGIC Variables 184–177
181	ASV192–ASV185	Automation SELOGIC Variables 192–185
182	ASV200–ASV193	Automation SELOGIC Variables 200–193
183	ASV208–ASV201	Automation SELOGIC Variables 208–201
184	ASV216–ASV209	Automation SELOGIC Variables 216–209
185	ASV224–ASV217	Automation SELOGIC Variables 224–217
186	ASV232–ASV225	Automation SELOGIC Variables 232–225
187	ASV240–ASV233	Automation SELOGIC Variables 240–233
188	ASV248–ASV241	Automation SELOGIC Variables 248–241
189	ASV256–ASV249	Automation SELOGIC Variables 256–249
<b>Automation SELogic Latches</b>		
190	ALT08–ALT01	Automation Latches 8–1
191	ALT16–ALT09	Automation Latches 16–9
192	ALT24–ALT17	Automation Latches 24–17
193	ALT32–ALT25	Automation Latches 32–25
<b>Automation SELogic Sequencing Timers</b>		
194	AST08Q–AST01Q	Automation Sequencing Timers 8–1 outputs
195	AST16Q–AST09Q	Automation Sequencing Timers 16–9 outputs
196	AST24Q–AST17Q	Automation Sequencing Timers 24–17 outputs
197	AST32Q–AST25Q	Automation Sequencing Timers 32–25 outputs
198	AST08R–AST01R	Automation Sequencing Timers 8–1 reset (SELOGIC control equation)
199	AST16R–AST09R	Automation Sequencing Timers 16–9 reset (SELOGIC control equation)
200	AST17R–AST24R	Automation Sequencing Timers 17–24 reset (SELOGIC control equation)
201	AST25R–AST32R	Automation Sequencing Timers 25–32 reset (SELOGIC control equation)
<b>Automation SELogic Counters</b>		
202	ACN01Q–ACN08Q	Automation Counters 1–8 outputs
203	ACN09Q–ACN16Q	Automation Counters 9–16 outputs
204	ACN17Q–ACN24Q	Automation Counters 17–24 outputs
205	ACN25Q–ACN32Q	Automation Counters 25–32 output
206	ACN01R–ACN08R	Automation Counters 1–8 reset (SELOGIC control equation)
207	ACN09R–ACN16R	Automation Counters 9–16 reset (SELOGIC control equation)
208	ACN17R–ACN24R	Automation Counters 17–24 reset (SELOGIC control equation)
209	ACN25R–ACN32R	Automation Counters 25–32 reset (SELOGIC control equation)

**Table 11.2 Row List of Relay Word Bits (Sheet 17 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
<b>SELOGIC Error and Status Reporting</b>		
210	PUNRLBL	Protection SELOGIC control equation unresolved label
210	PFRTEX	Protection SELOGIC control equation first execution
210	MATHERR	SELOGIC control equation math error
210	*	Reserved
211	*	Reserved
212	AUNRLBL	Automation SELOGIC control equation unresolved label
212	AFRTEXP	Automation SELOGIC control equation first execution after protection settings change, group switch, or source switch selection
212	AFRTEXA	Automation SELOGIC control equation first execution after automation settings change
212	*	Reserved
213	*	Reserved
<b>Alarms</b>		
214	SALARM	Software alarm
214	HALARM	Hardware alarm
214	BADPASS	Invalid password attempt alarm
214	HALARML	Latched alarm for diagnostic failures
214	HALARMP	Pulsed alarm for diagnostic warnings
214	HALARMA	Pulse stream for unacknowledged diagnostic warnings
214	ACCESS	A user is logged in at Access Level B or higher
214	ACCESSP	Pulsed alarm for logins at Access Level B or higher
215	EACC	Enable Level 1 access (SELOGIC control equation)
215	E2AC	Enable Levels 1–2 access (SELOGIC control equation)
215	*	Reserved
215	*	Reserved
215	*	Reserved
215	CLDSTRT	Relay cold start
215	SETCHG	Pulsed alarm for settings changes
215	GRPSW	Pulsed alarm for group switches
216	*	Reserved

**Table 11.2 Row List of Relay Word Bits (Sheet 18 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
216	*	Reserved
216	*	Reserved
216	PASSDIS	Asserted to indicate password disable jumper applied
216	BRKENAB	Asserted to indicate breaker control jumper applied
<b>Time and Date Management</b>		
217	TSNTPB	Asserts if time was synchronized with backup NTP server before SNTP time-out period expired
217	TSNTPP	Asserts if time was synchronized with primary NTP server before SNTP time-out period expired
217	TIRIG	Assert while time is based on IRIG for both mark and value
217	TUPDH	Assert if update source is high-priority time source
217	TSYNCA	Assert while the time mark from time source or fixed internal source is not synchronized
217	TSOK	Assert if current time-source accuracy is sufficient for synchronized phasor measurements
217	PMDOKE	Assert if data acquisition system is operating correctly
217	UPD_EN	Enable updating internal clock with selected external time source
218	FREQOK	Assert if relay is estimating frequency
218	FREQFZ	Assert if relay is not calculating frequency
218	TSYNC	Assert when ADC sampling is synchronized to a valid high-priority time source
218	BLKLPTS	Block low-priority source from updating relay time
218	TLOCAL	Relay calendar clock and ADC sampling synchronized to a high-priority local time source
218	TPLLEXT	Update PLL using external signal
218	TSSW	High-priority time source switching
218	TGLOBAL	Relay calendar clock and ADC sampling synchronized to a high-priority Global time source
219	TPTP	The active relay time source is PTP
219	TBNC	The active relay time source is BNC IRIG
219	TSER	The active relay time source is serial IRIG
219	*	Reserved
220	SER_SET	Qualify serial IRIG-B time source
220	SER_RST	Disqualify serial IRIG-B time source
220	BNC_SET	Qualify BNC IRIG-B time source
220	BNC_RST	Disqualify BNC IRIG-B time source
220	BNC_OK	IRIG-B signal from BNC port is available and has sufficient quality
220	SER_OK	IRIG-B signal from serial PORT 1 is available and has sufficient quality
220	UPD_BLK	Block updating internal clock period and master time
220	BNC_BNP	Bad jitter on BNC port and the IRIG-B signal is lost afterwards
221	SER_BNP	Bad jitter on serial port and the IRIG-B signal is lost afterwards
221	BNC_TIM	A valid IRIG-B time source is detected on BNC port
221	SER_TIM	A valid IRIG-B time source is detected on serial port
221	SERSYNC	Synchronized to a high-quality serial IRIG source

**Table 11.2 Row List of Relay Word Bits (Sheet 19 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
221	BNCSYNC	Synchronized to a high-quality BNC IRIG source
221	*	Reserved
221	*	Reserved
221	*	Reserved
<b>Pushbuttons and Outputs</b>		
222	PB1–PB8	Pushbuttons 1–8
223	*	Reserved
224	OUT201–OUT208	First Optional I/O Board Outputs 1–8 (if installed)
225	OUT209–OUT216	First Optional I/O Board Outputs 9–16 (if installed)
226	OUT301–OUT308	Second Optional I/O Board Outputs 1–8 (if installed)
227	OUT309–OUT316	Second Optional I/O Board Outputs 9–16 (if installed)
<b>Pushbuttons</b>		
228	PB1_PUL–PB8_PUL	Pushbuttons 1–8 pulse (on for one processing interval when button is pushed)
<b>Pushbutton LED Bits</b>		
229	PB1_LED–PB8_LED	Pushbuttons 1–8 LED
<b>Data Reset Bits</b>		
230	RST_DEM	Reset demand metering
230	RST_PDM	Reset peak demand metering
230	RST_ENE	Reset energy metering data
230	RSTMML	Reset max/min line (SELOGIC control equation)
230	RSTMMB1	Reset max/min Circuit Breaker 1 (SELOGIC control equation)
230	RSTMMB2	Reset max/min Circuit Breaker 2 (SELOGIC control equation)
230	RST_BK1	Reset Circuit Breaker 1 monitor
230	RST_BK2	Reset Circuit Breaker 2 monitor
231	RST_BAT	Reset battery monitoring (SELOGIC control equation)
231	RSTFLOC	Reset fault locator (SELOGIC control equation)
231	RSTDNPE	Reset DNP fault summary data (SELOGIC control equation)
231	RST_79C	Reset recloser shot count accumulators (SELOGIC control equation)
231	RSTTRGT	Target reset (SELOGIC control equation)
231	RST_HAL	Reset hardware alarm (SELOGIC control equation)
231	*	Reserved
231	*	Reserved
<b>Target Logic Bits</b>		
232	PHASE_A	Indicates an A-Phase fault
232	PHASE_B	Indicates a B-Phase fault
232	PHASE_C	Indicates a C-Phase fault
232	GROUND	Indicates a ground fault
232	BK1BFT	Indicates Circuit Breaker 1 breaker failure trip
232	BK2BFT	Indicates Circuit Breaker 2 breaker failure trip
232	TRGTR	Reset all active target Relay Words
232	*	Reserved

**Table 11.2 Row List of Relay Word Bits (Sheet 20 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
<b>MIRRORED BITS</b>		
233	RMB1A–RMB8A	Channel A receive MIRRORED Bits 1–8
234	TMB1A–TMB8A	Channel A transmit MIRRORED Bits 1–8
235	RMB1B–RMB8B	Channel B receive MIRRORED Bits 1–8
236	TMB1B–TMB8B	Channel B transmit MIRRORED Bits 1–8
237	ROKA	Normal MIRRORED BITS communications Channel A status while not in loopback mode
237	RBADA	Outage too long on MIRRORED BITS communications Channel A
237	CBADA	Unavailability threshold exceeded for MIRRORED BITS communications Channel A
237	LBOKA	Normal MIRRORED BITS communications Channel A status while in loopback mode
237	ANOKA	Analog transfer OK on MIRRORED BITS communications Channel A
237	DOKA	Normal MIRRORED BITS communications Channel A status
237	*	Reserved
237	*	Reserved
238	ROKB	Normal MIRRORED BITS communications Channel B status while not in loopback mode
238	RBADB	Outage too long on MIRRORED BITS communications Channel B
238	CBADB	Unavailability threshold exceeded for MIRRORED BITS communications Channel B
238	LBOKB	Normal MIRRORED BITS communications Channel B status while in loopback mode
238	ANOKB	Analog transfer OK on MIRRORED BITS communications Channel B
238	DOKB	Normal MIRRORED BITS communications Channel B status
238	*	Reserved
238	*	Reserved
<b>Test Bits</b>		
239	TESTDB2	Database 2 test bit
239	TESTDB	Database test bit
239	TESTFM	Fast Meter test bit
239	TESTPUL	Pulse test bit
239	LPHDSIM	IEC 61850 Logical Node for physical device simulation
239	*	Reserved
239	*	Reserved
239	*	Reserved
<b>Virtual Bits</b>		
240	VB249–VB256	Virtual Bits 249–256
241	VB241–VB248	Virtual Bits 241–248
242	VB233–VB240	Virtual Bits 233–240
243	VB225–VB232	Virtual Bits 225–232
244	VB217–VB224	Virtual Bits 217–224
245	VB209–VB216	Virtual Bits 209–216
246	VB201–VB208	Virtual Bits 201–208
247	VB193–VB200	Virtual Bits 193–200
248	VB185–VB192	Virtual Bits 185–192
249	VB177–VB184	Virtual Bits 177–184

**Table 11.2 Row List of Relay Word Bits (Sheet 21 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
250	VB169–VB176	Virtual Bits 169–176
251	VB161–VB168	Virtual Bits 161–168
252	VB153–VB160	Virtual Bits 153–160
253	VB145–VB152	Virtual Bits 145–152
254	VB137–VB144	Virtual Bits 137–144
255	VB129–VB136	Virtual Bits 129–136
256	VB121–VB128	Virtual Bits 121–128
257	VB113–VB120	Virtual Bits 113–120
258	VB105–VB112	Virtual Bits 105–112
259	VB097–VB104	Virtual Bits 97–104
260	VB089–VB096	Virtual Bits 89–96
261	VB081–VB088	Virtual Bits 81–88
262	VB073–VB080	Virtual Bits 73–80
263	VB065–VB072	Virtual Bits 65–72
264	VB057–VB064	Virtual Bits 57–64
265	VB049–VB056	Virtual Bits 49–56
266	VB041–VB048	Virtual Bits 41–48
267	VB033–VB040	Virtual Bits 33–40
268	VB025–VB032	Virtual Bits 25–32
269	VB017–VB024	Virtual Bits 17–24
270	VB009–VB016	Virtual Bits 9–16
271	VB001–VB008	Virtual Bits 1–8
<b>Ethernet Switch</b>		
272	LINK5A	Link status of <b>PORT 5A</b> connection
272	LINK5B	Link status of <b>PORT 5B</b> connection
272	LINK5C	Link status of <b>PORT 5C</b> connection
272	LINK5D	Link status of <b>PORT 5D</b> connection
272	LNKFAIL	Link status of the active station bus port
272	LNKFL2	Link status of the active process bus port
272	LINK5E	Link status of <b>PORT 5E</b> connection
272	*	Reserved
273	P5ASEL	<b>PORT 5A</b> active/inactive
273	P5BSEL	<b>PORT 5B</b> active/inactive
273	P5CSEL	<b>PORT 5C</b> active/inactive
273	P5DSEL	<b>PORT 5D</b> active/inactive
273	P5ESEL	<b>PORT 5E</b> active/inactive
273	*	Reserved
273	*	Reserved
273	*	Reserved
274	*	Reserved

**Table 11.2 Row List of Relay Word Bits (Sheet 22 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
<b>Signal Profiling/Source Selection</b>		
275	SPEN	Signal profiling enabled
275	*	Reserved
275	*	Reserved
275	*	Reserved
275	ALTP11	1st alternative polarizing source for BK1 (SELOGIC control equation)
275	ALTP12	2nd alternative polarizing source for BK1 (SELOGIC control equation)
275	ALTP21	1st alternative polarizing source for BK2 (SELOGIC control equation)
275	ALTP22	2nd alternative polarizing source for BK2 (SELOGIC control equation)
<b>Fast SER Enable Bits</b>		
276	FSERP1–FSERP3	Fast SER enabled for serial PORT 1–PORT 3
276	FSERPF	Fast SER enabled for serial PORT F
276	FSERP5	Fast SER enabled for EN and FO ports
276	*	Reserved
276	*	Reserved
276	*	Reserved
<b>Source Selection Elements</b>		
277	ALTI	Alternative current source (SELOGIC control equation)
277	ALTV	Alternative voltage source (SELOGIC control equation)
277	ALTS1	Alternative synchronism source for BK1 (SELOGIC control equation)
277	ALTS2	Alternative synchronism source for BK2 (SELOGIC control equation)
277	DELAY	Unused: Reserved for future functionality
277	ALTVD	ALTV initiated LOP
277	*	Reserved
277	*	Reserved
278–293	*	Reserved
<b>DNP Event Lock</b>		
294	EVELOCK	Lock DNP events
294	*	Reserved
295	*	Reserved
<b>Synchrophasor SELOGIC Control Equations<sup>a</sup></b>		
296	PMTRIG	Trigger (SELOGIC control equation)
296	TREA1–TREA4	Trigger Reason Bits 1–4 (SELOGIC control equation)
296	FROKPM	Synchrophasor frequency
296	PMTEST	Synchrophasor test mode

**Table 11.2 Row List of Relay Word Bits (Sheet 23 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
296	*	Reserved
297	*	Reserved
<b>RTC Synchrophasor Status Bits</b>		
298	RTCSEQB	RTC configuration complete, Channel B
298	RTCSEQA	RTC configuration complete, Channel A
298	RTCCFGB	RTC data in sequence, Channel B
298	RTCCFGA	RTC data in sequence, Channel A
299	*	Reserved
299	RTCDLYB	RTC delay exceeded, Channel B
299	RTCDLYA	RTC delay exceeded, Channel A
299	RTCROK	Valid aligned RTC data available on all enabled channels
299	RTCROKB	Valid aligned RTC data available on Channel B
299	RTCROKA	Valid aligned RTC data available on Channel A
299	RTCENB	Valid remote synchrophasors received on Channel B
299	RTCENA	Valid remote synchrophasors received on Channel A
<b>IRIG-B Control<sup>b</sup></b>		
300	YEAR80	IRIG-B year information, binary-coded-decimal, add 80 if asserted
300	YEAR40	IRIG-B year information, binary-coded-decimal, add 40 if asserted
300	YEAR20	IRIG-B year information, binary-coded-decimal, add 20 if asserted
300	YEAR10	IRIG-B year information, binary-coded-decimal, add 10 if asserted
300	YEAR8	IRIG-B year information, binary-coded-decimal, add 8 if asserted
300	YEAR4	IRIG-B year information, binary-coded-decimal, add 4 if asserted
300	YEAR2	IRIG-B year information, binary-coded-decimal, add 2 if asserted
300	YEAR1	IRIG-B year information, binary-coded-decimal, add 1 if asserted
301	*	Reserved
301	*	Reserved
301	TUTCH	IRIG-B offset half-hour from UTC time, binary, add 0.5 if asserted
301	TUTC8	IRIG-B offset hours from UTC time, binary, add 8 if asserted
301	TUTC4	IRIG-B offset hours from UTC time, binary, add 4 if asserted
301	TUTC2	IRIG-B offset hours from UTC time, binary, add 2 if asserted
301	TUTC1	IRIG-B offset hours from UTC time, binary, add 1 if asserted
301	TUTCS	Offset hours sign from UTC time, subtract the UTC offset if TUTCS is asserted, add otherwise
302	DST	Daylight-saving time
302	DSTP	IRIG-B daylight-saving time pending
302	LPSEC	Direction of the upcoming leap second. During the time that LPSECP is asserted, if LPSEC is asserted, the upcoming leap second is deleted; otherwise, the leap second is added.
302	LPSECP	Leap second pending
302	TQUAL8	Time quality, binary, add 8 when asserted
302	TQUAL4	Time quality, binary, add 4 when asserted
302	TQUAL2	Time quality, binary, add 2 when asserted

**Table 11.2 Row List of Relay Word Bits (Sheet 24 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
302	TQUAL1	Time quality, binary, add 1 when asserted
303	*	Reserved
<b>Time-Error Calculation Bits</b>		
304	LOADTE	Load TECORR factor (SELOGIC control equation). When a rising edge is detected, the accumulated time-error value TE is loaded with the TECORR factor (preload value). <sup>c</sup>
304	STALLTE	Stall time-error calculation (SELOGIC control equation). When asserted, the time-error calculation is stalled or frozen.
304	PLDTE	Asserts for approximately 1.5 cycles when the <b>TEC</b> command is used to load a new time-error correction factor (preload value) into the TECORR analog quantity.
304	*	Reserved
305	*	Reserved
<b>Synchrophasor Configuration Error</b>		
306	SPCER1–SPCER3	Synchrophasor configuration error on <b>PORT 1–PORT 3</b>
306	SPCERF	Synchrophasor configuration error on <b>PORT F</b>
306	*	Reserved
307	*	Reserved
<b>Pushbuttons, Pushbutton LEDs, Target LEDs for New HMI</b>		
308	TLED_17–TLED_24	Target LEDs 17–24
309	PB9–PB12	Pushbuttons 9–12
309	*	Reserved
309	*	Reserved
309	PB_TRIP	Auxiliary <b>TRIP</b> pushbutton
309	PB_CLSE	Auxiliary <b>CLOSE</b> pushbutton
310	PB9_LED–PB12LED	Pushbuttons 9–12 LED
310	*	Reserved
311	PB9_PUL–PB12PUL	Pushbuttons 9–12 pulse (on for one processing interval when button is pushed)
311	*	Reserved

**Table 11.2 Row List of Relay Word Bits (Sheet 25 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
<b>Local Bits Supervision</b>		
312	LB_SP08–LB_SP01	Local Bits 08–01 supervision (SELOGIC control equation)
313	LB_SP16–LB_SP09	Local Bits 16–09 supervision (SELOGIC control equation)
314	LB_SP24–LB_SP17	Local Bits 24–17 supervision (SELOGIC control equation)
315	LB_SP32–LB_SP25	Local Bits 32–25 supervision (SELOGIC control equation)
316	LB_DP08–LB_DP01	Local Bits 08–01 status display (SELOGIC control equation)
317	LB_DP16–LB_DP09	Local Bits 16–09 status display (SELOGIC control equation)
318	LB_DP24–LB_DP17	Local Bits 24–17 status display (SELOGIC control equation)
319	LB_DP32–LB_DP25	Local Bits 32–25 status display (SELOGIC control equation)
<b>RTC Remote Digital Status</b>		
320	RTCAD08–RTCAD01	RTC remote data bits, Channel A, Bits 8–1
321	RTCAD16–RTCAD09	RTC remote data bits, Channel A, Bits 16–9
322	RTCBD08–RTCBD01	RTC remote data bits, Channel B, Bits 8–1
323	RTCBD16–RTCBD09	RTC remote data bits, Channel B, Bits 16–9
<b>Fast Operate Transmit Bits</b>		
324	FOPF_08–FOPF_01	Fast Operate output control bits for PORT F, Bits 8–1
325	FOPF_16–FOPF_09	Fast Operate output control bits for PORT F, Bits 16–9
326	FOPF_24–FOPF_17	Fast Operate output control bits for PORT F, Bits 24–17
327	FOPF_32–FOPF_25	Fast Operate output control bits for PORT 1, Bits 32–25
328	FOP1_08–FOP1_01	Fast Operate output control bits for PORT 1, Bits 8–1
329	FOP1_16–FOP1_09	Fast Operate output control bits for PORT 1, Bits 16–9
330	FOP1_24–FOP1_17	Fast Operate output control bits for PORT 1, Bits 24–17
331	FOP1_32–FOP1_25	Fast Operate output control bits for PORT 1, Bits 32–25
332	FOP2_08–FOP2_01	Fast Operate output control bits for PORT 2, Bits 8–1
333	FOP2_16–FOP2_09	Fast Operate output control bits for PORT 2, Bits 16–9
334	FOP2_24–FOP2_17	Fast Operate output control bits for PORT 2, Bits 24–17
335	FOP2_32–FOP2_25	Fast Operate output control bits for PORT 2, Bits 32–25
336	FOP3_08–FOP3_01	Fast Operate output control bits for PORT 3, Bits 8–1
337	FOP3_16–FOP3_09	Fast Operate output control bits for PORT 3, Bits 16–9
338	FOP3_24–FOP3_17	Fast Operate output control bits for PORT 3, Bits 24–17
339	FOP3_32–FOP3_25	Fast Operate output control bits for PORT 3, Bits 32–25
<b>Bay Control Disconnect Status</b>		
340	89AM01	Disconnect 1 NO auxiliary contact
340	89BM01	Disconnect 1 NC auxiliary contact
340	89CL01	Disconnect 1 closed
340	89OPN01	Disconnect 1 open
340	89OIP01	Disconnect 1 operation in-progress
340	89AL01	Disconnect 1 alarm
340	89CTL01	Disconnect 1 control status
340	89AL	Any disconnect alarm
341	89AM02	Disconnect 2 NO auxiliary contact

**Table 11.2 Row List of Relay Word Bits (Sheet 26 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
341	89BM02	Disconnect 2 NC auxiliary contact
341	89CL02	Disconnect 2 closed
341	89OPN02	Disconnect 2 open
341	89OIP02	Disconnect 2 operation in-progress
341	89AL02	Disconnect 2 alarm
341	89CTL02	Disconnect 2 control status
341	89OIP	Any disconnect operation in-progress
342	89AM03	Disconnect 3 NO auxiliary contact
342	89BM03	Disconnect 3 NC auxiliary contact
342	89CL03	Disconnect 3 closed
342	89OPN03	Disconnect 3 open
342	89OIP03	Disconnect 3 operation in-progress
342	89AL03	Disconnect 3 alarm
342	89CTL03	Disconnect 3 control status
342	LOCAL	Local front-panel control
343	89AM04	Disconnect 4 NO auxiliary contact
343	89BM04	Disconnect 4 NC auxiliary contact
343	89CL04	Disconnect 4 closed
343	89OPN04	Disconnect 4 open
343	89OIP04	Disconnect 4 operation in-progress
343	89AL04	Disconnect 4 alarm
343	89CTL04	Disconnect 4 control status
343	*	Reserved
344	89AM05	Disconnect 5 NO auxiliary contact
344	89BM05	Disconnect 5 NC auxiliary contact
344	89CL05	Disconnect 5 closed
344	89OPN05	Disconnect 5 open
344	89OIP05	Disconnect 5 operation in-progress
344	89AL05	Disconnect 5 alarm
344	89CTL05	Disconnect 5 control status
344	*	Reserved
345	89AM06	Disconnect 6 NO auxiliary contact
345	89BM06	Disconnect 6 NC auxiliary contact
345	89CL06	Disconnect 6 closed
345	89OPN06	Disconnect 6 open
345	89OIP06	Disconnect 6 operation in-progress
345	89AL06	Disconnect 6 alarm
345	89CTL06	Disconnect 6 control status
345	*	Reserved
346	89AM07	Disconnect 7 NO auxiliary contact
346	89BM07	Disconnect 7 NC auxiliary contact

**Table 11.2 Row List of Relay Word Bits (Sheet 27 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
346	89CL07	Disconnect 7 closed
346	89OPN07	Disconnect 7 open
346	89OIP07	Disconnect 7 operation in-progress
346	89AL07	Disconnect 7 alarm
346	89CTL07	Disconnect 7 control status
346	*	Reserved
347	89AM08	Disconnect 8 NO auxiliary contact
347	89BM08	Disconnect 8 NC auxiliary contact
347	89CL08	Disconnect 8 closed
347	89OPN08	Disconnect 8 open
347	89OIP08	Disconnect 8 operation in-progress
347	89AL08	Disconnect 8 alarm
347	89CTL08	Disconnect 8 control status
347	*	Reserved
348	89AM09	Disconnect 9 NO auxiliary contact
348	89BM09	Disconnect 9 NC auxiliary contact
348	89CL09	Disconnect 9 closed
348	89OPN09	Disconnect 9 open
348	89OIP09	Disconnect 9 operation in-progress
348	89AL09	Disconnect 9 alarm
348	89CTL09	Disconnect 9 control status
348	*	Reserved
349	89AM10	Disconnect 10 NO auxiliary contact
349	89BM10	Disconnect 10 NC auxiliary contact
349	89CL10	Disconnect 10 closed
349	89OPN10	Disconnect 10 open
349	89OIP10	Disconnect 10 operation in-progress
349	89AL10	Disconnect 10 alarm
349	89CTL10	Disconnect 10 control status
349	*	Reserved
350	89AM11	Disconnect 11 NO auxiliary contact
350	89BM11	Disconnect 11 NC auxiliary contact
350	89CL11	Disconnect 11 closed
350	89OPN11	Disconnect 11 open
350	89OIP11	Disconnect 11 operation in-progress
350	89AL11	Disconnect 11 alarm
350	89CTL11	Disconnect 11 control status
350	*	Reserved
351	89AM12	Disconnect 12 NO auxiliary contact
351	89BM12	Disconnect 12 NC auxiliary contact
351	89CL12	Disconnect 12 closed

**Table 11.2 Row List of Relay Word Bits (Sheet 28 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
351	89OPN12	Disconnect 12 open
351	89OIP12	Disconnect 12 operation in-progress
351	89AL12	Disconnect 12 alarm
351	89CTL12	Disconnect 12 control status
351	*	Reserved
352	89AM13	Disconnect 13 NO auxiliary contact
352	89BM13	Disconnect 13 NC auxiliary contact
352	89CL13	Disconnect 13 closed
352	89OPN13	Disconnect 13 open
352	89OIP13	Disconnect 13 operation in-progress
352	89AL13	Disconnect 13 alarm
352	89CTL13	Disconnect 13 control status
352	*	Reserved
353	89AM14	Disconnect 14 NO auxiliary contact
353	89BM14	Disconnect 14 NC auxiliary contact
353	89CL14	Disconnect 14 closed
353	89OPN14	Disconnect 14 open
353	89OIP14	Disconnect 14 operation in-progress
353	89AL14	Disconnect 14 alarm
353	89CTL14	Disconnect 14 control status
353	*	Reserved
354	89AM15	Disconnect 15 NO auxiliary contact
354	89BM15	Disconnect 15 NC auxiliary contact
354	89CL15	Disconnect 15 closed
354	89OPN15	Disconnect 15 open
354	89OIP15	Disconnect 15 operation in-progress
354	89AL15	Disconnect 15 alarm
354	89CTL15	Disconnect 15 control status
354	*	Reserved
355	89AM16	Disconnect 16 NO auxiliary contact
355	89BM16	Disconnect 16 NC auxiliary contact
355	89CL16	Disconnect 16 closed
355	89OPN16	Disconnect 16 open
355	89OIP16	Disconnect 16 operation in-progress
355	89AL16	Disconnect 16 alarm
355	89CTL16	Disconnect 16 control status
355	*	Reserved
356	89AM17	Disconnect 17 NO auxiliary contact
356	89BM17	Disconnect 17 NC auxiliary contact
356	89CL17	Disconnect 17 closed
356	89OPN17	Disconnect 17 open

**Table 11.2 Row List of Relay Word Bits (Sheet 29 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
356	89OIP17	Disconnect 17 operation in-progress
356	89AL17	Disconnect 17 alarm
356	89CTL17	Disconnect 17 control status
356	*	Reserved
357	89AM18	Disconnect 18 NO auxiliary contact
357	89BM18	Disconnect 18 NC auxiliary contact
357	89CL18	Disconnect 18 closed
357	89OPN18	Disconnect 18 open
357	89OIP18	Disconnect 18 operation in-progress
357	89AL18	Disconnect 18 alarm
357	89CTL18	Disconnect 18 control status
357	*	Reserved
358	89AM19	Disconnect 19 NO auxiliary contact
358	89BM19	Disconnect 19 NC auxiliary contact
358	89CL19	Disconnect 19 closed
358	89OPN19	Disconnect 19 open
358	89OIP19	Disconnect 19 operation in-progress
358	89AL19	Disconnect 19 alarm
358	89CTL19	Disconnect 19 control status
358	*	Reserved
359	89AM20	Disconnect 20 NO auxiliary contact
359	89BM20	Disconnect 20 NC auxiliary contact
359	89CL20	Disconnect 20 closed
359	89OPN20	Disconnect 20 open
359	89OIP20	Disconnect 20 operation in-progress
359	89AL20	Disconnect 20 alarm
359	89CTL20	Disconnect 20 control status
359	*	Reserved
<b>Bay Control Disconnect Bus-Zone Compliant</b>		
360	89CLB01–89CLB08	Disconnects 1–8 bus-zone protection
361	89CLB09–89CLB16	Disconnects 9–16 bus-zone protection
362	89CLB17–89CLB20	Disconnects 17–20 bus-zone protection
362	*	Reserved
363	*	Reserved
<b>Bay Control Disconnect Control</b>		
364	89OC01	ASCII Open Disconnect 1 command
364	89CC01	ASCII Close Disconnect 1 command
364	89OCM01	Mimic Disconnect 1 open control

**Table 11.2 Row List of Relay Word Bits (Sheet 30 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
364	89CCM01	Mimic Disconnect 1 close control
364	89OPE01	Disconnect Open 1 output
364	89CLS01	Disconnect Close 1 output
364	89OCN01	Open Disconnect 1
364	89CCN01	Close Disconnect 1
365	89OC02	ASCII Open Disconnect 2 command
365	89CC02	ASCII Close Disconnect 2 command
365	89OCM02	Mimic Disconnect 2 open control
365	89CCM02	Mimic Disconnect 2 close control
365	89OPE02	Disconnect Open 2 output
365	89CLS02	Disconnect Close 2 output
365	89OCN02	Open Disconnect 2
365	89CCN02	Close Disconnect 2
366	89OC03	ASCII Open Disconnect 3 command
366	89CC03	ASCII Close Disconnect 3 command
366	89OCM03	Mimic Disconnect 3 open control
366	89CCM03	Mimic Disconnect 3 close control
366	89OPE03	Disconnect Open 3 output
366	89CLS03	Disconnect Close 3 output
366	89OCN03	Open Disconnect 3
366	89CCN03	Close Disconnect 3
367	89OC04	ASCII Open Disconnect 4 command
367	89CC04	ASCII Close Disconnect 4 command
367	89OCM04	Mimic Disconnect 4 open control
367	89CCM04	Mimic Disconnect 4 close control
367	89OPE04	Disconnect Open 4 output
367	89CLS04	Disconnect Close 4 output
367	89OCN04	Open Disconnect 4
367	89CCN04	Close Disconnect 4
368	89OC05	ASCII Open Disconnect 5 command
368	89CC05	ASCII Close Disconnect 5 command
368	89OCM05	Mimic Disconnect 5 open control
368	89CCM05	Mimic Disconnect 5 close control
368	89OPE05	Disconnect Open 5 output
368	89CLS05	Disconnect Close 5 output
368	89OCN05	Open Disconnect 5
368	89CCN05	Close Disconnect 5
369	89OC06	ASCII Open Disconnect 6 command
369	89CC06	ASCII Close Disconnect 6 command
369	89OCM06	Mimic Disconnect 6 open control
369	89CCM06	Mimic Disconnect 6 close control

**Table 11.2 Row List of Relay Word Bits (Sheet 31 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
369	89OPE06	Disconnect Open 6 output
369	89CLS06	Disconnect Close 6 output
369	89OCN06	Open Disconnect 6
369	89CCN06	Close Disconnect 6
370	89OC07	ASCII Open Disconnect 7 command
370	89CC07	ASCII Close Disconnect 7 command
370	89OCM07	Mimic Disconnect 7 open control
370	89CCM07	Mimic Disconnect 7 close control
370	89OPE07	Disconnect Open 7 output
370	89CLS07	Disconnect Close 7 output
370	89OCN07	Open Disconnect 7
370	89CCN07	Close Disconnect 7
371	89OC08	ASCII Open Disconnect 8 command
371	89CC08	ASCII Close Disconnect 8 command
371	89OCM08	Mimic Disconnect 8 open control
371	89CCM08	Mimic Disconnect 8 close control
371	89OPE08	Disconnect Open 8 output
371	89CLS08	Disconnect Close 8 output
371	89OCN08	Open Disconnect 8
371	89CCN08	Close Disconnect 8
372	89OC09	ASCII Open Disconnect 9 command
372	89CC09	ASCII Close Disconnect 9 command
372	89OCM09	Mimic Disconnect 9 open control
372	89CCM09	Mimic Disconnect 9 close control
372	89OPE09	Disconnect Open 9 output
372	89CLS09	Disconnect Close 9 output
372	89OCN09	Open Disconnect 9
372	89CCN09	Close Disconnect 9
373	89OC10	ASCII Open Disconnect 10 command
373	89CC10	ASCII Close Disconnect 10 command
373	89OCM10	Mimic Disconnect 10 open control
373	89CCM10	Mimic Disconnect 10 close control
373	89OPE10	Disconnect Open 10 output
373	89CLS10	Disconnect Close 10 output
373	89OCN10	Open Disconnect 10
373	89CCN10	Close Disconnect 10
374	89OC11	ASCII Open Disconnect 11 command
374	89CC11	ASCII Close Disconnect 11 command
374	89OCM11	Mimic Disconnect 11 open control
374	89CCM11	Mimic Disconnect 11 close control
374	89OPE11	Disconnect Open 11 output

**Table 11.2 Row List of Relay Word Bits (Sheet 32 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
374	89CLS11	Disconnect Close 11 output
374	89OCN11	Open Disconnect 11
374	89CCN11	Close Disconnect 11
375	89OC12	ASCII Open Disconnect 12 command
375	89CC12	ASCII Close Disconnect 12 command
375	89OCM12	Mimic Disconnect 12 open control
375	89CCM12	Mimic Disconnect 12 close control
375	89OPE12	Disconnect Open 12 output
375	89CLS12	Disconnect Close 12 output
375	89OCN12	Open Disconnect 12
375	89CCN12	Close Disconnect 12
376	89OC13	ASCII Open Disconnect 13 command
376	89CC13	ASCII Close Disconnect 13 command
376	89OCM13	Mimic Disconnect 13 open control
376	89CCM13	Mimic Disconnect 13 close control
376	89OPE13	Disconnect Open 13 output
376	89CLS13	Disconnect Close 13 output
376	89OCN13	Open Disconnect 13
376	89CCN13	Close Disconnect 13
377	89OC14	ASCII Open Disconnect 14 command
377	89CC14	ASCII Close Disconnect 14 command
377	89OCM14	Mimic Disconnect 14 open control
377	89CCM14	Mimic Disconnect 14 close control
377	89OPE14	Disconnect Open 14 output
377	89CLS14	Disconnect Close 14 output
377	89OCN14	Open Disconnect 14
377	89CCN14	Close Disconnect 14
378	89OC15	ASCII Open Disconnect 15 command
378	89CC15	ASCII Close Disconnect 15 command
378	89OCM15	Mimic Disconnect 15 open control
378	89CCM15	Mimic Disconnect 15 close control
378	89OPE15	Disconnect Open 15 output
378	89CLS15	Disconnect Close 15 output
378	89OCN15	Open Disconnect 15
378	89CCN15	Close Disconnect 15
379	89OC16	ASCII Open Disconnect 16 command
379	89CC16	ASCII Close Disconnect 16 command
379	89OCM16	Mimic Disconnect 16 open control
379	89CCM16	Mimic Disconnect 16 close control
379	89OPE16	Disconnect Open 16 output
379	89CLS16	Disconnect Close 16 output

**Table 11.2 Row List of Relay Word Bits (Sheet 33 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
379	89OCN16	Open Disconnect 16
379	89CCN16	Close Disconnect 16
380	89OC17	ASCII Open Disconnect 17 command
380	89CC17	ASCII Close Disconnect 17 command
380	89OCM17	Mimic Disconnect 17 open control
380	89CCM17	Mimic Disconnect 17 close control
380	89OPE17	Disconnect Open 17 output
380	89CLS17	Disconnect Close 17 output
380	89OCN17	Open Disconnect 17
380	89CCN17	Close Disconnect 17
381	89OC18	ASCII Open Disconnect 18 command
381	89CC18	ASCII Close Disconnect 18 command
381	89OCM18	Mimic Disconnect 18 open control
381	89CCM18	Mimic Disconnect 18 close control
381	89OPE18	Disconnect Open 18 output
381	89CLS18	Disconnect Close 18 output
381	89OCN18	Open Disconnect 18
381	89CCN18	Close Disconnect 18
382	89OC19	ASCII Open Disconnect 19 command
382	89CC19	ASCII Close Disconnect 19 command
382	89OCM19	Mimic Disconnect 19 open control
382	89CCM19	Mimic Disconnect 19 close control
382	89OPE19	Disconnect Open 19 output
382	89CLS19	Disconnect Close 19 output
382	89OCN19	Open Disconnect 19
382	89CCN19	Close Disconnect 19
383	89OC20	ASCII Open Disconnect 20 command
383	89CC20	ASCII Close Disconnect 20 command
383	89OCM20	Mimic Disconnect 20 open control
383	89CCM20	Mimic Disconnect 20 close control
383	89OPE20	Disconnect Open 20 output
383	89CLS20	Disconnect Close 20 output
383	89OCN20	Open Disconnect 20
383	89CCN20	Close Disconnect 20
<b>Bay Control Disconnect Timers and Breaker Status</b>		
384	89CBL01	Disconnect 1 close block
384	89OSI01	Disconnect 1 open seal-in timer timed out
384	89CSI01	Disconnect 1 close seal-in timer timed out
384	89OIR01	Disconnect 1 open immobility timer reset
384	89CIR01	Disconnect 1 close immobility timer reset
384	89OBL01	Disconnect 1 open block

**Table 11.2 Row List of Relay Word Bits (Sheet 34 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
384	89ORS01	Disconnect 1 open reset
384	89CRS01	Disconnect 1 close reset
385	89OIM01	Disconnect 1 open immobility timer timed out
385	89CIM01	Disconnect 1 close immobility timer timed out
385	521CLSM	Breaker 1 closed
385	521_ALM	Breaker 1 status alarm
385	522CLSM	Breaker 2 closed
385	522_ALM	Breaker 2 status alarm
385	523CLSM	Breaker 3 closed
385	523_ALM	Breaker 3 status alarm
386	89CBL02	Disconnect 2 close block
386	89OSI02	Disconnect 2 open seal-in timer timed out
386	89CSI02	Disconnect 2 close seal-in timer timed out
386	89OIR02	Disconnect 2 open immobility timer reset
386	89CIR02	Disconnect 2 close immobility timer reset
386	89OBL02	Disconnect 2 open block
386	89ORS02	Disconnect 2 open reset
386	89CRS02	Disconnect 2 close reset
387	89OIM02	Disconnect 2 open immobility timer timed out
387	89CIM02	Disconnect 2 close immobility timer timed out
387	*	Reserved
388	89CBL03	Disconnect 3 close block
388	89OSI03	Disconnect 3 open seal-in timer timed out
388	89CSI03	Disconnect 3 close seal-in timer timed out
388	89OIR03	Disconnect 3 open immobility timer reset
388	89CIR03	Disconnect 3 close immobility timer reset
388	89OBL03	Disconnect 3 open block
388	89ORS03	Disconnect 3 open reset
388	89CRS03	Disconnect 3 close reset
389	89OIM03	Disconnect 3 open immobility timer timed out
389	89CIM03	Disconnect 3 close immobility timer timed out
389	*	Reserved

**Table 11.2 Row List of Relay Word Bits (Sheet 35 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
389	*	Reserved
390	89CBL04	Disconnect 4 close block
390	89OSI04	Disconnect 4 open seal-in timer timed out
390	89CSI04	Disconnect 4 close seal-in timer timed out
390	89OIR04	Disconnect 4 open immobility timer reset
390	89CIR04	Disconnect 4 close immobility timer reset
390	89OBL04	Disconnect 4 open block
390	89ORS04	Disconnect 4 open reset
390	89CRS04	Disconnect 4 close reset
391	89OIM04	Disconnect 4 open immobility timer timed out
391	89CIM04	Disconnect 4 close immobility timer timed out
391	*	Reserved
392	89CBL05	Disconnect 5 close block
392	89OSI05	Disconnect 5 open seal-in timer timed out
392	89CSI05	Disconnect 5 close seal-in timer timed out
392	89OIR05	Disconnect 5 open immobility timer reset
392	89CIR05	Disconnect 5 close immobility timer reset
392	89OBL05	Disconnect 5 open block
392	89ORS05	Disconnect 5 open reset
392	89CRS05	Disconnect 5 close reset
393	89OIM05	Disconnect 5 open immobility timer timed out
393	89CIM05	Disconnect 5 close immobility timer timed out
393	*	Reserved
394	89CBL06	Disconnect 6 close block
394	89OSI06	Disconnect 6 open seal-in timer timed out
394	89CSI06	Disconnect 6 close seal-in timer timed out
394	89OIR06	Disconnect 6 open immobility timer reset
394	89CIR06	Disconnect 6 close immobility timer reset
394	89OBL06	Disconnect 6 open block
394	89ORS06	Disconnect 6 open reset
394	89CRS06	Disconnect 6 close reset

**Table 11.2 Row List of Relay Word Bits (Sheet 36 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
395	89OIM06	Disconnect 6 open immobility timer timed out
395	89CIM06	Disconnect 6 close immobility timer timed out
395	*	Reserved
396	89CBL07	Disconnect 7 close block
396	89OSI07	Disconnect 7 open seal-in timer timed out
396	89CSI07	Disconnect 7 close seal-in timer timed out
396	89OIR07	Disconnect 7 open immobility timer reset
396	89CIR07	Disconnect 7 close immobility timer reset
396	89OBL07	Disconnect 7 open block
396	89ORS07	Disconnect 7 open reset
396	89CRS07	Disconnect 7 close reset
397	89OIM07	Disconnect 7 open immobility timer timed out
397	89CIM07	Disconnect 7 close immobility timer timed out
397	*	Reserved
398	89CBL08	Disconnect 8 close block
398	89OSI08	Disconnect 8 open seal-in timer timed out
398	89CSI08	Disconnect 8 close seal-in timer timed out
398	89OIR08	Disconnect 8 open immobility timer reset
398	89CIR08	Disconnect 8 close immobility timer reset
398	89OBL08	Disconnect 8 open block
398	89ORS08	Disconnect 8 open reset
398	89CRS08	Disconnect 8 close reset
399	89OIM08	Disconnect 8 open immobility timer timed out
399	89CIM08	Disconnect 8 close immobility timer timed out
399	*	Reserved
400	89CBL09	Disconnect 9 close block

**Table 11.2 Row List of Relay Word Bits (Sheet 37 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
400	89OSI09	Disconnect 9 open seal-in timer timed out
400	89CSI09	Disconnect 9 close seal-in timer timed out
400	89OIR09	Disconnect 9 open immobility timer reset
400	89CIR09	Disconnect 9 close immobility timer reset
400	89OBL09	Disconnect 9 open block
400	89ORS09	Disconnect 9 open reset
400	89CRS09	Disconnect 9 close reset
401	89OIM09	Disconnect 9 open immobility timer timed out
401	89CIM09	Disconnect 9 close immobility timer timed out
401	*	Reserved
402	89CBL10	Disconnect 10 close block
402	89OSI10	Disconnect 10 open seal-in timer timed out
402	89CSI10	Disconnect 10 close seal-in timer timed out
402	89OIR10	Disconnect 10 open immobility timer reset
402	89CIR10	Disconnect 10 close immobility timer reset
402	89OBL10	Disconnect 10 open block
402	89ORS10	Disconnect 10 open reset
402	89CRS10	Disconnect 10 close reset
403	89OIM10	Disconnect 10 open immobility timer timed out
403	89CIM10	Disconnect 10 close immobility timer timed out
403	*	Reserved
404	89CBL11	Disconnect 11 close block
404	89OSI11	Disconnect 11 open seal-in timer timed out
404	89CSI11	Disconnect 11 close seal-in timer timed out
404	89OIR11	Disconnect 11 open immobility timer reset
404	89CIR11	Disconnect 11 close immobility timer reset
404	89OBL11	Disconnect 11 open block
404	89ORS11	Disconnect 11 open reset
404	89CRS11	Disconnect 11 close reset
405	89OIM11	Disconnect 11 open immobility timer timed out
405	89CIM11	Disconnect 11 close immobility timer timed out

**Table 11.2 Row List of Relay Word Bits (Sheet 38 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
405	*	Reserved
406	89CBL12	Disconnect 12 close block
406	89OSI12	Disconnect 12 open seal-in timer timed out
406	89CSI12	Disconnect 12 close seal-in timer timed out
406	89OIR12	Disconnect 12 open immobility timer reset
406	89CIR12	Disconnect 12 close immobility timer reset
406	89OBL12	Disconnect 12 open block
406	89ORS12	Disconnect 12 open reset
406	89CRS12	Disconnect 12 close reset
407	89OIM12	Disconnect 12 open immobility timer timed out
407	89CIM12	Disconnect 12 close immobility timer timed out
407	*	Reserved
408	89CBL13	Disconnect 13 close block
408	89OSI13	Disconnect 13 open seal-in timer timed out
408	89CSI13	Disconnect 13 close seal-in timer timed out
408	89OIR13	Disconnect 13 open immobility timer reset
408	89CIR13	Disconnect 13 close immobility timer reset
408	89OBL13	Disconnect 13 open block
408	89ORS13	Disconnect 13 open reset
408	89CRS13	Disconnect 13 close reset
409	89OIM13	Disconnect 13 open immobility timer timed out
409	89CIM13	Disconnect 13 close immobility timer timed out
409	*	Reserved
410	89CBL14	Disconnect 14 close block
410	89OSI14	Disconnect 14 open seal-in timer timed out
410	89CSI14	Disconnect 14 close seal-in timer timed out

**Table 11.2 Row List of Relay Word Bits (Sheet 39 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
410	89OIR14	Disconnect 14 open immobility timer reset
410	89CIR14	Disconnect 14 close immobility timer reset
410	89OBL14	Disconnect 14 open block
410	89ORS14	Disconnect 14 open reset
410	89CRS14	Disconnect 14 close reset
411	89OIM14	Disconnect 14 open immobility timer timed out
411	89CIM14	Disconnect 14 close immobility timer timed out
411	*	Reserved
412	89CBL15	Disconnect 15 close block
412	89OSI15	Disconnect 15 open seal-in timer timed out
412	89CSI15	Disconnect 15 close seal-in timer timed out
412	89OIR15	Disconnect 15 open immobility timer reset
412	89CIR15	Disconnect 15 close immobility timer reset
412	89OBL15	Disconnect 15 open block
412	89ORS15	Disconnect 15 open reset
412	89CRS15	Disconnect 15 close reset
413	89OIM15	Disconnect 15 open immobility timer timed out
413	89CIM15	Disconnect 15 close immobility timer timed out
413	*	Reserved
414	89CBL16	Disconnect 16 close block
414	89OSI16	Disconnect 16 open seal-in timer timed out
414	89CSI16	Disconnect 16 close seal-in timer timed out
414	89OIR16	Disconnect 16 open immobility timer reset
414	89CIR16	Disconnect 16 close immobility timer reset
414	89OBL16	Disconnect 16 open block
414	89ORS16	Disconnect 16 open reset
414	89CRS16	Disconnect 16 close reset
415	89OIM16	Disconnect 16 open immobility timer timed out
415	89CIM16	Disconnect 16 close immobility timer timed out
415	*	Reserved
415	*	Reserved

**Table 11.2 Row List of Relay Word Bits (Sheet 40 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
415	*	Reserved
416	89CBL17	Disconnect 17 close block
416	89OSI17	Disconnect 17 open seal-in timer timed out
416	89CSI17	Disconnect 17 close seal-in timer timed out
416	89OIR17	Disconnect 17 open immobility timer reset
416	89CIR17	Disconnect 17 close immobility timer reset
416	89OBL17	Disconnect 17 open block
416	89ORS17	Disconnect 17 open reset
416	89CRS17	Disconnect 17 close reset
417	89OIM17	Disconnect 17 open immobility timer timed out
417	89CIM17	Disconnect 17 close immobility timer timed out
417	*	Reserved
418	89CBL18	Disconnect 18 close block
418	89OSI18	Disconnect 18 open seal-in timer timed out
418	89CSI18	Disconnect 18 close seal-in timer timed out
418	89OIR18	Disconnect 18 open immobility timer reset
418	89CIR18	Disconnect 18 close immobility timer reset
418	89OBL18	Disconnect 18 open block
418	89ORS18	Disconnect 18 open reset
418	89CRS18	Disconnect 18 close reset
419	89OIM18	Disconnect 18 open immobility timer timed out
419	89CIM18	Disconnect 18 close immobility timer timed out
419	*	Reserved
420	89CBL19	Disconnect 19 close block
420	89OSI19	Disconnect 19 open seal-in timer timed out
420	89CSI19	Disconnect 19 close seal-in timer timed out
420	89OIR19	Disconnect 19 open immobility timer reset
420	89CIR19	Disconnect 19 close immobility timer reset

**Table 11.2 Row List of Relay Word Bits (Sheet 41 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
420	89OBL19	Disconnect 19 open block
420	89ORS19	Disconnect 19 open reset
420	89CRS19	Disconnect 19 close reset
421	89OIM19	Disconnect 19 open immobility timer timed out
421	89CIM19	Disconnect 19 close immobility timer timed out
421	*	Reserved
422	89CBL20	Disconnect 20 close block
422	89OSI20	Disconnect 20 open seal-in timer timed out
422	89CSI20	Disconnect 20 close seal-in timer timed out
422	89OIR20	Disconnect 20 open immobility timer reset
422	89CIR20	Disconnect 20 close immobility timer reset
422	89OBL20	Disconnect 20 open block
422	89ORS20	Disconnect 20 open reset
422	89CRS20	Disconnect 20 close reset
423	89OIM20	Disconnect 20 open immobility timer timed out
423	89CIM20	Disconnect 20 close immobility timer timed out
423	*	Reserved
430	521RACK	Breaker 1 rack position
430	521TEST	Breaker 1 test position
430	522RACK	Breaker 2 rack position
430	522TEST	Breaker 2 test position
430	523RACK	Breaker 3 rack position
430	523TEST	Breaker 3 test position
430	*	Reserved
430	*	Reserved
<b>Under- and Overvoltage Elements</b>		
424	271P1	Undervoltage Element 1, Level 1 asserted
424	271P1T	Undervoltage Element 1, Level 1 timed out
424	271P2	Undervoltage Element 1, Level 2 asserted
424	27TC1	Undervoltage Element 1, torque control
424	272P1	Undervoltage Element 2, Level 1 asserted

**Table 11.2 Row List of Relay Word Bits (Sheet 42 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
424	272P1T	Undervoltage Element 2, Level 1 timed out
424	272P2	Undervoltage Element 2, Level 2 asserted
424	27TC2	Undervoltage Element 2, torque control
425	273P1	Undervoltage Element 3, Level 1 asserted
425	273P1T	Undervoltage Element 3, Level 1 timed out
425	273P2	Undervoltage Element 3, Level 2 asserted
425	27TC3	Undervoltage Element 3, torque control
425	274P1	Undervoltage Element 4, Level 1 asserted
425	274P1T	Undervoltage Element 4, Level 1 timed out
425	274P2	Undervoltage Element 4, Level 2 asserted
425	27TC4	Undervoltage Element 4, torque control
426	275P1	Undervoltage Element 5, Level 1 asserted
426	275P1T	Undervoltage Element 5, Level 1 timed out
426	275P2	Undervoltage Element 5, Level 2 asserted
426	27TC5	Undervoltage Element 5, torque control
426	276P1	Undervoltage Element 6, Level 1 asserted
426	276P1T	Undervoltage Element 6, Level 1 timed out
426	276P2	Undervoltage Element 6, Level 2 asserted
426	27TC6	Undervoltage Element 6, torque control
427	591P1	Ovvoltage Element 1, Level 1 asserted
427	591P1T	Ovvoltage Element 1, Level 1 timed out
427	591P2	Ovvoltage Element 1, Level 2 asserted
427	59TC1	Ovvoltage Element 1, torque control
427	592P1	Ovvoltage Element 2, Level 1 asserted
427	592P1T	Ovvoltage Element 2, Level 1 timed out
427	592P2	Ovvoltage Element 2, Level 2 asserted
427	59TC2	Ovvoltage Element 2, torque control
428	593P1	Ovvoltage Element 3, Level 1 asserted
428	593P1T	Ovvoltage Element 3, Level 1 timed out
428	593P2	Ovvoltage Element 3, Level 2 asserted
428	59TC3	Ovvoltage Element 3, torque control
428	594P1	Ovvoltage Element 4, Level 1 asserted
428	594P1T	Ovvoltage Element 4, Level 1 timed out
428	594P2	Ovvoltage Element 4, Level 2 asserted
428	59TC4	Ovvoltage Element 4, torque control
429	595P1	Ovvoltage Element 5, Level 1 asserted
429	595P1T	Ovvoltage Element 5, Level 1 timed out
429	595P2	Ovvoltage Element 5, Level 2 asserted
429	59TC5	Ovvoltage Element 5, torque control
429	596P1	Ovvoltage Element 6, Level 1 asserted
429	596P1T	Ovvoltage Element 6, Level 1 timed out

**Table 11.2 Row List of Relay Word Bits (Sheet 43 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
429	596P2	Overtoltage Element 6, Level 2 asserted
429	59TC6	Overtoltage Element 6, torque control
<b>IEC Thermal Elements</b>		
431	THRLA1	Thermal element, Level 1 alarm
431	THRLT1	Thermal element, Level 1 trip
431	THRLA2	Thermal element, Level 2 alarm
431	THRLT2	Thermal element, Level 2 trip
431	THRLA3	Thermal element, Level 3 alarm
431	THRLT3	Thermal element, Level 3 trip
431	*	Reserved
431	*	Reserved
<b>81 Frequency Elements</b>		
432	81D1	Level 1 definite-time frequency element pickup
432	81D1T	Level 1 definite-time frequency element delay
432	81D1OVR	Level 1 overfrequency element pickup
432	81D1UDR	Level 1 underfrequency element pickup
432	27B81	Undervoltage supervision for frequency elements
432	*	Reserved
432	*	Reserved
432	*	Reserved
433	81D2	Level 2 definite-time frequency element pickup
433	81D2T	Level 2 definite-time frequency element delay
433	81D2OVR	Level 2 overfrequency element pickup
433	81D2UDR	Level 2 underfrequency element pickup
433	81D3	Level 3 definite-time frequency element pickup
433	81D3T	Level 3 definite-time frequency element delay
433	81D3OVR	Level 3 overfrequency element pickup
433	81D3UDR	Level 3 underfrequency element pickup
434	81D4	Level 4 definite-time frequency element pickup
434	81D4T	Level 4 definite-time frequency element delay
434	81D4OVR	Level 4 overfrequency element pickup
434	81D4UDR	Level 4 underfrequency element pickup
434	81D5	Level 5 definite-time frequency element pickup
434	81D5T	Level 5 definite-time frequency element delay
434	81D5OVR	Level 5 overfrequency element pickup
434	81D5UDR	Level 5 underfrequency element pickup
435	81D6	Level 6 definite-time frequency element pickup
435	81D6T	Level 6 definite-time frequency element delay
435	81D6OVR	Level 6 overfrequency element pickup
435	81D6UDR	Level 6 underfrequency element pickup
435	*	Reserved

**Table 11.2 Row List of Relay Word Bits (Sheet 44 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
435	*	Reserved
435	*	Reserved
435	*	Reserved
<b>50G HIZ Elements</b>		
436	HIZ181–HIZ180	High-impedance Logic States 181–180
436	HIZ175–HIZ170	High-impedance Logic States 175–170
437	HIZRST	High-impedance logic state reset (SELOGIC)
437	50GHIZA	High-impedance logic alarm
437	50GHIZ	Ground high-impedance inst. overcurrent pickup
437	CHIZ0	High-impedance counts are zero
437	CPUDO0	High-impedance pickup/dropout counts are zero
437	HIZ192–HIZ190	High-impedance Logic States 192–190
438	*	Reserved
<b>High-Impedance Fault (HIF) Detection</b>		
439	DL2CLR	Decision Logic 2 clear
439	HIFITUN	SELOGIC control equation to begin the 24-hour tuning process
439	HIFFRZ	SELOGIC control equation to freeze inter-harmonic algorithm
439	HIFARMA	A-Phase HIF armed
439	HIFARMB	B-Phase HIF armed
439	HIFARMC	C-Phase HIF armed
439	DL2CLR	Decision Logic 2 clear
439	FRZCLR	Averager freeze and trending clear condition
439	MPH_EVE	Multi-phase event detection
440	HIA1_G	Unused: Residual current HIF detection (Algorithm 1)
440	HIA1_C	C-Phase HIF alarm (Algorithm 1)
440	HIA1_B	B-Phase HIF alarm (Algorithm 1)
440	HIA1_A	A-Phase HIF alarm (Algorithm 1)
440	HIA2_G	Unused: Residual current HIF detection (Algorithm 2)
440	HIA2_C	C-Phase HIF alarm (Algorithm 2)
440	HIA2_B	B-Phase HIF alarm (Algorithm 2)
440	HIA2_A	A-Phase HIF alarm (Algorithm 2)
441	HIF1_G	Unused: Residual current HIF detection (Algorithm 1)
441	HIF1_C	C-Phase HIF detection (Algorithm 1)
441	HIF1_B	B-Phase HIF detection (Algorithm 1)
441	HIF1_A	A-Phase HIF detection (Algorithm 1)
441	HIF2_G	Unused: Residual current HIF detection (Algorithm 2)
441	HIF2_C	C-Phase HIF detection (Algorithm 2)
441	HIF2_B	B-Phase HIF detection (Algorithm 2)
441	HIF2_A	A-Phase HIF detection (Algorithm 2)
442	NTUNE_G	Unused: Residual normal tuning
442	NTUNE_C	C-Phase normal tuning

**Table 11.2 Row List of Relay Word Bits (Sheet 45 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
442	NTUNE_B	B-Phase normal tuning
442	NTUNE_A	A-Phase normal tuning
442	ITUNE_G	Unused: Residual initial tuning
442	ITUNE_C	C-Phase initial tuning
442	ITUNE_B	B-Phase initial tuning
442	ITUNE_A	A-Phase initial tuning
443	DIG_DIS	Unused: Residual large difference current disturbance
443	DIC_DIS	C-Phase large difference current disturbance
443	DIB_DIS	B-Phase large difference current disturbance
443	DIA_DIS	A-Phase large difference current disturbance
443	DVG_DIS	Unused: Residual difference voltage disturbance
443	DVC_DIS	C-Phase difference voltage disturbance
443	DVB_DIS	B-Phase difference voltage disturbance
443	DVA_DIS	A-Phase difference voltage disturbance
444	DL2CLRG	Unused: Residual Decision Logic 2 clear
444	DL2CLRC	C-Phase Decision Logic 2 clear
444	DL2CLRB	B-Phase Decision Logic 2 clear
444	DL2CLRA	A-Phase Decision Logic 2 clear
444	FRZCLRG	Unused: Residual average freeze and trending clear condition
444	FRZCLRC	C-Phase average freeze and trending clear condition
444	FRZCLRB	B-Phase average freeze and trending clear condition
444	FRZCLRA	A-Phase average freeze and trending clear condition
445	DUPG	Unused: Residual tuning threshold increase
445	DUPC	C-Phase tuning threshold increase
445	DUPB	B-Phase tuning threshold increase
445	DUPA	A-Phase tuning threshold increase
445	DDNG	Unused: Residual tuning threshold decrease
445	DDNC	C-Phase tuning threshold decrease
445	DDNB	B-Phase tuning threshold decrease
445	DDNA	A-Phase tuning threshold decrease
446	3PH_CLR	Detection Algorithm 1 cleared by three-phase events
446	3PH_C	C-Phase above three-phase event level
446	3PH_B	B-Phase above three-phase event level
446	3PH_A	A-Phase above three-phase event level
446	LR3	Three-phase logic
446	LRC	C-Phase logic
446	LRB	B-Phase logic
446	LRA	A-Phase logic
447	SW1A	A-Phase SDI greater than threshold (Algorithm 2)
447	SW1B	B-Phase SDI greater than threshold (Algorithm 2)
447	SW1C	C-Phase SDI greater than threshold (Algorithm 2)

**Table 11.2 Row List of Relay Word Bits (Sheet 46 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
447	*	Reserved
447	HIFER	HIF event report external trigger
447	HIFMODE	HIF detection sensitivity mode
447	HIFREC	HIF record
447	3PH_EVE	Three-phase event detection in the SDI quantity
<b>Additional Time and Date Management</b>		
448	*	Reserved
448	P5ABSW	PORT 5A or 5B has just become active
448	PTP_BNP	Bad jitter on PTP signals and the PTP signal is lost afterwards
448	PTP_TIM	A valid PTP time source is detected
448	PTP_SET	Qualify PTP time source
448	PTP_RST	Disqualify PTP time source
448	PTP_OK	PTP is available and has sufficient quality
448	PTPSYNC	Synchronized to a high-quality PTP source
449	P5CDSW	PORT 5C or 5D has become active
449	*	Reserved
<b>Additional Input Elements</b>		
452	IN401-IN408	Third optional I/O board Inputs 1–8 (if installed)
453	IN409-IN416	Third optional I/O board Inputs 9–16 (if installed)
454	IN417-IN424	Third optional I/O board Inputs 17–24 (if installed)
455	*	Reserved
456	IN501-IN508	Fourth optional I/O board Inputs 1–8 (if installed)
457	IN509-IN516	Fourth optional I/O board Inputs 9–16 (if installed)
458	IN517-IN524	Fourth optional I/O board Inputs 17–24 (if installed)
459	*	Reserved
<b>Additional Outputs</b>		
460	OUT401-OUT408	Third Optional I/O Board Outputs 1–8 (if installed)
461	OUT409-OUT416	Third Optional I/O Board Outputs 9–16 (if installed)
462	OUT501-OUT508	Fourth Optional I/O Board Outputs 1–8 (if installed)
463	OUT509-OUT516	Fourth Optional I/O Board Outputs 9–16 (if installed)
<b>Under- and Overpower Elements</b>		
464	E32OP01	Overpower Element 01 enabled
464	32OP01	Overpower Element 01 picked up
464	32OPT01	Overpower Element 01 timed out
464	E32OP02	Overpower Element 02 enabled

**Table 11.2 Row List of Relay Word Bits (Sheet 47 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
464	32OP02	Overpower Element 02 picked up
464	32OPT02	Overpower Element 02 timed out
464	E32OP03	Overpower Element 03 enabled
464	32OP03	Overpower Element 03 picked up
465	32OPT03	Overpower Element 03 timed out
465	E32OP04	Overpower Element 04 enabled
465	32OP04	Overpower Element 04 picked up
465	32OPT04	Overpower Element 04 timed out
465	E32UP01	Underpower Element 01 enabled
465	32UP01	Underpower Element 01 picked up
465	32UPT01	Underpower Element 01 timed out
465	E32UP02	Underpower Element 02 enabled
466	32UP02	Underpower Element 02 picked up
466	32UPT02	Underpower Element 02 timed out
466	E32UP03	Underpower Element 03 enabled
466	32UP03	Underpower Element 03 picked up
466	32UPT03	Underpower Element 03 timed out
466	E32UP04	Underpower Element 04 enabled
466	32UP04	Underpower Element 04 picked up
466	32UPT04	Underpower Element 04 timed out
<b>Sampled Values (SV) Subscription</b>		
468	*	Reserved
468	SVS07OK	Subscription 07 is valid
468	SVS06OK	Subscription 06 is valid
468	SVS05OK	Subscription 05 is valid
468	SVS04OK	Subscription 04 is valid
468	SVS03OK	Subscription 03 is valid
468	SVS02OK	Subscription 02 is valid
468	SVS01OK	Subscription 01 is valid
469	*	Reserved
470	*	Reserved

**Table 11.2 Row List of Relay Word Bits (Sheet 48 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
470	*	Reserved
471	SVSALM	General SV subscription alarm
471	SVSTST	SV subscription unit in test mode
471	SVCC	Coupled clock mode indication
471	*	Reserved
<b>SV and TiDL Subscription Mapping Bits</b>		
472	*	Reserved
472	IAXMAP	A-Phase, Winding X is mapped in a subscription
472	*	Reserved
472	ICWMAP	C-Phase, Winding W is mapped in a subscription
472	*	Reserved
472	IBWMAP	B-Phase, Winding W is mapped in a subscription
472	*	Reserved
472	IAWMAP	A-Phase, Winding W is mapped in a subscription
473	*	Reserved
473	VBYMAP	B-Phase, Winding Y is mapped in a subscription
473	*	Reserved
473	VAYMAP	A-Phase, Winding Y is mapped in a subscription
473	*	Reserved
473	ICXMAP	C-Phase, Winding X is mapped in a subscription
473	*	Reserved
473	IBXMAP	B-Phase, Winding X is mapped in a subscription
474	*	Reserved
474	VCZMAP	C-Phase, Winding Z is mapped in a subscription
474	*	Reserved
474	VBZMAP	B-Phase, Winding Z is mapped in a subscription
474	*	Reserved
474	VAZMAP	A-Phase, Winding Z is mapped in a subscription
474	*	Reserved
474	VCYMAP	C-Phase, Winding Y is mapped in a subscription
475	ILOK	Line current terminal data OK
475	ILBK	Line current terminal data not OK (use for blocking)
475	IBK1OK	Breaker 1 current terminal data OK
475	IBK1BK	Breaker 1 current terminal data not OK (use for blocking)

**Table 11.2 Row List of Relay Word Bits (Sheet 49 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
475	IBK2OK	Breaker 2 current terminal data OK
475	IBK2BK	Breaker 2 current terminal data not OK (use for blocking)
475	VLOK	Line voltage terminal data OK
475	VLBK	Line voltage terminal data not OK (use for blocking)
<b>SV and TiDL Subscription OK Bits</b>		
476	*	Reserved
476	IAXOK	A-Phase, Winding X configured channel data OK
476	*	Reserved
476	ICWOK	C-Phase, Winding W configured channel data OK
476	*	Reserved
476	IBWOK	B-Phase, Winding W configured channel data OK
476	*	Reserved
476	IAWOK	A-Phase, Winding W configured channel data OK
477	*	Reserved
477	VBYOK	B-Phase, Winding Y configured channel data OK
477	*	Reserved
477	VAYOK	A-Phase, Winding Y configured channel data OK
477	*	Reserved
477	ICXOK	C-Phase, Winding X configured channel data OK
477	*	Reserved
477	IBXOK	B-Phase, Winding X configured channel data OK
478	*	Reserved
478	VCZOK	C-Phase, Winding Z configured channel data OK
478	*	Reserved
478	VBZOK	B-Phase, Winding Z configured channel data OK
478	*	Reserved
478	VAZOK	A-Phase, Winding Z configured channel data OK
478	*	Reserved
478	VCYOK	C-Phase, Winding Y configured channel data OK
479	IXOK	Current Terminal X data OK
479	IWOK	Current Terminal W data OK
479	VZOK	Voltage Terminal Z data OK
479	VYOK	Voltage Terminal Y data OK
479	*	Reserved
<b>SV and TiDL Subscription blocking Relay Word bits</b>		
480	*	Reserved
480	IAXBK	A-Phase, Winding X is not OK (use for blocking)
480	*	Reserved

**Table 11.2 Row List of Relay Word Bits (Sheet 50 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
480	ICWBK	C-Phase Winding W is not OK (use for blocking)
480	*	Reserved
480	IBWBK	B-Phase, Winding W is not OK (use for blocking)
480	*	Reserved
480	IAWBK	A-Phase, Winding W is not OK (use for blocking)
481	*	Reserved
481	VBYBK	B-Phase, Winding Y is not OK (use for blocking)
481	*	Reserved
481	VAYBK	A-Phase, Winding Y is not OK (use for blocking)
481	*	Reserved
481	ICXBK	C-Phase, Winding X is not OK (use for blocking)
481	*	Reserved
481	IBXBK	B-Phase, Winding X is not OK (use for blocking)
482	*	Reserved
482	VCZBK	C-Phase, Winding Z is not OK (use for blocking)
482	*	Reserved
482	VBZBK	B-Phase, Winding Z is not OK (use for blocking)
482	*	Reserved
482	VAZBK	A-Phase, Winding Z is not OK (use for blocking)
482	*	Reserved
482	VCYBK	C-Phase, Winding Y is not OK (use for blocking)
483	IXBK	Winding X is not OK (use for blocking)
483	IWBK	Winding W is not OK (use for blocking)
483	VZBK	Winding Z is not OK (use for blocking)
483	VYBK	Winding Y is not OK (use for blocking)
483	*	Reserved
<b>SV Publication</b>		
484	SVP01OK	SV Publication 01 is enabled
484	SVP02OK	SV Publication 02 is enabled
484	SVP03OK	SV Publication 03 is enabled
484	SVP04OK	SV Publication 04 is enabled
484	SVP05OK	SV Publication 05 is enabled
484	SVP06OK	SV Publication 06 is enabled
484	SVP07OK	SV Publication 07 is enabled
485–486	*	Reserved
487	SVPTST	SV publication unit in test mode
487	*	Reserved
487	*	Reserved

**Table 11.2 Row List of Relay Word Bits (Sheet 51 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
487	*	Reserved
<b>SV and TiDL Application Freeze Relay Word Bits and Blocking Relay Word Bits</b>		
488	ILFZ	Line freeze Relay Word bit for use in open phase logic
488	IBK1FZ	BK1 freeze Relay Word bit for use in open phase logic and breaker failure
488	IBK2FZ	BK2 freeze Relay Word bit for use in open phase logic and breaker failure
488	*	Reserved
488	*	Reserved
488	SVBLK	General blocking Relay Word bit for SV applications
488	SVBK_EX	Extended general blocking Relay Word bit for SV applications
488	*	Reserved
<b>IEC 61850 Mode Control</b>		
492	SC850TM	SELOGIC control for IEC 61850 Test Mode
492	SC850BM	SELOGIC control for IEC 61850 Blocked Mode
492	SC850SM	SELOGIC control for IEC 61850 Simulation Mode
492	*	Reserved
<b>TiDL Mode and Enables</b>		
493	*	Reserved
<b>TiDL Mapped Output Contact Status</b>		
494	OUT301S	Mapped OUT301 contact status
494	OUT302S	Mapped OUT302 contact status
494	OUT303S	Mapped OUT303 contact status
494	OUT304S	Mapped OUT304 contact status
494	OUT305S	Mapped OUT305 contact status
494	OUT306S	Mapped OUT306 contact status
494	OUT307S	Mapped OUT307 contact status
494	OUT308S	Mapped OUT308 contact status
495	OUT309S	Mapped OUT309 contact status
495	OUT310S	Mapped OUT310 contact status

**Table 11.2 Row List of Relay Word Bits (Sheet 52 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
495	OUT311S	Mapped OUT311 contact status
495	OUT312S	Mapped OUT312 contact status
495	OUT313S	Mapped OUT313 contact status
495	OUT314S	Mapped OUT314 contact status
495	OUT315S	Mapped OUT315 contact status
495	OUT316S	Mapped OUT316 contact status
496	OUT401S	Mapped OUT401 contact status
496	OUT402S	Mapped OUT402 contact status
496	OUT403S	Mapped OUT403 contact status
496	OUT404S	Mapped OUT404 contact status
496	OUT405S	Mapped OUT405 contact status
496	OUT406S	Mapped OUT406 contact status
496	OUT407S	Mapped OUT407 contact status
496	OUT408S	Mapped OUT408 contact status
497	OUT409S	Mapped OUT409 contact status
497	OUT410S	Mapped OUT410 contact status
497	OUT411S	Mapped OUT411 contact status
497	OUT412S	Mapped OUT412 contact status
497	OUT413S	Mapped OUT413 contact status
497	OUT414S	Mapped OUT414 contact status
497	OUT415S	Mapped OUT415 contact status
497	OUT416S	Mapped OUT416 contact status
498	OUT501S	Mapped OUT501 contact status
498	OUT502S	Mapped OUT502 contact status
498	OUT503S	Mapped OUT503 contact status
498	OUT504S	Mapped OUT504 contact status
498	OUT505S	Mapped OUT505 contact status
498	OUT506S	Mapped OUT506 contact status
498	OUT507S	Mapped OUT507 contact status
498	OUT508S	Mapped OUT508 contact status
499	OUT509S	Mapped OUT509 contact status
499	OUT510S	Mapped OUT510 contact status
499	OUT511S	Mapped OUT511 contact status
499	OUT512S	Mapped OUT512 contact status
499	OUT513S	Mapped OUT513 contact status
499	OUT514S	Mapped OUT514 contact status
499	OUT515S	Mapped OUT515 contact status
499	OUT516S	Mapped OUT516 contact status
<b>TiDL Port Map Bits</b>		
500	P6AMAP	PORT 6A mapped
500	P6BMAP	PORT 6B mapped

**Table 11.2 Row List of Relay Word Bits (Sheet 53 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
500	P6CMAP	PORT 6C mapped
500	P6DMAP	PORT 6D mapped
500	P6EMAP	PORT 6E mapped
500	P6FMAP	PORT 6F mapped
500	P6GMAP	PORT 6G mapped
500	P6HMAP	PORT 6H mapped
501	*	Reserved
502	*	Reserved
503	*	Reserved
<b>TiDL Port Status Bits</b>		
504	P6AOK	PORT 6A OK
504	P6BOK	PORT 6B OK
504	P6COK	PORT 6C OK
504	P6DOK	PORT 6D OK
504	P6EOK	PORT 6E OK
504	P6FOK	PORT 6F OK
504	P6GOK	PORT 6G OK
504	P6HOK	PORT 6H OK
505	*	Reserved
505	*	Reserved

**Table 11.2 Row List of Relay Word Bits (Sheet 54 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
505	*	Reserved
506	*	Reserved
507	*	Reserved
508	TDLCMSD	TiDL Active Topology Commissioned
508	TIDLALM	TiDL Alarm
509	*	Reserved
<b>IED Local Remote</b>		
512	LOC	Control authority at local (bay) level
512	SC850LS	SELOGIC control equation for control authority at station level

**Table 11.2 Row List of Relay Word Bits (Sheet 55 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
512	MLTLEV	Multi-level control authority
512	LOCSTA	Control authority at station level
512	*	Reserved
<b>Automation Conditioning Timers</b>		
516	ACT08Q–ACT01Q	Automation Conditioning Timers 8–1 output
517	ACT16Q–ACT09Q	Automation Conditioning Timers 16–9 output
518	ACT24Q–ACT17Q	Automation Conditioning Timers 24–17 output
519	ACT32Q–ACT25Q	Automation Conditioning Timers 32–25 output
<b>Local Bits (Continued)</b>		
520	LB33–LB40	Local Bits 33–40
521	LB41–LB48	Local Bits 41–48
522	LB49–LB56	Local Bits 49–56
523	LB57–LB64	Local Bits 57–64
<b>Remote Bits (Continued)</b>		
524	RB57–RB64	Remote Bits 57–64
525	RB49–RB56	Remote Bits 49–56
526	RB41–RB48	Remote Bits 41–48
527	RB33–RB40	Remote Bits 33–40
<b>Local Bits Supervision (Continued)</b>		
528	LB_SP33–LB_SP40	Local Bits 33–40 supervision (SELOGIC control equation)
529	LB_SP41–LB_SP48	Local Bits 41–48 supervision (SELOGIC control equation)
530	LB_SP49–LB_SP56	Local Bits 49–56 supervision (SELOGIC control equation)
531	LB_SP57–LB_SP64	Local Bits 57–64 supervision (SELOGIC control equation)
532	LB_DP33–LB_DP40	Local Bits 33–40 status display (SELOGIC control equation)
533	LB_DP41–LB_DP48	Local Bits 41–48 status display (SELOGIC control equation)
534	LB_DP49–LB_DP56	Local Bits 49–56 status display (SELOGIC control equation)
535	LB_DP57–LB_DP64	Local Bits 57–64 status display (SELOGIC control equation)
<b>IEC 61850 Interlock</b>		
536	89ENO01	Disconnect 1 open control operation enabled
536	89ENC01	Disconnect 1 close control operation enabled
536	89ENO02	Disconnect 2 open control operation enabled
536	89ENC02	Disconnect 2 close control operation enabled
536	89ENO03	Disconnect 3 open control operation enabled
536	89ENC03	Disconnect 3 close control operation enabled
536	89ENO04	Disconnect 4 open control operation enabled
536	89ENC04	Disconnect 4 close control operation enabled
537	89ENO05	Disconnect 5 open control operation enabled
537	89ENC05	Disconnect 5 close control operation enabled

**Table 11.2 Row List of Relay Word Bits (Sheet 56 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
537	89ENO06	Disconnect 6 open control operation enabled
537	89ENC06	Disconnect 6 close control operation enabled
537	89ENO07	Disconnect 7 open control operation enabled
537	89ENC07	Disconnect 7 close control operation enabled
537	89ENO08	Disconnect 8 open control operation enabled
537	89ENC08	Disconnect 8 close control operation enabled
538	89ENO09	Disconnect 9 open control operation enabled
538	89ENC09	Disconnect 9 close control operation enabled
538	89ENO10	Disconnect 10 open control operation enabled
538	89ENC10	Disconnect 10 close control operation enabled
538	89ENO11	Disconnect 11 open control operation enabled
538	89ENC11	Disconnect 11 close control operation enabled
538	89ENO12	Disconnect 12 open control operation enabled
538	89ENC12	Disconnect 12 close control operation enabled
539	89ENO13	Disconnect 13 open control operation enabled
539	89ENC13	Disconnect 13 close control operation enabled
539	89ENO14	Disconnect 14 open control operation enabled
539	89ENC14	Disconnect 14 close control operation enabled
539	89ENO15	Disconnect 15 open control operation enabled
539	89ENC15	Disconnect 15 close control operation enabled
539	89ENO16	Disconnect 16 open control operation enabled
539	89ENC16	Disconnect 16 close control operation enabled
540	89ENO17	Disconnect 17 open control operation enabled
540	89ENC17	Disconnect 17 close control operation enabled
540	89ENO18	Disconnect 18 open control operation enabled
540	89ENC18	Disconnect 18 close control operation enabled
540	89ENO19	Disconnect 19 open control operation enabled
540	89ENC19	Disconnect 19 close control operation enabled
540	89ENO20	Disconnect 20 open control operation enabled
540	89ENC20	Disconnect 20 close control operation enabled
541	BKENC1	Circuit Breaker 1 close control operation enabled
541	BKENO1	Circuit Breaker 1 open control operation enabled
541	BKENC2	Circuit Breaker 2 close control operation enabled
541	BKENO2	Circuit Breaker 2 open control operation enabled
541	SCBK1BC	SELOGIC control for IEC 61850 close block equation for Circuit Breaker 1
541	SCBK1BO	SELOGIC control for IEC 61850 open block equation for Circuit Breaker 1
541	SCBK2BC	SELOGIC control for IEC 61850 close block equation for Circuit Breaker 2
541	SCBK2BO	SELOGIC control for IEC 61850 open block equation for Circuit Breaker 2
<b>Parallel Redundancy Protocol Supervision</b>		
544	PRPAGOK	PRP PORT 5A GOOSE status
544	PRPBGOK	PRP PORT 5B GOOSE status

**Table 11.2 Row List of Relay Word Bits (Sheet 57 of 57)**

<b>Row</b>	<b>Name</b>	<b>Description</b>
544	PRPCGOK	PRP PORT 5C GOOSE status
544	PRPDGOK	PRP PORT 5D GOOSE status
544	PRPASOK	PRP PORT 5A SV status
544	PRPBSOK	PRP PORT 5B SV status
<b>HIZ Elements</b>		
548	LOL_A	A-Phase loss of load
548	LOL_B	B-Phase loss of load
548	LOL_C	C-Phase loss of load
548	TUNSTLA	A-Phase tuning stalled
548	TUNSTLB	B-Phase tuning stalled
548	TUNSTLC	C-Phase tuning stalled
548	*	
548	*	
549	TUNRSTA	A-Phase tuning reset
549	TUNRSTB	B-Phase tuning reset
549	TUNRSTC	C-Phase tuning reset
549	*	
549	*	
549	*	
549	*	
549	*	

<sup>a</sup> These bits are sent as part of the IEEE C37.118 format synchrophasor data frame.

<sup>b</sup> These Relay Word bits are valid when an IRIG-B timekeeping source is connected that includes the IEEE C37.118 IRIG-B control bits in the data stream. Otherwise, these Relay Word bits are indeterminate. When the SEL-451 is not connected to an IRIG source, these Relay Word bits are deasserted, except for TQUAL8-TQUAL1, which are asserted.

<sup>c</sup> The time-error calculation logic runs once per cycle. Condition the LOADTE equation logic expression to assert for at least one cycle to ensure recognition. (Do not use a rising edge operator, R\_TRIG, in the LOADTE setting.)

**This page intentionally left blank**

---

---

## S E C T I O N   1 2

---

# Analog Quantities

This section contains tables of the analog quantities available within the SEL-451-6.

Use *Table 12.1* and *Table 12.2* as a reference for labels in this manual and as a resource for quantities you use in SELOGIC control equation relay settings.

*Table 12.1* lists the analog quantities alphabetically, and *Table 12.2* groups the analog quantities by function.

## Alphabetical List

---

**Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 1 of 11)**

Label	Description	Units
3DPF	Three-phase displacement power factor	N/A
3I2D	Negative-sequence demand current	A <sup>a</sup>
3I2PKD	Negative-sequence peak demand current	A <sup>a</sup>
3MWH3T	Three-phase total energy	MWh <sup>a</sup>
3MWHIN	Three-phase negative (import) energy	MWh <sup>a</sup>
3MWHOOUT	Three-phase positive (export) energy	MWh <sup>a</sup>
3P	Three-phase real power	MW <sup>a</sup>
3P_F	Three-phase fundamental real power	MW <sup>a</sup>
3PD	Three-phase demand real power	MW <sup>a</sup>
3PF	Three-phase power factor	N/A
3PLF	Instantaneous three-phase fundamental active power	W (secondary)
3PPKD	Three-phase peak demand real power	MW <sup>a</sup>
3PSHOT	Present value of three-pole shot counter	N/A
3Q_F	Three-phase fundamental reactive power	MVAR <sup>a</sup>
3QD	Three-phase demand reactive power	MVAR <sup>a</sup>
3QLF	Instantaneous three-phase fundamental reactive power	VAR (secondary)
3QPKD	Three-phase peak demand reactive power	MVAR <sup>a</sup>
3S_F	Three-phase fundamental apparent power	MVA <sup>a</sup>
3SLF	Instantaneous three-phase fundamental apparent power	VA (secondary)
3U	Three-phase apparent power	MVA <sup>a</sup>
3UD	Three-phase demand apparent power	MVA <sup>a</sup>
3UPKD	Three-phase peak demand apparent power	MVA <sup>a</sup>
3V0A	Zero-sequence 10-cycle average voltage angle	degrees
3V0FIA	Zero-sequence instantaneous voltage angle	degrees
3V0FIM	Zero-sequence instantaneous voltage magnitude	V
3V0M	Zero-sequence 10-cycle average voltage magnitude	kV <sup>a</sup>

**Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 2 of 11)**

<b>Label</b>	<b>Description</b>	<b>Units</b>
3V2A	Negative-sequence 10-cycle average voltage angle	degrees
3V2FIA	Negative-sequence instantaneous voltage angle	degrees
3V2FIM	Negative-sequence instantaneous voltage magnitude	V
3V2M	Negative-sequence 10-cycle average voltage magnitude	kV <sup>a</sup>
ACN01CV–ACN32CV	Automation counter current value	N/A
ACN01PV–ACN32PV	Automation counter preset value	N/A
ACT01DO–ACT32DO	Automation conditioning timer dropout time	seconds
ACT01PU–ACT32PU	Automation conditioning timer pickup time	seconds
ACTGRP	Active group setting	N/A
AMV001–AMV256	Automation SELOGIC control equation math variable	N/A
ANG1DIF	Synchronizing angle difference 1	degrees
ANG2DIF	Synchronizing angle difference 2	degrees
AST01ET–AST32ET	Automation sequencing timer elapsed time	seconds
AST01PT–AST32PT	Automation sequencing timer preset time	seconds
B1ATRIA, B1ATRIB, B1ATRIC	Circuit Breaker 1 accumulated trip current	A (secondary)
B1BCWPA, B1BCWPB, B1BCWPC	Circuit Breaker 1 contact wear	percent
B1EOTCA, B1EOTCB, B1EOTCC	Circuit Breaker 1 average electrical operating time (close)	ms
B1EOTTA, B1EOTTB, B1EOTTC	Circuit Breaker 1 average electrical operating time (trip)	ms
B1IAFA, B1IBFA, B1ICFA	Circuit Breaker 1 phase 10-cycle average fundamental current angle	degrees
B1IAFIM, B1IBFIM, B1ICFIM	Circuit Breaker 1 phase-filtered instantaneous current magnitude	A (secondary)
B1IAFM, B1IBFM, B1ICFM	Circuit Breaker 1 phase 10-cycle average fundamental current magnitude	A <sup>a</sup>
B1IARMS, B1IBRMS, B1ICRMS	Circuit Breaker 1 phase 10-cycle average rms current	A <sup>a</sup>
B1IGFIM	Circuit Breaker 1 zero-sequence instantaneous current magnitude	A (secondary)
B1LEOCA, B1LEOCB, B1LEOCC	Circuit Breaker 1 last electrical operating time (close)	ms
B1LEOTA, B1LEOTB, B1LEOTC	Circuit Breaker 1 last electrical operating time (trip)	ms
B1LMOCA, B1LMOCB, B1LMOCC	Circuit Breaker 1 last mechanical operating time (close)	ms
B1LMOTA, B1LMOTB, B1LMOTC	Circuit Breaker 1 last mechanical operating time (trip)	ms
B1LTRIA, B1LTRIB, B1TRIC	Circuit Breaker 1 last interrupted trip current	%
B1MOTCA, B1MOTCB, B1MOTCC	Circuit Breaker 1 average mechanical operating time (close)	ms
B1MOTTA, B1MOTTB, B1MOTTC	Circuit Breaker 1 average mechanical operating time (trip)	ms
B1OPCNA, B1OPCNB, B1OPCNC	Circuit Breaker 1 number of operations (trip)	N/A

**Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 3 of 11)**

<b>Label</b>	<b>Description</b>	<b>Units</b>
B2ATRIA, B2ATRIB, B2ATRIC	Circuit Breaker 2 accumulated trip current	A (secondary)
B2BCWPA, B2BCWPB, B2BCWPC	Circuit Breaker 2 contact wear	%
B2EOTCA, B2EOTCB, B2EOTCC	Circuit Breaker 2 average electrical operating time (close)	ms
B2EOTTA, B2EOTTB, B2EOTTC	Circuit Breaker 2 average electrical operating time (trip)	ms
B2IAFA, B2IBFA, B2ICFA	Circuit Breaker 2 phase 10-cycle average fundamental current angle	degrees
B2IAFIM, B2IBFIM, B2ICFIM	Circuit Breaker 2 phase-filtered instantaneous current magnitude	A (secondary)
B2IAFM, B2IBFM, B2ICFM	Circuit Breaker 2 phase 10-cycle average fundamental current magnitude	A <sup>a</sup>
B2IARMS, B2IBRMS, B2ICRMS	Circuit Breaker 2 phase 10-cycle average rms current	A <sup>a</sup>
B2IGFIM	Circuit Breaker 2 zero-sequence instantaneous current magnitude	A (secondary)
B2LEOCA, B2LEOCB, B2LEOCC	Circuit Breaker 2 last electrical operating time (close)	ms
B2LEOTA, B2LEOTB, B2LEOTC	Circuit Breaker 2 last electrical operating time (trip)	ms
B2LMOCA, B2MOCB, B2LMOCC	Circuit Breaker 2 last mechanical operating time (close)	ms
B2LMOTA, B2MOTB, B2LMOTC	Circuit Breaker 2 last mechanical operating time (trip)	ms
B2LTRIA, B2LTRIB, B2TRIC	Circuit Breaker 2 last interrupted trip current	%
B2MOTCA, B2MOTCB, B2MOTCC	Circuit Breaker 2 average mechanical operating time (close)	ms
B2MOTTA, B2MOTTB, B2MOTTC	Circuit Breaker 2 average mechanical operating time (trip)	ms
B2OPCNA, B2OPCNB, B2OPCNC	Circuit Breaker 2 number of operations (trip)	N/A
BNCDSJI	BNC port 100PPS data stream jitter	μs
BNCOTJF	Fast converging BNC port ON TIME marker jitter, coarse accuracy	μs
BNCOTJS	Slow converging BNC port ON TIME marker jitter, fine accuracy	μs
BNCTBTW	Time between BNC 100PPS pulses	μs
CTRW	CTRW setting from active group	N/A
CTRX	CTRX setting from active group	N/A
CUR_SRC	Current high-priority time source	N/A
DC1, DC2	Filtered dc monitor voltage	V
DC1MAX, DC2MAX	Maximum dc voltage	V
DC1MIN, DC2MIN	Minimum dc voltage	V
DC1NE, DC2NE	Average negative-to-ground dc voltage	V
DC1PO, DC2PO	Average positive-to-ground dc voltage	V
DC1RI, DC2RI	AC ripple of dc voltage	V
DDOM	UTC date, day of the month (1–31)	day

**Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 4 of 11)**

<b>Label</b>	<b>Description</b>	<b>Units</b>
DDOW	UTC date, day of the week <sup>b</sup>	N/A
DDOY	UTC date, day of the year (1–365)	day
DFDTP	Rate-of-change of frequency	Hz/s
DFDTPM	Rate-of-change of frequency for synchrophasor data, $df/dt^c$	Hz/s
DFDTPMD	Rate-of-change of frequency for synchrophasor data, delayed for RTC alignment	Hz/s
DLDOM	Local date, day of the month (1–31)	day
DLDOW	Local date, day of the week <sup>b</sup>	N/A
DLDOY	Local date, day of the year (1–366)	day
DLMON	Local date, month (1–12)	month
DLYEAR	Local date, year (2000–2200)	year
DMON	UTC date, month (1–12)	month
DPFA, DPFB, DPFC	Phase displacement power factor	N/A
DYEAR	UTC date, Year (2000–2200)	year
FLOC	Fault location <sup>d</sup>	per unit
FOSPM	Fraction-of-second of the synchrophasor data	seconds
FOSPMD	Fraction-of-second of the synchrophasor data packet, delayed for RTC alignment	seconds
FREQ	Measured system frequency <sup>c</sup>	Hz
FREQP	Frequency for over- and underfrequency elements	Hz
FREQPM	Frequency for synchrophasor data	Hz
FREQPMD	Frequency for synchrophasor data, delayed for RTC alignment	Hz
I1SPMA	Synchrophasor positive-sequence current angle ( $I_W + I_X$ terminals)	degrees
I1SPMAD	Positive-sequence synchrophasor current angle, Terminal W+X, delayed for RTC alignment	degrees
I1SPMI	Synchrophasor positive-sequence current, imaginary component ( $I_W + I_X$ terminals)	A <sup>a</sup>
I1SPMID	Positive-sequence synchrophasor current imaginary component, Terminal W+X, delayed for RTC alignment	A <sup>a</sup>
I1SPMM	Synchrophasor positive-sequence current magnitude ( $I_W + I_X$ terminals)	A <sup>a</sup>
I1SPMMD	Positive-sequence synchrophasor current magnitude, Terminal W+X, delayed for RTC alignment	A <sup>a</sup>
I1SPMR	Synchrophasor positive-sequence current, real component ( $I_W + I_X$ terminals)	A <sup>a</sup>
I1SPMRD	Positive-sequence synchrophasor current real component, Terminal W+X, delayed for RTC alignment	A <sup>a</sup>
I1WPMA	Synchrophasor positive-sequence current angle ( $I_W$ terminals)	degrees
I1WPMAD	Positive-sequence synchrophasor current angle, Terminal W, delayed for RTC alignment	degrees
I1WPMI	Synchrophasor positive-sequence current, imaginary component ( $I_W$ terminals)	A <sup>a</sup>
I1WPMID	Positive-sequence synchrophasor current imaginary component, Terminal W, delayed for RTC alignment	A <sup>a</sup>
I1WPMM	Synchrophasor positive-sequence current magnitude ( $I_W$ terminals)	A <sup>a</sup>
I1WPMMD	Positive-sequence synchrophasor current magnitude, Terminal W, delayed for RTC alignment	A <sup>a</sup>
I1WPMR	Synchrophasor positive-sequence current, real component ( $I_W$ terminals)	A <sup>a</sup>
I1WPMRD	Positive-sequence synchrophasor current real component, Terminal W, delayed for RTC alignment	A <sup>a</sup>

**Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 5 of 11)**

<b>Label</b>	<b>Description</b>	<b>Units</b>
I1XPMA	Synchrophasor positive-sequence current angle (I_X terminals)	degrees
I1XPMAD	Positive-sequence synchrophasor current angle, Terminal X, delayed for RTC alignment	degrees
I1XPMI	Synchrophasor positive-sequence current, imaginary component (I_X terminals)	A <sup>a</sup>
I1XPMID	Positive-sequence synchrophasor current imaginary component, Terminal X, delayed for RTC alignment	A <sup>a</sup>
I1XPMM	Synchrophasor positive-sequence current magnitude (I_X terminals)	A <sup>a</sup>
I1XPMMD	Positive-sequence synchrophasor current magnitude, Terminal X, delayed for RTC alignment	A <sup>a</sup>
I1XPMR	Synchrophasor positive-sequence current, real component (I_X terminals)	A <sup>a</sup>
I1XPMRD	Positive-sequence synchrophasor current real component, Terminal X, delayed for RTC alignment	A <sup>a</sup>
I850MOD	IEC 61850 Test Mode status	N/A
IAD, IBD, ICD	Phase demand current	A <sup>a</sup>
IALRMS, IBLRMS, ICLRMS	Instantaneous rms phase current magnitude	A (secondary)
IAM2, IBM2, ICM2	Second-harmonic current magnitude	A (secondary)
IAM4, IBM4, ICM4	Fourth-harmonic current magnitude	A (secondary)
IAM5, IBM5, ICM5	Fifth-harmonic current magnitude	A (secondary)
IAPKD, IBPKD, ICPKD	Phase peak demand current	A <sup>a</sup>
IASPMA, IBSPMA, ICSPMA	Synchrophasor current angle (I_W + I_X terminals)	degrees
IASPMAD, IBSPMAD, ICSPMAD	Synchrophasor current angle, Terminal W+X, delayed for RTC alignment	degrees
IASPMI, IBSPMI, ICSPMI	Synchrophasor current, imaginary component (I_W + I_X terminals)	A <sup>a</sup>
IASPMID, IBSPMID, ICSPMID	Synchrophasor current imaginary component, Terminal W+X, delayed for RTC alignment	A <sup>a</sup>
IASPMM, IBSPMM, ICSPMM	Synchrophasor current magnitude (I_W + I_X terminals)	A <sup>a</sup>
IASPMMD, IBSPMMD, ICSPMMD	Synchrophasor current magnitude, Terminal W+X, delayed for RTC alignment	A <sup>a</sup>
IASPMR, IBSPMR, ICSPMR	Synchrophasor current, real component (I_W + I_X terminals)	A <sup>a</sup>
IASPMRD, IBSPMRD, ICSPMRD	Synchrophasor current real component, Terminal W+X, delayed for RTC alignment	A <sup>a</sup>
IAWA, IBWA, ICWA <sup>e</sup>	Terminal W phase-filtered instantaneous current angle (see table note before using these quantities)	degrees
IAWM, IBWM, ICWM <sup>e</sup>	Terminal W phase-filtered instantaneous current magnitude	A (secondary)
IAWPMA, IBWPMA, ICWPMA	Synchrophasor current angle (I_W terminals)	degrees
IAWPMAD, IBWPMAD, ICWPAD	Synchrophasor current angle, Terminal W, delayed for RTC alignment	degrees
IAWPMI, IBWPMI, ICWPMI	Synchrophasor current, imaginary component (I_W terminals)	A <sup>a</sup>
IAWPMID, IBWPMID, ICWPMD	Synchrophasor current imaginary component, Terminal W, delayed for RTC alignment	A <sup>a</sup>
IAWPMM, IBWPMM, ICWPMM	Synchrophasor current magnitude (I_W terminals)	A <sup>a</sup>

**Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 6 of 11)**

<b>Label</b>	<b>Description</b>	<b>Units</b>
IAWPMM, IBWPMM, ICWPMM	Synchrophasor current magnitude, Terminal W, delayed for RTC alignment	A <sup>a</sup>
IAWPMR, IBWPMR, ICWPMR	Synchrophasor current, real component (I_W terminals)	A <sup>a</sup>
IAWPMRD, IBWPMRD, ICWPMRD	Synchrophasor current real component, Terminal W, delayed for RTC alignment	A <sup>a</sup>
IAXA, IBXA, ICXA <sup>e</sup>	Terminal X phase-filtered instantaneous current angle (see table note before using these quantities)	degrees
IAXM, IBXM, ICXM <sup>e</sup>	Terminal X phase-filtered instantaneous current magnitude	A (secondary)
IAXPMA, IBXPMA, ICXPMA	Synchrophasor current angle (I_X terminals)	degrees
IAXPMAD, IBXPMAD, ICXPMAD	Synchrophasor current angle, Terminal X, delayed for RTC alignment	degrees
IAXPMI, IBXPMI, ICXPMI	Synchrophasor current, imaginary component (I_X terminals)	A <sup>a</sup>
IAXPMID, IBXPMID, ICXPMID	Synchrophasor current imaginary component, Terminal X, delayed for RTC alignment	A <sup>a</sup>
IAXPMM, IBXPMM, ICX-PMM	Synchrophasor current magnitude (I_X terminals)	A <sup>a</sup>
IAXPMMD, IBXPMMD, ICXPMMD	Synchrophasor current magnitude, Terminal X, delayed for RTC alignment	A <sup>a</sup>
IAXPMR, IBXPMR, ICXPMR	Synchrophasor current, real component (I_X terminals)	A <sup>a</sup>
IAXPMRD, IBXPMRD, ICXPMRD	Synchrophasor current real component, Terminal X, delayed for RTC alignment	A <sup>a</sup>
IGD	Zero-sequence demand current	A <sup>a</sup>
IGPKD	Zero-sequence peak demand current	A <sup>a</sup>
IMAXLR	Instantaneous rms maximum phase current magnitude	A (secondary)
IN201A-IN208A <sup>f</sup>	Digital input values available as floating-point quantities between 0.0 and 255.0. Multiply value by 1.279 to obtain volts.	A/D counts
IN201V-IN208V <sup>f</sup>	Digital input values in volts	V
IN301A-IN308A <sup>f</sup>	Digital input values available as floating-point quantities between 0.0 and 255.0. Multiply value by 1.279 to obtain volts.	A/D counts
IN301V-308V <sup>f</sup>	Digital input values in volts	V
IPFIM	Filtered instantaneous polarizing current magnitude	A (secondary)
ISMA, ISMB, ISMC	Odd-harmonic content, Phase <i>p</i>	A (secondary)
L3I2A	Negative-sequence 10-cycle average current angle	degrees
L3I2M	Negative-sequence 10-cycle average current magnitude	A <sup>a</sup>
LIIA	Positive-sequence 10-cycle average current angle	degrees
LIIFIA	Positive-sequence instantaneous current angle	degrees
LIIFIM	Positive-sequence instantaneous current magnitude	A (secondary)
LIIM	Positive-sequence 10-cycle average current magnitude	A <sup>a</sup>
L3I2FIA	Negative-sequence instantaneous current angle	degrees
L3I2FIM	Negative-sequence instantaneous current magnitude	A (secondary)
LIAFA, LIBFA, LICFA	Phase 10-cycle average fundamental current angle	degrees
LIAFIA, LIBFIA, LICFIA	Phase-filtered instantaneous current angle	degrees

**Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 7 of 11)**

<b>Label</b>	<b>Description</b>	<b>Units</b>
LIAFIM, LIBFIM, LICFIM	Phase-filtered instantaneous current magnitude	A (secondary)
LIAFM, LIBFM, LICFM	Phase 10-cycle average fundamental current magnitude	A <sup>a</sup>
LIARMS, LIBRMS, LICRMS	Phase 10-cycle average rms current	A <sup>a</sup>
LIGA	Zero-sequence 10-cycle average current angle	degrees
LIGFIA	Zero-sequence instantaneous current angle	degrees
LIGFIM	Zero-sequence instantaneous current magnitude	A (secondary)
LIGM	Zero-sequence 10-cycle average current magnitude	A <sup>a</sup>
MB1A-MB7A	MIRRORED BITS communications A Channel received analog values	N/A
MB1B-MB7B	MIRRORED BITS communications B Channel received analog values	N/A
MWHAIN, MWHBIN, MWHCIN	Phase negative (import) energy	MWh <sup>a</sup>
MWHAOUT, MWHBOUT, MWHCOUT	Phase positive (export) energy	MWh <sup>a</sup>
MWHAT, MWHBT, MWHCT	Phase total energy	MWh <sup>a</sup>
NEW_SRC	Selected high-priority time source	N/A
NVS1M	Normalized synchronizing Voltage Breaker 1	V
NVS2M	Normalized synchronizing Voltage Breaker 2	V
PA, PB, PC	Phase real power	MW <sup>a</sup>
PA_F, PB_F, PC_F	Phase fundamental real power	MW <sup>a</sup>
PAD, PBD, PCD	Phase demand real power	MW <sup>a</sup>
PALF, PBLF, PCLF	Instantaneous phase fundamental active power	W (secondary)
PAPKD, PBPKD, PCPKD	Phase peak demand real power	MW <sup>a</sup>
PCN01CV-PCN32CV	Protection counter current value	N/A
PCN01PV-PCN32PV	Protection counter preset value	N/A
PCT01DO-PCT32DO	Protection conditioning timer dropout time	cycles
PCT01PU-PCT32PU	Protection conditioning timer pickup time	cycles
PFA, PFB, PFC	Phase power factor	N/A
PMV01-PMV64	Protection SELOGIC control equation math variable	N/A
PST01ET-PST32ET	Protection sequencing timer elapsed time	cycles
PST01PT-PST32PT	Protection sequencing timer preset time	cycles
PTPDSJI	PTP 100PPS data stream jitter	μs
PTPMCC	PTP master clock class enumerated value	N/A
PTPOFST	Raw clock offset between PTP master and relay time	ns
PTPOTJF	Fast converging PTP ON TIME marker jitter, coarse accuracy	μs
PTPOTJS	Slow converging PTP ON TIME marker jitter, fine accuracy	μs
PTPPORT	Active PTP port number	N/A
PTPSTEN	PTP Port State enumerated value	N/A
PTPTBTW	Time between PTP 100PPS pulses	μs
PTRY	PTRY setting from active group, divided by 1000	N/A
PTRZ	PTRZ setting from active group, divided by 1000	N/A

**Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 8 of 11)**

<b>Label</b>	<b>Description</b>	<b>Units</b>
QA_F, QB_F, QC_F	Phase fundamental reactive power	MVAR <sup>a</sup>
QAD, QBD, QCD	Phase demand reactive power	MVAR <sup>a</sup>
QALF, QBLF, QCLF	Instantaneous phase fundamental reactive power	VAR (secondary)
QAPKD, QBPKD, QCPKD	Phase peak demand reactive power	MVAR <sup>a</sup>
RA001–RA256	Remote analog inputs received from IEC 61850 GOOSE messages	N/A
RAO01–RAO64	Remote analog outputs	N/A
RLYTEMP	Relay internal temperature	°C
RTCAA01–RTCAA08	Channel A remote analogs (units depend on remote synchrophasor contents)	N/A
RTCAP01–RTCAP32	Channel A remote synchrophasor phasors (units depend on remote synchrophasor contents)	N/A
RTCBA01–RTCBA08	Channel B remote analogs (units depend on remote synchrophasor contents)	N/A
RTCBP01–RTCBP32	Channel B remote synchrophasor phasors (units depend on remote synchrophasor contents)	N/A
RTCDF_A	Channel A remote frequency rate-of-change	Hz/s
RTCDF_B	Channel B remote frequency rate-of-change	Hz/s
RTCFA	Channel A remote frequency	Hz
RTCFB	Channel B remote frequency	Hz
RTD01–RTD12	Instantaneous temperatures from the SEL-2600	°C
SA_F, SB_F, SC_F	Phase fundamental apparent power	MVA <sup>a</sup>
SALF, SBLF, SCLF	Instantaneous phase fundamental apparent power	VA (secondary)
SDIA, SDIB, SDIC	Sum of difference current, Phase [p]	A (secondary)
SERDSJI	Serial port 100PPS data stream jitter	μs
SEROTJF	Fast converging serial port ON TIME marker jitter, coarse accuracy	μs
SEROTJS	Slow converging serial port ON TIME marker jitter, fine accuracy	μs
SERTBTW	Time between serial 100PPS pulses	μs
SHOT3_1	Total number of first-shot three-pole reclosures	N/A
SHOT3_2	Total number of second-shot three-pole reclosures	N/A
SHOT3_3	Total number of third-shot three-pole reclosures	N/A
SHOT3_4	Total number of fourth-shot three-pole reclosures	N/A
SHOT3_T	Total number of three-pole reclosures	N/A
SLIP1	Synchronism-check Element 1 slip frequency	Hz
SLIP2	Synchronism-check Element 2 slip frequency	Hz
SMPSYNC	Locally derived SmpSync value	N/A
SODPM	Second-of-day of the synchrophasor data	seconds
SODPMD	Second-of-day of the synchrophasor data packet, delayed for RTC alignment	seconds
SQUAL	Synchronization accuracy of the selected high-priority time source	ms
SV01SNC–SV07SNC	Incoming SmpSync value per subscribed SV stream	N/A
SVND01–SVND07	Network delay for the subscribed SV stream	ms
TE	Time error	seconds
TECORR	Time-error correction factor	seconds
THR	UTC time, hour (0–23)	hr
TLHR	Local time, hour (0–23)	hr
TLMIN	Local time, minute (0–59)	min

**Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 9 of 11)**

<b>Label</b>	<b>Description</b>	<b>Units</b>
TLMSEC	Local time, milliseconds (0–999)	ms
TLNSEC	Local time, nanoseconds (0–999999)	ns
TLODMS	Local time of day in milliseconds (0–86400000). (Because analog quantities only have 7 digits of precision, this value will not have millisecond resolution through the day.)	ms
TLSEC	Local time, seconds (0–59)	seconds
TMIN	UTC time, minute (0–59)	minutes
TMSEC	UTC time, milliseconds (0–999)	ms
TNSEC	UTC time, nanoseconds (0–999999)	ns
TODMS	UTC time of day in milliseconds (0–86399999). (Because analog quantities only have 7 digits of precision, this value will not have millisecond resolution throughout the day.)	ms
TQUAL	Worst-case clock time error of the selected high-priority time source	seconds
TSEC	UTC time, seconds (0–59)	seconds
TUTC	Offset from local time to UTC time	hr
UA, UB, UC	Phase apparent power	MVA <sup>a</sup>
UAD, UBD, UCD	Phase demand apparent power	MVA <sup>a</sup>
UAPKD, UBPKD, UCPKD	Phase peak demand apparent power	MVA <sup>a</sup>
V1A	Positive-sequence 10-cycle average voltage angle	degrees
V1FIA	Positive-sequence instantaneous voltage angle	degrees
V1FIM	Positive-sequence instantaneous voltage magnitude	V (secondary)
V1M	Positive-sequence 10-cycle average voltage magnitude	kV <sup>a</sup>
V1REF	Positive-sequence VSSI Reference Voltage	V (secondary)
V1YPMA	Synchrophasor positive-sequence voltage, Terminal Y, angle	degrees
V1YPMAD	Positive-sequence synchrophasor voltage angle, Terminal Y, delay for RTC alignment	degrees
V1YPMI	Synchrophasor positive-sequence voltage, Terminal Y, imaginary component	kV <sup>a</sup>
V1YPMID	Positive-sequence synchrophasor voltage imaginary component, Terminal Y, delay for RTC alignment	kV <sup>a</sup>
V1YPMM	Synchrophasor positive-sequence voltage, Terminal Y, magnitude	kV <sup>a</sup>
V1YPMMD	Positive-sequence synchrophasor voltage magnitude, Terminal Y, delay for RTC alignment	kV <sup>a</sup>
V1YPMR	Synchrophasor positive-sequence voltage, Terminal Y, real component	kV <sup>a</sup>
V1YPMRD	Positive-sequence synchrophasor voltage real component, Terminal Y, delay for RTC alignment	kV <sup>a</sup>
V1ZPMA	Synchrophasor positive-sequence voltage, Terminal Z, angle	degrees
V1ZPMI	Synchrophasor positive-sequence voltage, Terminal Z, imaginary component	kV <sup>a</sup>
V1ZPMM	Synchrophasor positive-sequence voltage, Terminal Z, magnitude	kV <sup>a</sup>
V1ZPMR	Synchrophasor positive-sequence voltage, Terminal Z, real component	kV <sup>a</sup>
V1ZPMMD	Positive-sequence synchrophasor voltage magnitude, Terminal Z, delay for RTC alignment	kV <sup>a</sup>
V1ZPMAD	Positive-sequence synchrophasor voltage angle, Terminal Z, delay for RTC alignment	degrees
V1ZPMRD	Positive-sequence synchrophasor voltage real component, Terminal Z, delay for RTC alignment	kV <sup>a</sup>
V1ZPMID	Positive-sequence synchrophasor voltage imaginary component, Terminal Z, delay for RTC alignment	kV <sup>a</sup>
VABFA, VBCFA, VCAFA	Phase-to-phase 10-cycle average fundamental voltage angle	degrees

**Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 10 of 11)**

<b>Label</b>	<b>Description</b>	<b>Units</b>
VABFM, VBCFM, VCAFM	Phase-to-phase 10-cycle average fundamental voltage magnitude	kV <sup>a</sup>
VABRMS, VBCRMS, VCARMS	Phase-to-phase 10-cycle average rms voltage	kV <sup>a</sup>
VABYA, VBCYA, VCAYA <sup>e</sup>	Terminal Y phase-to-phase filtered instantaneous voltage angle (see table note before using these quantities)	degrees
VABYM, VBCYM, VCAYM <sup>e</sup>	Terminal Y phase-to-phase filtered instantaneous voltage magnitude	V (secondary)
VABZA, VBCZA, VCAZA <sup>e</sup>	Terminal Z phase-to-phase filtered instantaneous voltage angle (see table note before using these quantities)	degrees
VABZM, VBCZM, VCAZM <sup>e</sup>	Terminal Z phase-to-phase filtered instantaneous voltage magnitude	V (secondary)
VAFA, VBFA, VCFA	Phase 10-cycle average fundamental voltage angle	degrees
VAFIA, VBFIA, VCFIA	Phase-filtered instantaneous voltage angle	degrees
VAFIM, VBFIM, VCFIM	Phase-filtered instantaneous voltage magnitude	V (secondary)
VAFM, VBFM, VCFM	Phase 10-cycle average fundamental voltage magnitude	kV <sup>a</sup>
VARMS, VBRMS, VCRMS	Phase 10-cycle average rms voltage	kV <sup>a</sup>
VAYA, VBYA, VCYA <sup>e</sup>	Terminal Y phase-filtered instantaneous voltage angle (see table note before using these quantities)	degrees
VAYM, VBYM, VCYM <sup>e</sup>	Terminal Y phase-filtered instantaneous voltage magnitude	V (secondary)
VAYPMA, VBYPMA, VCYPMA	Synchrophasor voltage, Terminal Y, angle	degrees
VAYPMAD, VBYPMAD, VCYPMAD	Synchrophasor voltage angle, Terminal Y, delayed for RTC alignment	degrees
VAYPMI, VBYPMI, VCYPMI	Synchrophasor voltage, Terminal Y, imaginary component	kV <sup>a</sup>
VAYPMID, VBYPMID, VCYPMID	Synchrophasor voltage imaginary component, Terminal Y, delayed for RTC alignment	kV <sup>a</sup>
VAYPMM, VBYPMM, VCYPMM	Synchrophasor voltage, Terminal Y, magnitude	kV <sup>a</sup>
VAYPMMD, VBYPMMD, VCYPMMD	Synchrophasor voltage magnitude, Terminal Y, delayed for RTC alignment	kV <sup>a</sup>
VAYPMR, VBYPMR, VCYPMR	Synchrophasor voltage, Terminal Y, real component	kV <sup>a</sup>
VAYPMRD, VBYPMRD, VCYPMRD	Synchrophasor voltage real component, Terminal Y, delayed for RTC alignment	kV <sup>a</sup>
VAZA, VBZA, VCZA <sup>e</sup>	Terminal Z phase-filtered instantaneous voltage angle (see table note before using these quantities)	degrees
VAZM, VBZM, VCZM <sup>e</sup>	Terminal Z phase-filtered instantaneous voltage magnitude	V (secondary)
VAZPMA, VBZPMA, VCZPMA	Synchrophasor voltage, Terminal Z, angle	degrees
VAZPMAD, VBZPMAD, VCZPMAD	Synchrophasor voltage angle, Terminal Z, delayed for RTC alignment	degrees
VAZPMI, VBZPMI, VCZPMI	Synchrophasor voltage, Terminal Z, imaginary component	kV <sup>a</sup>
VAZPMID, VBZPMID, VCZPMID	Synchrophasor voltage imaginary component, Terminal Z, delayed for RTC alignment	kV <sup>a</sup>

**Table 12.1 Analog Quantities Sorted Alphabetically (Sheet 11 of 11)**

<b>Label</b>	<b>Description</b>	<b>Units</b>
VAZPMM, VBZPMM, VCZPMM	Synchrophasor voltage, Terminal Z, magnitude	kV <sup>a</sup>
VAZPMMD, VBZPMMD, VCZPMMD	Synchrophasor voltage magnitude, Terminal Z, delayed for RTC alignment	kV <sup>a</sup>
VAZPMR, VBZPMR, VCZPMR	Synchrophasor voltage, Terminal Z, real component	kV <sup>a</sup>
VAZPMRD, VBZPMRD, VCZPMRD	Synchrophasor voltage real component, Terminal Z, delayed for RTC alignment	kV <sup>a</sup>
VNMAXF	Instantaneous filtered maximum phase-to-neutral voltage magnitude	V (secondary)
VNMINF	Instantaneous filtered minimum phase-to-neutral voltage magnitude	V (secondary)
VP1M	Synchronism-check polarizing voltage magnitude, Breaker 1	V (secondary)
VP2M	Synchronism-check polarizing voltage magnitude, Breaker 2	V (secondary)
VPM	Synchronism-check polarizing voltage magnitude	V (secondary)
VPMAXF	Instantaneous filtered maximum phase-to-phase voltage magnitude	V (secondary)
VPMINF	Instantaneous filtered minimum phase-to-phase voltage magnitude	V (secondary)
VSSVB	Positive-sequence VSSI base	kV <sup>a</sup>
Z1FA	Positive-sequence instantaneous impedance angle	degrees
Z1FM	Positive-sequence instantaneous impedance magnitude	Ω

<sup>a</sup> Primary value of measurement.<sup>b</sup> Encoded value: 1 = Sun, 2 = Mon, 3 = Tue, 4 = Wed, 5 = Thur, 6 = Fri, 7 = Sat.<sup>c</sup> Measured value if the relay can track frequency; otherwise, FREQ = nominal frequency setting NFREQ, and DFDT is undefined. (DFDT operates only when Global setting EPMU := Y.)<sup>d</sup> See Fault Location on page 5.29 for more information on this value.<sup>e</sup> These terminal-specific magnitude and angle quantities are calculated separately from all other analog quantities. These angle values are non-stationary and should not be used in SELogic Math expressions with any other (stationary) angle quantities.

Angle accuracy: phase-to-ground ±3°; phase-to-phase ±6°.

<sup>f</sup> Copy of last value set by TEC command or DNP3.

## Function List

**Table 12.2 Analog Quantities Sorted by Function (Sheet 1 of 12)**

<b>Label</b>	<b>Description</b>	<b>Units</b>
<b>Current</b>		
IALRMS, IBLRMS, ICLRMS	Instantaneous rms phase current magnitude	A
IAM2, IBM2, ICM2	Second-harmonic current magnitude	A (secondary)
IAM4, IBM4, ICM4	Fourth-harmonic current magnitude	A (secondary)
IAM5, IBM5, ICM5	Fifth-harmonic current magnitude	A (secondary)
IAWM, IBWM, ICWM	Terminal W phase-filtered instantaneous current magnitude	A (secondary)
IAWA, IBWA, ICWA	Terminal W phase-filtered instantaneous current angle (see table note before using these quantities)	degrees
IAXM, IBXM, ICXM	Terminal X phase-filtered instantaneous current magnitude	A (secondary)
IAXA, IBXA, ICXA	Terminal X phase-filtered instantaneous current angle (see table note before using these quantities)	degrees
IMAXLR	Instantaneous rms maximum phase current magnitude	A

**Table 12.2 Analog Quantities Sorted by Function (Sheet 2 of 12)**

<b>Label</b>	<b>Description</b>	<b>Units</b>
LIAFIM, LIBFIM, LICFIM	Phase-filtered instantaneous current magnitude	A (secondary)
LIAFIA, LIBFIA, LICFIA	Phase-filtered instantaneous current angle	degrees
IPPFIM	Filtered instantaneous polarizing current magnitude	A (secondary)
LIAFM, LIBFM, LICFM	Phase 10-cycle average fundamental current magnitude	A <sup>a</sup>
LIAFA, LIBFA, LICFA	Phase 10-cycle average fundamental current angle	degrees
LIARMS, LIBRMS, LICRMS	Phase 10-cycle average rms current	A <sup>a</sup>
LIIFIM	Positive-sequence instantaneous current magnitude	A (secondary)
LIIFIA	Positive-sequence instantaneous current angle	degrees
LIIM	Positive-sequence 10-cycle average current magnitude	A <sup>a</sup>
LIIA	Positive-sequence 10-cycle average current angle	degrees
L3I2FIM	Negative-sequence instantaneous current magnitude	A (secondary)
L3I2FIA	Negative-sequence instantaneous current angle	degrees
L3I2M	Negative-sequence 10-cycle average current magnitude	A <sup>a</sup>
L3I2A	Negative-sequence 10-cycle average current angle	degrees
LIGFIM	Zero-sequence instantaneous current magnitude	A (secondary)
LIGFIA	Zero-sequence instantaneous current angle	degrees
LIGM	Zero-sequence 10-cycle average current magnitude	A <sup>a</sup>
LIGA	Zero-sequence 10-cycle average current angle	degrees
B1IAFIM, B1IBFIM, B1ICFIM	Circuit Breaker 1 phase-filtered instantaneous current magnitude	A (secondary)
B2IAFIM, B2IBFIM, B2ICFIM	Circuit Breaker 2 phase-filtered instantaneous current magnitude	A (secondary)
B1IAFM, B1IBFM, B1ICFM	Circuit Breaker 1 phase 10-cycle average fundamental current magnitude	A <sup>a</sup>
B2IAFM, B2IBFM, B2ICFM	Circuit Breaker 2 phase 10-cycle average fundamental current magnitude	A <sup>a</sup>
B1IAFA, B1IBFA, B1ICFA	Circuit Breaker 1 phase 10-cycle average fundamental current angle	degrees
B2IAFA, B2IBFA, B2ICFA	Circuit Breaker 2 phase 10-cycle average fundamental current angle	degrees
B1IARMS, B1IBRMS, B1ICRMS	Circuit Breaker 1 phase 10-cycle average rms current	A <sup>a</sup>
B2IARMS, B2IBRMS, B2ICRMS	Circuit Breaker 2 phase 10-cycle average rms current	A <sup>a</sup>
B1IGFIM	Circuit Breaker 1 zero-sequence instantaneous current magnitude	A (secondary)
B2IGFIM	Circuit Breaker 2 zero-sequence instantaneous current magnitude	A (secondary)
<b>Voltage</b>		
VAYM, VBYM, VCYM	Terminal Y phase-filtered instantaneous voltage magnitude	V (secondary)
VAYA, VBYA, VCYA	Terminal Y phase-filtered instantaneous voltage angle (see table note before using these quantities)	degrees
VAZM, VBZM, VCZM	Terminal Z phase-filtered instantaneous voltage magnitude	V (secondary)
VAZA, VBYA, VCYA	Terminal Z phase-filtered instantaneous voltage angle (see table note before using these quantities)	degrees
VAFIM, VBFIM, VCFIM	Phase-filtered instantaneous voltage magnitude	V (secondary)
VAFIA, VBFIA, VCFIA	Phase-filtered instantaneous voltage angle	degrees
VAFM, VBFM, VCFM	Phase 10-cycle average fundamental voltage magnitude	kV <sup>a</sup>

**Table 12.2 Analog Quantities Sorted by Function (Sheet 3 of 12)**

<b>Label</b>	<b>Description</b>	<b>Units</b>
VAFA, VBFA, VCFA	Phase 10-cycle average fundamental voltage angle	degrees
VARMS, VBRMS, VCRMS	Phase 10-cycle average rms voltage	kV <sup>a</sup>
VABFM, VBCFM, VCAFM	Phase-to-phase 10-cycle average fundamental voltage magnitude	kV <sup>a</sup>
VABFA, VBCFA, VCAFA	Phase-to-phase 10-cycle average fundamental voltage angle	degrees
VABRMS, VBCRMS, VCARMS	Phase-to-phase 10-cycle average rms voltage	kV <sup>a</sup>
VABYM, VBCYM, VCAYM	Terminal Y phase-to-phase filtered instantaneous voltage magnitude	V (secondary)
VABYA, VBCYA, VCAYA	Terminal Y phase-to-phase filtered instantaneous voltage angle (see table note before using these quantities)	degrees
VABZM, VBCZM, VCAZM	Terminal Z phase-to-phase filtered instantaneous voltage magnitude	V (secondary)
VABZA, VBCZA, VCAZA	Terminal Z phase-to-phase filtered instantaneous voltage angle (see table note before using these quantities)	degrees
VNMAXF	Instantaneous filtered maximum phase-to-neutral voltage magnitude	V (secondary)
VNMINF	Instantaneous filtered minimum phase-to-neutral voltage magnitude	V (secondary)
VPMAXF	Instantaneous filtered maximum phase-to-phase voltage magnitude	V (secondary)
VPMINF	Instantaneous filtered minimum phase-to-phase voltage magnitude	V (secondary)
V1FIM	Positive-sequence instantaneous voltage magnitude	V (secondary)
V1FIA	Positive-sequence instantaneous voltage angle	degrees
V1M	Positive-sequence 10-cycle average voltage magnitude	kV <sup>a</sup>
V1A	Positive-sequence 10-cycle average voltage angle	degrees
3V2FIM	Negative-sequence instantaneous voltage magnitude	V (secondary)
3V2FIA	Negative-sequence instantaneous voltage angle	degrees
3V2M	Negative-sequence 10-cycle average voltage magnitude	kV <sup>a</sup>
3V2A	Negative-sequence 10-cycle average voltage angle	degrees
3V0FIM	Zero-sequence instantaneous voltage magnitude	V (secondary)
3V0FIA	Zero-sequence instantaneous voltage angle	degrees
3V0M	Zero-sequence 10-cycle average voltage magnitude	kV <sup>a</sup>
3V0A	Zero-sequence 10-cycle average voltage angle	degrees
<b>Synchronism Check</b>		
VP1M	Synchronism-check polarizing voltage magnitude, Breaker 1	V (secondary)
VP2M	Synchronism-check polarizing voltage magnitude, Breaker 2	V (secondary)
VPM	Synchronism-check polarizing voltage magnitude	V (secondary)
NVS1M	Normalized synchronizing Voltage Breaker 1	V (secondary)
NVS2M	Normalized synchronizing Voltage Breaker 2	V (secondary)
ANG1DIF	Synchronizing angle Difference 1	degrees
ANG2DIF	Synchronizing angle Difference 2	degrees
SLIP1	Synchronism-check Element 1 slip frequency	Hz
SLIP2	Synchronism-check Element 2 slip frequency	Hz

**Table 12.2 Analog Quantities Sorted by Function (Sheet 4 of 12)**

<b>Label</b>	<b>Description</b>	<b>Units</b>
<b>Frequency</b>		
DFDTP	Rate-of-change of frequency	Hz/s
FREQ	Measured system frequency <sup>b</sup>	Hz
FREQP	Frequency for over- and underfrequency elements	Hz
<b>VSSI Monitor Analogs</b>		
V1REF	Positive-sequence VSSI reference voltage	V (secondary)
VSSVB	Positive-sequence VSSI base voltage	kV <sup>a</sup>
<b>High-Impedance Fault Detection</b>		
ISMA, ISMB, ISMC	Odd harmonic content, Phase <i>p</i>	A (secondary)
SDIA, SDIB, SDIC	Sum of difference current, Phase <i>p</i>	A (secondary)
<b>DC Monitor</b>		
DC1, DC2	Filtered dc monitor voltage	V
DC1PO, DC2PO	Average positive-to-ground dc voltage	V
DC1NE, DC2NE	Average negative-to-ground dc voltage	V
DC1RI, DC2RI	AC ripple of dc voltage	V
DC1MIN, DC2MIN	Minimum dc voltage	V
DC1MAX, DC2MAX	Maximum dc voltage	V
<b>Power</b>		
PA_F, PB_F, PC_F	Phase fundamental real power	MW <sup>a</sup>
PALF, PBLF, PCLF	Instantaneous phase fundamental active power	W (secondary)
3P_F	Three-phase fundamental real power	MW <sup>a</sup>
PA, PB, PC	Phase real power	MW <sup>a</sup>
3P	Three-phase real power	MW <sup>a</sup>
3PLF	Instantaneous three-phase fundamental active power	W (secondary)
QA_F, QB_F, QC_F	Phase fundamental reactive power	MVAR <sup>a</sup>
QALF, QBLF, QCLF	Instantaneous phase fundamental reactive power	VAR (secondary)
3Q_F	Three-phase fundamental reactive power	MVAR <sup>a</sup>
3QLF	Instantaneous three-phase fundamental reactive power	VAR (secondary)
SA_F, SB_F, SC_F	Phase fundamental apparent power	MVA <sup>a</sup>
SALF, SBLF, SCLF	Instantaneous phase fundamental apparent power	VA (secondary)
3S_F	Three-phase fundamental apparent power	MVA <sup>a</sup>
3SLF	Instantaneous three-phase fundamental apparent power	VA (secondary)
UA, UB, UC	Phase apparent power	MVA <sup>a</sup>
3U	Three-phase apparent power	MVA <sup>a</sup>
DPFA, DPFB, DPFC	Phase displacement power factor	N/A
3DPF	Three-phase displacement power factor	N/A
PFA, PFB, PFC	Phase power factor	N/A
3PF	Three-phase power factor	N/A
<b>Demand</b>		
IAPKD, IBPKD, ICPKD	Phase peak demand current	A <sup>a</sup>
3I2PKD	Negative-sequence peak demand current	A <sup>a</sup>

**Table 12.2 Analog Quantities Sorted by Function (Sheet 5 of 12)**

<b>Label</b>	<b>Description</b>	<b>Units</b>
IGPKD	Zero-sequence peak demand current	A <sup>a</sup>
PAPKD, PBPKD, PCPKD	Phase peak demand real power	MW <sup>a</sup>
3PPKD	Three-phase peak demand real power	MW <sup>a</sup>
QAPKD, QBPKD, QC PKD	Phase peak demand reactive power	MVAR <sup>a</sup>
3QPKD	Three-phase peak demand reactive power	MVAR <sup>a</sup>
UAPKD, UBPKD, UCPKD	Phase peak demand apparent power	MVA <sup>a</sup>
3UPKD	Three-phase peak demand apparent power	MVA <sup>a</sup>
IAD, IBD, ICD	Phase demand current	A <sup>a</sup>
3I2D	Negative-sequence demand current	A <sup>a</sup>
IGD	Zero-sequence demand current	A <sup>a</sup>
PAD, PBD, PCD	Phase demand real power	MW <sup>a</sup>
3PD	Three-phase demand real power	MW <sup>a</sup>
QAD, QBD, QCD	Phase demand reactive power	MVAR <sup>a</sup>
3QD	Three-phase demand reactive power	MVAR <sup>a</sup>
UAD, UBD, UCD	Phase demand apparent power	MVA <sup>a</sup>
3UD	Three-phase demand apparent power	MVA <sup>a</sup>
<b>Energy</b>		
MWHAOUT, MWHBOUT, MWHCOUT	Phase positive (export) energy	MWh <sup>a</sup>
MWHAIN, MWHBIN, MWHCIN	Phase negative (import) energy	MWh <sup>a</sup>
MWHAT, MWHBT, MWHCT	Phase total energy	MWh <sup>a</sup>
3MWHOUT	Three-phase positive (export) energy	MWh <sup>a</sup>
3MWHIN	Three-phase negative (import) energy	MWh <sup>a</sup>
3MWH3T	Three-phase total energy	MWh <sup>a</sup>
<b>Resistance Temperature Detector (RTD) Temperature</b>		
RTD01–RTD12	Instantaneous temperatures from the SEL-2600	°C
<b>MIRRORED BITS</b>		
MB1A–MB7A	MIRRORED BITS communications A Channel received analog values	N/A
MB1B–MB7B	MIRRORED BITS communications B Channel received analog values	N/A
<b>SELOGIC and Automation Elements</b>		
PMV01–PMV64	Protection SELOGIC control equation math variable	N/A
PCT01PU–PCT32PU	Protection conditioning timer pickup time	cycles
PCT01DO–PCT32DO	Protection conditioning timer dropout time	cycles
PST01ET–PST32ET	Protection sequencing timer elapsed time	cycles
PST01PT–PST32PT	Protection sequencing timer preset time	cycles
PCN01CV–PCN32CV	Protection counter current value	N/A
PCN01PV–PCN32PV	Protection counter preset value	N/A
ACT01PU–ACT32PU	Automation conditioning timer pickup time	seconds
ACT01DO–ACT32DO	Automation conditioning timer dropout time	seconds
AMV001–AMV256	Automation SELOGIC control equation math variable	N/A

**Table 12.2 Analog Quantities Sorted by Function (Sheet 6 of 12)**

<b>Label</b>	<b>Description</b>	<b>Units</b>
AST01ET–AST32ET	Automation sequencing timer elapsed time	seconds
AST01PT–AST32PT	Automation sequencing timer preset time	seconds
ACN01CV–ACN32CV	Automation counter current value	N/A
ACN01PV–ACN32PV	Automation counter preset value	N/A
<b>Setting Group</b>		
ACTGRP	Active group setting	N/A
<b>Breaker Wear</b>		
B1ATRIA, B1ATRIB, B1ATRIC	Circuit Breaker 1 accumulated trip current	A (secondary)
B1BCWPA, B1BCWPB, B1BCWPC	Circuit Breaker 1 contact wear	%
B1EOTCA, B1EOTCB, B1EOTCC	Circuit Breaker 1 average electrical operating time (close)	ms
B1EOTTA, B1EOTTB, B1EOTTC	Circuit Breaker 1 average electrical operating time (trip)	ms
B1LEOCA, B1LEOCB, B1LEOCC	Circuit Breaker 1 last electrical operating time (close)	ms
B1LEOTA, B1LEOTB, B1LEOTC	Circuit Breaker 1 last electrical operating time (trip)	ms
B1LMOCA, B1LMOCB, B1LMOCC	Circuit Breaker 1 last mechanical operating time (close)	ms
B1LMOTA, B1LMOTB, B1LMOTC	Circuit Breaker 1 last mechanical operating time (trip)	ms
B1LTRIA, B1LTRIB, B1TRIC	Circuit Breaker 1 last interrupted trip current	%
B1MOTCA, B1MOTCB, B1MOTCC	Circuit Breaker 1 average mechanical operating time (close)	ms
B1MOTTA, B1MOTTB, B1MOTTC	Circuit Breaker 1 average mechanical operating time (trip)	ms
B1OPCNA, B1OPCNB, B1OPCNC	Circuit Breaker 1 number of operations (trip)	N/A
B2ATRIA, B2ATRIB, B2ATRIC	Circuit Breaker 2 accumulated trip current	A (secondary)
B2BCWPA, B2BCWPB, B2BCWPC	Circuit Breaker 2 contact wear	%
B2EOTCA, B2EOTCB, B2EOTCC	Circuit Breaker 2 average electrical operating time (close)	ms
B2EOTTA, B2EOTTB, B2EOTTC	Circuit Breaker 2 average electrical operating time (trip)	ms
B2LEOCA, B2LEOCB, B2LEOCC	Circuit Breaker 2 last electrical operating time (close)	ms
B2LEOTA, B2LEOTB, B2LEOTC	Circuit Breaker 2 last electrical operating time (trip)	ms
B2LMOCA, B2LMOCB, B2LMOCC	Circuit Breaker 2 last mechanical operating time (close)	ms
B2LMOTA, B2LMOTB, B2LMOTC	Circuit Breaker 2 last mechanical operating time (trip)	ms

**Table 12.2 Analog Quantities Sorted by Function (Sheet 7 of 12)**

<b>Label</b>	<b>Description</b>	<b>Units</b>
B2LTRIA, B2LTRIB, B2TRIC	Circuit Breaker 2 last interrupted trip current	%
B2MOTCA, B2MOTCB, B2MOTCC	Circuit Breaker 2 average mechanical operating time (close)	ms
B2MOTTA, B2MOTTB, B2MOTTC	Circuit Breaker 2 average mechanical operating time (trip)	ms
B2OPCNA, B2OPCNB, B2OPCNC	Circuit Breaker 2 number of operations (trip)	N/A
<b>Date and Time</b>		
TODMS	UTC time of day in milliseconds (0–86399999). (Because analog quantities only have 7 digits of precision, this value will not have millisecond resolution throughout the day.)	ms
THR	UTC time, hour (0–23)	hours
TMIN	UTC time, minute (0–59)	minutes
TSEC	UTC time, seconds (0–59)	seconds
TMSEC	UTC time, milliseconds (0–999)	ms
TNSEC	UTC time, nanoseconds (0–999999)	ns
DDOW	UTC date, day of the week <sup>c</sup>	N/A
DDOM	UTC date, day of the month (1–31)	N/A
DDOY	UTC date, day of the year (1–365)	N/A
DMON	UTC date, month (1–12)	N/A
DYEAR	UTC date, year (2000–2200)	N/A
TLODMS	Local time of day in milliseconds (0–86400000) (Because analog quantities only have 7 digits of precision, this value will not have millisecond resolution throughout the day.)	ms
TLHR	Local time, hour (0–23)	hr
TLMIN	Local time, minute (0–59)	min
TLSEC	Local time, seconds (0–59)	seconds
TLMSEC	Local time, milliseconds (0–999)	ms
TLNSEC	Local time, nanoseconds (0–999999)	ns
DLDOW	Local date, day of the week <sup>c</sup>	N/A
DLDOM	Local date, day of the month (1–31)	day
DLDOY	Local date, day of the year (1–366)	day
DLMON	Local date, month (1–12)	month
DLYEAR	Local date, year (2000–2200)	year
<b>High-Priority Time Analogs</b>		
TUTC	Offset from local time to UTC time	hours
TQUAL	Worst-case clock time error of the selected high-priority time source	seconds
NEW_SRC	Selected high-priority time source	N/A
CUR_SRC	Current high-priority time source	N/A
SQUAL	Synchronization accuracy of the selected high-priority time source	µs
BNCDSJI	BNC port 100PPS data stream jitter	µs
BNCOTJS	Slow converging BNC port ON TIME marker jitter, fine accuracy	µs
BNCOTJF	Fast converging BNC port ON TIME marker jitter, coarse accuracy	µs
BNCTBTW	Time between BNC 100PPS pulses	µs

**Table 12.2 Analog Quantities Sorted by Function (Sheet 8 of 12)**

<b>Label</b>	<b>Description</b>	<b>Units</b>
SERDSJI	Serial port 100PPS data stream jitter	μs
SEROTJS	Slow converging serial port ON TIME marker jitter, fine accuracy	μs
SEROTJF	Fast converging serial port ON TIME marker jitter, coarse accuracy	μs
SERTBTW	Time between serial 100PPS pulses	μs
<b>IEEE 1588 PTP Status</b>		
PTPDSJI	PTP 100PPS data stream jitter	μs
PTPMCC	PTP master clock class enumerated value	N/A
PTPOTJS	Slow converging PTP ON TIME marker jitter, fine accuracy	μs
PTPOTJF	Fast converging PTP ON TIME marker jitter, coarse accuracy	μs
PTPOFST	Raw clock offset between PTP master and relay time	ns
PTPPORT	Active PTP port number	N/A
PTPTBTW	Time between PTP 100PPS pulses	μs
PTPSTEN	PTP Port State enumerated value	N/A
<b>Time-Error Calculation</b>		
TECORR <sup>d</sup>	Time-error correction factor	seconds
TE	Time error	seconds
<b>Reclosing</b>		
3PSHOT	Present value of three-pole shot counter	N/A
SHOT3_1	Total number of first-shot three-pole reclosures	N/A
SHOT3_2	Total number of second-shot three-pole reclosures	N/A
SHOT3_3	Total number of third-shot three-pole reclosures	N/A
SHOT3_4	Total number of fourth-shot three-pole reclosures	N/A
SHOT3_T	Total number of three-pole reclosures	N/A
<b>Fault Location</b>		
FLOC	Fault location <sup>e</sup>	per unit
<b>Positive-Sequence Impedance</b>		
Z1FM	Positive-sequence instantaneous impedance magnitude	Ω
Z1FA	Positive-sequence instantaneous impedance angle	degrees
<b>Current and Voltage Scaling Settings</b>		
CTRW	CTRW setting from active group	N/A
CTRX	CTRX setting from active group	N/A
PTRY	PTRY setting from active group, divided by 1000	N/A
PTRZ	PTRZ setting from active group, divided by 1000	N/A
<b>Synchrophasor Measurements</b>		
IAWPMM, IBWPMM, ICWPMM	Synchrophasor current magnitude (I_W terminals)	A <sup>a</sup>
IAWPMA, IBWPMA, ICWPMA	Synchrophasor current angle (I_W terminals)	degrees
IAWPMR, IBWPMR, ICWPMR	Synchrophasor current, real component (I_W terminals)	A <sup>a</sup>
IAWPMI, IBWPMI, ICWPMI	Synchrophasor current, imaginary component (I_W terminals)	A <sup>a</sup>

**Table 12.2 Analog Quantities Sorted by Function (Sheet 9 of 12)**

<b>Label</b>	<b>Description</b>	<b>Units</b>
IAXPMM, IBXPMM, ICXPMM	Synchrophasor current magnitude (I_X terminals)	A <sup>a</sup>
IAXPMA, IBXPMA, ICXPMA	Synchrophasor current angle (I_X terminals)	degrees
IAXPMR, IBXPMR, ICXPMR	Synchrophasor current, real component (I_X terminals)	A <sup>a</sup>
IAXPMI, IBXPMI, ICXPMI	Synchrophasor current, imaginary component (I_X terminals)	A <sup>a</sup>
IASPMM, IBSPMM, ICSPMM	Synchrophasor current magnitude (I_W + I_X terminals)	A <sup>a</sup>
IASPMA, IBSPMA, ICSPMA	Synchrophasor current angle (I_W + I_X terminals)	degrees
IASPMR, IBSPMR, ICSPMR	Synchrophasor current, real component (I_W + I_X terminals)	A <sup>a</sup>
IASPMI, IBSPMI, ICSPMI	Synchrophasor current, imaginary component (I_W + I_X terminals)	A <sup>a</sup>
I1SPMA	Synchrophasor positive-sequence current angle (I_W + I_X terminals)	degrees
I1SPMI	Synchrophasor positive-sequence current, imaginary component (I_W + I_X terminals)	A <sup>a</sup>
I1SPMM	Synchrophasor positive-sequence current magnitude (I_W + I_X terminals)	A <sup>a</sup>
I1SPMR	Synchrophasor positive-sequence current, real component (I_W + I_X terminals)	A <sup>a</sup>
I1WPMA	Synchrophasor positive-sequence current angle (I_W terminals)	degrees
I1WPMI	Synchrophasor positive-sequence current, imaginary component (I_W terminals)	A <sup>a</sup>
I1WPMM	Synchrophasor positive-sequence current magnitude (I_W terminals)	A <sup>a</sup>
I1WPMR	Synchrophasor positive-sequence current, real component (I_W terminals)	A <sup>a</sup>
I1XPMA	Synchrophasor positive-sequence current angle (I_X terminals)	degrees
I1XPMI	Synchrophasor positive-sequence current, imaginary component (I_X terminals)	A <sup>a</sup>
I1XPMM	Synchrophasor positive-sequence current magnitude (I_X terminals)	A <sup>a</sup>
I1XPMR	Synchrophasor positive-sequence current, real component (I_X terminals)	A <sup>a</sup>
VAYPMM, VBYPMM, VCYPMM	Synchrophasor voltage magnitude	kV <sup>a</sup>
VAYPMA, VBYPMA, VCYPMA	Synchrophasor voltage angle	degrees
VAYPMR, VBYPMR, VCYPMR	Synchrophasor voltage, real component	kV <sup>a</sup>
VAYPMI, VBYPMI, VCYPMI	Synchrophasor voltage, imaginary component	kV <sup>a</sup>
VAZPMM, VBZPMM, VCZPMM	Synchrophasor voltage magnitude	kV <sup>a</sup>
VAZPMA, VBZPMA, VCZPMA	Synchrophasor voltage angle	degrees
VAZPMR, VBZPMR, VCZPMR	Synchrophasor voltage, real component	kV <sup>a</sup>
VAZPMI, VBZPMI, VCZPMI	Synchrophasor voltage, imaginary component	kV <sup>a</sup>
V1YPMM	Synchrophasor positive-sequence voltage magnitude	kV <sup>a</sup>
V1YPMA	Synchrophasor positive-sequence voltage angle	degrees
V1YPMR	Synchrophasor positive-sequence voltage, real component	kV <sup>a</sup>

**Table 12.2 Analog Quantities Sorted by Function (Sheet 10 of 12)**

Label	Description	Units
V1YPMI	Synchrophasor positive-sequence voltage, imaginary component	kV <sup>a</sup>
V1ZPMM	Synchrophasor positive-sequence voltage magnitude	kV <sup>a</sup>
V1ZPMA	Synchrophasor positive-sequence voltage angle	degrees
V1ZPMR	Synchrophasor positive-sequence voltage, real component	kV <sup>a</sup>
V1ZPMI	Synchrophasor positive-sequence voltage, imaginary component	kV <sup>a</sup>
SODPM	Second-of-day of the synchrophasor data	seconds
FOSPM	Fraction-of-second of the synchrophasor data	seconds
FREQPM	Frequency for synchrophasor data	Hz
DFDTPM	Rate-of-change of frequency for synchrophasor data	Hz/s
<b>Control Inputs</b>		
IN201A-IN208A <sup>f</sup>	Digital input values available as floating-point quantities between 0.0 and 255.0. Multiply value by 1.27 to obtain volts.	A/D counts
IN301A-IN308A <sup>f</sup>	Digital input values available as floating-point quantities between 0.0 and 255.0. Multiply value by 1.27 to obtain volts.	A/D counts
IN201V-IN208V <sup>f</sup>	Digital input values in volts	V
IN301V-IN308V <sup>f</sup>	Digital input values in volts	V
<b>Database Structure</b>		
RA001-RA256	Remote analogs	N/A
RAO01-RAO64	Remote analog outputs	N/A
<b>Temperature</b>		
RLYTEMP	Relay internal temperature	°C
<b>Synchrophasor Real-Time Control Values</b>		
VAYPMAD, VBYPMAD, VCYPMAD	Synchrophasor voltage angle, Terminal Y, delayed for RTC alignment	degrees
VAYPMID, VBYPMID, VCYPMID	Synchrophasor voltage imaginary component, Terminal Y, delayed for RTC alignment	kV <sup>a</sup>
VAYPMMD, VBYPMMD, VCYPMMD	Synchrophasor voltage magnitude, Terminal Y, delayed for RTC alignment	kV <sup>a</sup>
VAYPMRD, VBYPMRD, VCYPMRD	Synchrophasor voltage real component, Terminal Y, delayed for RTC alignment	kV <sup>a</sup>
V1YPMAD	Positive-sequence synchrophasor voltage angle, Terminal Y, delay for RTC alignment	degrees
V1YPMID	Positive-sequence synchrophasor voltage imaginary component, Terminal Y, delay for RTC alignment	kV <sup>a</sup>
V1YPMMD	Positive-sequence synchrophasor voltage magnitude, Terminal Y, delay for RTC alignment	kV <sup>a</sup>
V1YPMRD	Positive-sequence synchrophasor voltage real component, Terminal Y, delay for RTC alignment	kV <sup>a</sup>
VAZPMAD, VBZPMAD, VCZPMAD	Synchrophasor voltage angle, Terminal Z, delayed for RTC alignment	degrees
VAZPMID, VBZPMID, VCZPMID	Synchrophasor voltage imaginary component, Terminal Z, delayed for RTC alignment	kV <sup>a</sup>
VAZPMMD, VBZPMMD, VCZPMMD	Synchrophasor voltage magnitude, Terminal Z, delayed for RTC alignment	kV <sup>a</sup>
VAZPMRD, VBZPMRD, VCZPMRD	Synchrophasor voltage real component, Terminal Z, delayed for RTC alignment	kV <sup>a</sup>
V1ZPMAD	Positive-sequence synchrophasor voltage angle, Terminal Z, delay for RTC alignment	degrees

**Table 12.2 Analog Quantities Sorted by Function (Sheet 11 of 12)**

<b>Label</b>	<b>Description</b>	<b>Units</b>
V1ZPMID	Positive-sequence synchrophasor voltage imaginary component, Terminal Z, delay for RTC alignment	kV <sup>a</sup>
V1ZPMMD	Positive-sequence synchrophasor voltage magnitude, Terminal Z, delay for RTC alignment	kV <sup>a</sup>
V1ZPMRD	Positive-sequence synchrophasor voltage real component, Terminal Z, delay for RTC alignment	kV <sup>a</sup>
IAWPMAD, IBWPMAD, ICWPMAD	Synchrophasor current angle, Terminal W, delayed for RTC alignment	degrees
IAWPMID, IBWPMID, ICWPMID	Synchrophasor current imaginary component, Terminal W, delayed for RTC alignment	A <sup>a</sup>
IAWPMMD, IBWPMMD, ICWPMMD	Synchrophasor current magnitude, Terminal W, delayed for RTC alignment	A <sup>a</sup>
IAWPMRD, IBWPMRD, ICWPMRD	Synchrophasor current real component, Terminal W, delayed for RTC alignment	A <sup>a</sup>
I1WPMAD	Positive-sequence synchrophasor current angle, Terminal W, delayed for RTC alignment	degrees
I1WPMID	Positive-sequence synchrophasor current imaginary component, Terminal W, delayed for RTC alignment	A <sup>a</sup>
I1WPMMD	Positive-sequence synchrophasor current magnitude, Terminal W, delayed for RTC alignment	A <sup>a</sup>
I1WPMRD	Positive-sequence synchrophasor current real component, Terminal W, delayed for RTC alignment	A <sup>a</sup>
IAXPMAD, IBXPMAD, ICXPMAD	Synchrophasor current angle, Terminal X, delayed for RTC alignment	degrees
IAXPMID, IBXPMID, ICXPMID	Synchrophasor current imaginary component, Terminal X, delayed for RTC alignment	A <sup>a</sup>
IAXPMMD, IBXPMMD, ICXPMMD	Synchrophasor current magnitude, Terminal X, delayed for RTC alignment	A <sup>a</sup>
IAXPMRD, IBXPMRD, ICXPMRD	Synchrophasor current real component, Terminal X, delayed for RTC alignment	A <sup>a</sup>
I1XPMAD	Positive-sequence synchrophasor current angle, Terminal X, delayed for RTC alignment	degrees
I1XPMID	Positive-sequence synchrophasor current imaginary component, Terminal X, delayed for RTC alignment	A <sup>a</sup>
I1XPMMD	Positive-sequence synchrophasor current magnitude, Terminal X, delayed for RTC alignment	A <sup>a</sup>
I1XPMRD	Positive-sequence synchrophasor current real component, Terminal X, delayed for RTC alignment	A <sup>a</sup>
ISAPMAD, ISBPMAD, ISCPMAD	Synchrophasor current angle, Terminal W+X, delayed for RTC alignment	degrees
ISAPMID, ISBPMID, ISCPMID	Synchrophasor current imaginary component, Terminal W+X, delayed for RTC alignment	A <sup>a</sup>
ISAPMMD, ISBPMMD, ISCPMMD	Synchrophasor current magnitude, Terminal W+X, delayed for RTC alignment	A <sup>a</sup>
ISAPMRD, ISBPMRD, ISCPMRD	Synchrophasor current real component, Terminal W+X, delayed for RTC alignment	A <sup>a</sup>
I1SPMAD	Positive-sequence synchrophasor current angle, Terminal W+X, delayed for RTC alignment	degrees
I1SPMID	Positive-sequence synchrophasor current imaginary component, Terminal W+X, delayed for RTC alignment	A <sup>a</sup>
I1SPMMD	Positive-sequence synchrophasor current magnitude, Terminal W+X, delayed for RTC alignment	A <sup>a</sup>

**Table 12.2 Analog Quantities Sorted by Function (Sheet 12 of 12)**

Label	Description	Units
I1SPMRD	Positive-sequence synchrophasor current real component, Terminal W+X, delayed for RTC alignment	A <sup>a</sup>
SODPMD	Second-of-day of the synchrophasor data packet, delayed for RTC alignment	seconds
FOSPMMD	Fraction-of-second of the synchrophasor data packet, delayed for RTC alignment	seconds
FREQPMD	Frequency for synchrophasor data, delayed for RTC alignment	Hz
DFDTPMD	Rate-of-change of frequency for synchrophasor data, delayed for RTC alignment	Hz/s
RTCAP01–RTCAP32	Channel A remote synchrophasor phasors (unit depends on remote synchrophasor contents)	
RTCBP01–RTCBP32	Channel B remote synchrophasor phasors (unit depends on remote synchrophasor contents)	
RTCAA01–RTCAA08	Channel A remote analogs (unit depends on remote synchrophasor contents)	
RTCBA01–RTCBA08	Channel B remote analogs (unit depends on remote synchrophasor contents)	
RTCFA	Channel A remote frequency	Hz
RTCFB	Channel B remote frequency	Hz
RTCDFA	Channel A remote frequency rate-of-change	Hz/s
RTCDFB	Channel B remote frequency rate-of-change	Hz/s
<b>Sampled Values (SV) Analogs</b>		
SMPSYNC	Locally derived SmpSynch value	N/A
SV01SNC–SV07SNC	Incoming SmpSynch value per subscribed SV stream	N/A
SVND01–SVND07	Network delay for the subscribed SV stream	ms
<b>IEC 61850 Test Mode</b>		
I850MOD	IEC 61850 Test Mode status	N/A

<sup>a</sup> Primary value of measurement.

<sup>b</sup> Measured value if the relay can track frequency; otherwise, nominal frequency setting NFREQ, and DFDT, are undefined. (DFDT operates only when Global setting EPMU := Y).

<sup>c</sup> Encoded value: 1 = Sun, 2 = Mon, 3 = Tue, 4 = Wed, 5 = Thur, 6 = Fri, 7 = Sat.

<sup>d</sup> Copy of last value set by TEC command or DNP3.

<sup>e</sup> See Fault Location on page 5.29 for more information on this value.

<sup>f</sup> Digital input analog values are not available for boards that have 24 inputs.

---

---

## A P P E N D I X A

---

# Firmware, ICD File, and Manual Versions

## Firmware

---

### Determining the Firmware Version

To determine the firmware version, view the status report by using the serial port **ID** command or the front-panel **LCD View Configuration** menu option. The status report displays the Firmware Identification (FID) number.

The firmware version will be either a standard release or a point release. A standard release adds new functionality to the firmware beyond the specifications of the existing version. A point release is reserved for modifying firmware functionality to conform to the specifications of the existing version.

A standard release is identified by a change in the R-number of the device FID number.

Existing firmware:

**FID=SEL-451-6-R**400**-V0-Z100100-Dxxxxxxxx**

Standard release firmware:

**FID=SEL-451-6-R**401**-V0-Z100100-Dxxxxxxxx**

A point release is identified by a change in the V-number of the device FID string.

Existing firmware:

**FID=SEL-451-6-R400-V**0**-Z100100-Dxxxxxxxx**

Point release firmware:

**FID=SEL-451-6-R400-V**1**-Z100100-Dxxxxxxxx**

The firmware version number is after the R, and the date code is after the D. For example, the following is firmware version number R400, date code September 10, 2018.

**FID=SEL-451-6-R400-V0-Z100100-D**20180910****

Similarly, the device SELBOOT firmware version (BFID) will be reported as:

**BFID=SLBT-4XX-Rxx-Vx-Zxxxxxxxx-Dxxxxxxxx**

## Revision History

*Table A.1* lists the firmware versions, revision descriptions, and corresponding instruction manual date codes. The most recent firmware version is listed first.

Starting with revisions published after March 1, 2022, changes that address cybersecurity vulnerabilities are marked with “[Cybersecurity]”. Other improvements to cybersecurity functionality that should be evaluated for potential cybersecurity importance are marked with “[Cybersecurity Enhancement]”.

**Table A.1 Firmware Revision History (Sheet 1 of 6)**

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
SEL-451-6-R407-V0-Z107102-D20240821	<ul style="list-style-type: none"> <li>► Modified HIF tuning algorithms to maintain tuned values through settings group changes and warm start.</li> <li>► Added the Group setting HIFLLRT to delay the reset of the tuned values of the HIF algorithms following a loss of load.</li> <li>► Added the Group setting HIFITND to specify the initial tuning duration of the HIF algorithms, instead of a fixed 24-hr duration.</li> <li>► Added the Group settings HIFHSL and HIFNSL to specify high and normal HIF interharmonic algorithm sensitivity levels, respectively.</li> <li>► Moved the calibration setting MPHHDUR into the Group settings to define the time window used to detect arcing in multiple phases.</li> <li>► Added Relay Word bits LOL_A, LOL_B, and LOL_C to indicate a loss of load for the HIF algorithms.</li> <li>► Added Relay Word bits TUNSTLA, TUNSTLB, and TUNSTLC to indicate when HIF algorithm tuning is stalled.</li> <li>► Added Relay Word bits TUNRSTA, TUNRSTB, and TUNRSTC to indicate when HIF algorithm tuning values are reset.</li> <li>► Added Relay Word bits HIFARMA, HIFARMB, and HIFARMC to indicate when HIF algorithms are armed.</li> <li>► Updated the MET HIF response to include additional HIF analog quantities and information related to HIF tuning.</li> <li>► Added Relay Word bit CLDSTRT to indicate that a power cycle occurred.</li> <li>► Removed the initial tuning duration value of 24 hours from the prompt associated with the <b>INI HIF</b> command. This value is configurable using the HIFITND setting.</li> </ul>	20240821
SEL-451-6-R406-V0-Z106102-D20240509	<ul style="list-style-type: none"> <li>► [Cybersecurity] Resolved an issue where a maliciously crafted web request sent to the relay from an unauthenticated user could cause a diagnostic restart. By design, three diagnostic restarts within 7 days cause the relay to disable. This issue can only be triggered when the Port 5 setting EHTTP is configured to Y.</li> <li>► Added the IEC 61850-9-2LE Sampled Values (SV) publication capability as an ordering option.</li> <li>► Added FLIA, FLIB, FLIC, FLIG, and FLIQ event summary analog quantities to DNP communications.</li> <li>► Enhanced the loss-of-potential (LOP) logic by including additional supervision based on the incremental change in negative-sequence current magnitude and angle.</li> <li>► Added the SELOGIC control equation LOPEXT to initiate an LOP condition from an external device such as a miniature circuit breaker.</li> <li>► Added the Group setting LOPTC to provide torque control for the LOP logic.</li> <li>► Increased the upper range limit of the bay control setting MIMIC from 999 to 9999.</li> <li>► Resolved an issue where the relay could indicate an incorrect time-synchronization status when the relay was transitioning between two Grandmaster clock sources and the active clock source was no longer available. This does not apply when both clocks are globally time-synchronized.</li> </ul>	20240509
SEL-451-6-R405-V0-Z105102-D20231207	<ul style="list-style-type: none"> <li>► Resolved an issue where MMS time stamps do not match the SER time stamps for Relay Word bit state changes during a settings or IEC 61850 Mode/Behavior change.</li> </ul>	20231207

**Table A.1 Firmware Revision History (Sheet 2 of 6)**

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
	<ul style="list-style-type: none"> <li>► Resolved an issue where a change of an stSelD (status selector) attribute may not generate an MMS buffered or unbuffered report.</li> <li>► Modified the default value of the settings ESERDEL, SRDLCNT, and SRDLTIM to Y, 10, and 0.5, respectively.</li> <li>► Modified the default value of the setting ERDIG from S to A.</li> <li>► Increased the upper range value of the thermal trip limit for the IEC 60255-149 thermal elements from 100% to 150%.</li> <li>► Enhanced the SER to automatically include an entry when entering or exiting IEC 61850 Simulation Mode.</li> <li>► Resolved an issue where the relay may not synchronize to a PTP time source on one of the ports when NETMODE = PRP when using the four port Ethernet card. Only firmware version R404 is affected.</li> <li>► Added support for MMS buffered and unbuffered report reservation.</li> <li>► Added support for the TiDL communications board with SFP ports, which replaces the TiDL communications board with fixed fiber ports.</li> <li>► Modified the STA T and STA A command responses to include information related to the TiDL communications board with SFP ports.</li> <li>► Modified the firmware to report zero for the Time Quality indicator code in the IEEE C37.111-2013 COMTRADE configuration file when the relay is connected to a PTP clock that is locked to a satellite-synchronized clock source.</li> <li>► Resolved an issue where the Leap Second Occurred and Leap Second Direction time quality flags could be set incorrectly in the IEEE C37.118 synchrophasor configuration and data frames. This issue is only applicable when the relay is connected to an IRIG clock source.</li> <li>► Modified the firmware to report the data valid flag in the STAT field of the synchrophasor data frame as invalid when the SV publisher or SV subscriber is not globally time-synchronized.</li> </ul>	
SEL-451-6-R404-V2-Z104102-D20231110	<p>Includes all the functions of SEL-451-6-R404-V1-Z104102-D20230830 with the following addition:</p> <ul style="list-style-type: none"> <li>► [Cybersecurity] Resolved an issue where MMS file transfers will cause the relay to disable. Only firmware version R404-V1 is affected.</li> </ul>	20231110
SEL-451-6-R404-V1-Z104102-D20230830	<p>Includes all the functions of SEL-451-6-R404-V0-Z104102-D20230317 with the following additions:</p> <ul style="list-style-type: none"> <li>► [Cybersecurity] Improved web server security against session hijacking.</li> <li>► [Cybersecurity] Improved web server security against intentionally large files causing denial of service.</li> <li>► [Cybersecurity] Improved web server security against cross-site scripting and misuse of session tokens.</li> <li>► [Cybersecurity] Resolved a rare issue where continuous event report polling requests from a communication processor can cause the relay to disable.</li> <li>► Improved the firmware so that access levels defined by the MAXACC setting apply correctly for MMS setting file transfers. Previously, MMS file transfer access was controlled only by MMS authentication.</li> <li>► Improved the performance of protection and automation latch bits during diagnostic restart.</li> <li>► Resolved a rare issue that could prevent the relay from restarting after a diagnostic failure.</li> </ul>	20230830

**Table A.1 Firmware Revision History (Sheet 3 of 6)**

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
SEL-451-6-R404-V0-Z104102-D20230317  <b>NOTE:</b> SELBOOT R302 or later is required for this and all new firmware versions. This provides the capability to convert to the five-port Ethernet card.	<ul style="list-style-type: none"> <li>▶ Added support for the five-port Ethernet card. This card provides Parallel Redundancy Protocol (PRP) for both process bus and station bus, a dedicated Ethernet port for engineering access, and greater flexibility in configuring IEC 61850 solutions.</li> <li>▶ Added the <b>COM PRP</b> command for the five-port Ethernet card. Modified the <b>COM PTP, ETH, GOO, MAC, STA, and VER</b> commands to include information related to the five-port Ethernet card.</li> <li>▶ Modified the synchronization status values reported in IEC 61850 LTMS.TmSyn.stVal to accurately reflect the definitions in IEC 61850-9-2.</li> <li>▶ Modified firmware to improve the IEC 61850 time accuracy value LTMS.TmAcc.stVal.</li> <li>▶ Resolved an issue where IEC 61850 simulation mode is not retained following a relay power cycle. This is applicable when simulation mode is entered using IEC 61850 MMS.</li> <li>▶ Resolved an issue where the relay could become unresponsive after an Ethernet card hardware failure.</li> <li>▶ Resolved a file transfer issue that could result in a loss of SEL Fast Message communications.</li> <li>▶ Resolved a PTP issue where the TGLOCAL Relay Word bit could incorrectly assert during the transition from a local to global time source.</li> </ul>	20230317
SEL-451-6-R403-V0-Z103102-D20220517	<ul style="list-style-type: none"> <li>▶ [Cybersecurity] Resolved a rare, low-risk issue where deliberately crafted Ethernet traffic could cause the relay to perform a diagnostic restart.</li> <li>▶ [Cybersecurity] Updated a third-party networking software component, which removes low-risk security vulnerabilities that could result in temporary loss of Ethernet communications.</li> <li>▶ Added support for PTP Power Utility Automation profile (IEC/IEEE 61850-9-3).</li> <li>▶ Modified the firmware to remove the 1 μs accuracy requirements to assert Relay Word bit TLOCAL. This allows SV protection to remain operational when Global time synchronization is lost.</li> <li>▶ Modified the firmware to allow for a seamless transition from TGLOCAL to TLOCAL.</li> <li>▶ Added IEC 61850 control interlocking functionality via CILO logical nodes.</li> <li>▶ Added the blocked-by-interlocking AddCause to the control error response when an operation fails due to a control interlocking (CILO) check.</li> <li>▶ Added IEC 61850 and PTP settings to COMTRADE event reports.</li> <li>▶ Added an SER entry to indicate a current source selection change.</li> <li>▶ Resolved an issue where PTP time synchronization could be lost in PRP network applications.</li> <li>▶ Modified the firmware to support IEC 61850-9-2 neutral current and neutral voltage subscriptions.</li> <li>▶ Modified the firmware to address SER time-stamping accuracy and IEC 61850 mode control change following a power cycle.</li> <li>▶ Modified the firmware to address an issue where the Simulation mode status SimSt.stVal for the LSVS and LGOS logical nodes does not transition from TRUE to FALSE for a change in the LPHD logical node Sim.stVal.</li> </ul>	20220523

**Table A.1 Firmware Revision History (Sheet 4 of 6)**

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
SEL-451-6-R402-V1-Z102102-D20211203	<p>Includes all the functions of SEL-451-6-R402-V0-Z102102-D20210521 with the following additions:</p> <ul style="list-style-type: none"> <li>► Resolved an issue where an MMS client may report the relay as offline when multiple MMS clients are simultaneously accessing reports.</li> <li>► Resolved an issue where an MMS client may not be able to retrieve file attributes associated with IEEE C37.111-2013 COMTRADE event files.</li> </ul>	20211203
SEL-451-6-R402-V0-Z102102-D20210521	<ul style="list-style-type: none"> <li>► Enhanced Arc-Sense Technology (AST) for improved performance in TWACS (Two-Way Automatic Communication System) power line communication schemes.</li> <li>► Added settings to halt (freeze) and initiate tuning of the AST algorithms.</li> <li>► Provided Relay Word bits to enhance operational awareness of the AST logic.</li> <li>► Modified the firmware so that Group settings Z2F, Z2R, and a2 can be set independent of Group setting ORDER.</li> <li>► Improved Automation SELOGIC timer accuracy. Automation SELOGIC timer accuracy is now within <math>\pm 1\%</math> or <math>\pm 1</math> s for values up to 1 month.</li> <li>► Added settings EACC, E2AC, and EPAC to support port access control using SELOGIC control equations.</li> <li>► Added the following breaker monitor analog quantities: accumulated trip current, last interrupted current, operating times, and number of operations.</li> <li>► Resolved a rare issue where the SELBOOT checksum could be reported incorrectly in the VER command response.</li> <li>► Reduced maximum relay automatic diagnostic restart response time.</li> <li>► Modified the CFG CTNOM command to use the default Global and Group settings only on a nominal secondary current configuration change.</li> <li>► Modified firmware by adding warm start (settings change, group switch) ride-through capability for control inputs. In this release, previously asserted control inputs do not change state during warm start.</li> <li>► Modified firmware to allow Automation SELOGIC conditioning timer pickup and dropout setting values be assigned to a display point.</li> <li>► Enhanced STA A and CST command responses to include high-accuracy PTP time status.</li> <li>► Resolved an issue where uncommon and repetitive command line operations can cause a relay restart when the IEC 61850 GOOSE function is enabled.</li> <li>► Enhanced the relay's logic to use both the BMCA algorithm and the network time inaccuracy check in power profile to choose the best Grandmaster clock on a PRP network.</li> </ul>	20210701
SEL-451-6-R401-V1-Z101101-D20211203	<p>Includes all the functions of SEL-451-6-R401-V0-Z101101-D20201204 with the following additions:</p> <ul style="list-style-type: none"> <li>► Resolved an issue where an MMS client may report the relay as offline when multiple MMS clients are simultaneously accessing reports.</li> <li>► Resolved an issue where an MMS client may not be able to retrieve file attributes associated with IEEE C37.111-2013 COMTRADE event files.</li> </ul>	20211203

**Table A.1 Firmware Revision History (Sheet 5 of 6)**

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
SEL-451-6-R401-V0-Z101101-D20201204  <b>NOTE:</b> This firmware release only supports .zds digitally signed firmware files. SELBoot R301 or newer is required for this and all new firmware versions. See Appendix B: Firmware Upgrade Instructions in the SEL-400 Series Relays Instruction Manual for more information.  <b>NOTE:</b> You can only use Grid Configurator for settings version Z101 and later.	<ul style="list-style-type: none"> <li>► Added support for Time-Domain Link (TiDL) technology that uses SEL-TMU devices and provides support for multiple point-to-point connections and user-configurable topologies.</li> <li>► Enhanced selective protection disabling logic that results from remote data acquisition data loss.</li> <li>► Improved received GOOSE message processing speed for relay Virtual Bits mapped to GOOSE Binary data.</li> <li>► Increased the number of available display points to 192.</li> <li>► Increased the number of available local and remote bits to 64.</li> <li>► Increased the number of available DNP binary outputs to 160.</li> <li>► Added the <b>MET SEC A</b> command to display all secondary terminal quantities.</li> <li>► Added IEC 61850 simulation mode indication to the <b>STA</b> and <b>GOO</b> commands.</li> <li>► Added SELOGIC variable SC850SM to change the IEC 61850 simulation mode of the relay.</li> <li>► Enhanced IEC 61850 processing to indicate when the invalid quality attribute is set in received GOOSE messages.</li> <li>► Added support for the IEC 61850 Local/Remote control feature defined in the IEC 61850-7-4 standard.</li> <li>► Modified firmware to enable DNP and IEC 61850 breaker control only when the circuit breaker jumper is installed.</li> <li>► Modified firmware to report SMPCNT RANGE ERR in the <b>COM SV</b> command when the merging unit and the SV relay have mismatched nominal frequency values.</li> <li>► Corrected an issue where the Mode, Beh, and Health quality.validity = good is not maintained when Mode = OFF.</li> <li>► Added conditioning timers to Automation SELOGIC.</li> <li>► Improved processing consistency of breaker and disconnect control bits in Automation SELOGIC.</li> <li>► Modified <b>COM SV</b> command to report PDU LENGTH ERR for an incoming message with an incorrect PDU length.</li> <li>► Modified the synchronism-check function to allow alternate and independent polarizing sources.</li> <li>► Added the ability to remotely upgrade relay firmware over an Ethernet network.</li> <li>► Modified positive-sequence directional elements to be more secure during reverse three-phase faults on series-compensated lines when the system becomes capacitive.</li> <li>► Improved relay response to three consecutive failed login attempts within a one-minute interval to pulse the BADPASS and SALARM Relay Word bits for all communication interfaces.</li> <li>► Enhanced relay self-tests to detect current or voltage magnitudes that exceed the maximum analog-to-digital converter output and perform an automatic diagnostic restart.</li> <li>► Added support for new IEC 61850 control and settings common data classes.</li> <li>► Enhanced FTP network security.</li> </ul>	20201204

**Table A.1 Firmware Revision History (Sheet 6 of 6)**

Firmware Identification (FID) Number	Summary of Revisions	Manual Date Code
	<ul style="list-style-type: none"> <li>► Modified firmware to retain stored data after successful reads of SER.TXT, CSER.TXT, PRO.TXT, and CPRO.TXT over Ethernet connections.</li> <li>► Improved Best Choice Ground Directional Element logic to prevent switching from one healthy directional element to another with a higher ORDER priority.</li> <li>► Modified firmware to support all printable ASCII characters in the password entry HMI screen.</li> <li>► Improved synchrophasor current scaling when Phasor Numeric Representation is set to integer (PHNR = I) and large current transformer ratio (CTR) settings (CTR &gt; 1200) are used.</li> <li>► Modified firmware to support a default profile for Precision Time Protocol when NETMODE = PRP.</li> <li>► Enhanced wildcard parsing used in YMODEM file transfer operations.</li> <li>► Modified firmware to increment the state number (stNum) in GOOSE messages for any change of the quality attribute.</li> <li>► Added breaker wear analog quantities to DNP and IEC 61850 communications.</li> <li>► Improved error handling for Ethernet interface.</li> </ul>	
SEL-451-6-R400-V2-Z100100-D20201009	<p>Includes all the functions of SEL-451-6-R400-V1-Z100100-D20191210 with the following additions:</p> <ul style="list-style-type: none"> <li>► Enhanced output contact behavior following a power cycle while the relay is in IEC 61850 “Blocked” or “Test/Blocked” operating mode.</li> <li>► Resolved an extremely rare issue that could cause the relay to perform a diagnostic restart when configured for Parallel Redundancy Protocol (NETMODE = PRP) and the relay received abnormal Ethernet traffic.</li> </ul>	20201009
SEL-451-6-R400-V1-Z100100-D20191210	<p>Includes all the functions of SEL-451-6-R400-V0-Z100100-D20180910 with the following addition:</p> <ul style="list-style-type: none"> <li>► Modified processing of pulsed Relay Word bits.</li> </ul>	20191210
SEL-451-6-R400-V0-Z100100-D20180910	<ul style="list-style-type: none"> <li>► Initial version.</li> </ul>	20180910

## SELBOOT

**NOTE:** R2xx SELBOOT versions only support serial-port firmware upgrades with .s19 or .z19 firmware upgrade files. R3xx SELBOOT versions only support .zds digitally signed firmware upgrade files over a serial or Ethernet connection. If upgrading from R2xx SELBOOT to R3xx SELBOOT, load the .s19 file. Do not load a .zds file when using R2xx SELBOOT.

SELBOOT is a firmware package inside the relay that handles hardware initialization and provides the functions needed to support firmware upgrades. *Table A.6* lists the SELBOOT versions used with the SEL-451-6 and revision descriptions.

**Table A.2 SELBOOT Revision History**

SELBOOT Firmware Identification (BFID) Number	Summary of Revisions
SLBT-4XX-R302-V0-Z001002-D20230317	<ul style="list-style-type: none"> <li>► Modified SELBOOT to support the five-port Ethernet card.</li> </ul>
SLBT-4XX-R301-V0-Z001002-D20201204	<ul style="list-style-type: none"> <li>► Modified SELBOOT to support digitally signed firmware on SV and TiDL devices.</li> </ul>
SLBT-4XX-R210-V0-Z001002-D20170706	<ul style="list-style-type: none"> <li>► First version used with SEL-451-6.</li> </ul>

# ICD File

**NOTE:** There are three ICD files for the SEL-451-6. The ICD file that starts with ICD-451-6P is exclusively for the SEL-451-6 SV Publisher (see Table A.3). The ICD file that starts with ICD-451-6S is exclusively for the SEL-451-6 SV Subscriber (see Table A.4). The ICD file that starts with ICD-451-6 is exclusively for the SEL-451-6 TIDL Relay (see Table A.5).

**NOTE:** ClassFileVersion 007 supports both the four- and five-port Ethernet cards.

To find the ICD revision number in your relay, view the configVersion by using the serial port ID command. The configVersion is the last item displayed in the information returned from the ID command.

configVersion = ICD-451-6S-R001-V0-Z400006-D20180910

The ICD revision number is after the R (e.g., 001) and the date code is after the D. This revision number is not related to the relay firmware revision number. The configVersion revision displays the ICD file version used to create the Configured IED Description (CID) file that is loaded in the relay.

The configVersion contains other useful information. The Z-number consists of six digits. The first three digits following the Z represent the minimum IED firmware required to be used with the ICD (e.g., 400). The second three digits represent the ICD ClassFileVersion (e.g., 006). The ClassFileVersion increments when there is a major addition or change to the IEC 61850 implementation of the relay.

Table A.3 lists the ICD file versions for the SEL-451-6 SV Publisher, a description of modifications, and the instruction manual date code that corresponds to the versions. The most recent version is listed first.

**Table A.3 SEL-451-6 SV Publisher ICD File Revision History**

configVersion	Summary of Revisions	Minimum Relay Firmware	ClassFileVersion	Manual Date Code
ICD-451-6P-R006-V0-Z406009-D20240509	► SEL-451-6P ICD file for firmware R406 or higher.	R406	009	20240509

**configVersion Details:**

ICD-[PN]-R[RN]-V[VS]-Z[FC]-D[RD] where:

[PN] = Product name (e.g., 451-6P)

[RN]<sup>a</sup> = Revision number (e.g., 006)

[VS] = Version specifications (e.g., 0)

[FC]<sup>b</sup> = Minimum relay firmware and class file version (e.g., 406)

[RD] = Release date code (e.g., 20240509)

<sup>a</sup> This is the ICD file revision number, not IED firmware revision number.

<sup>b</sup> FC consists of six digits. The first three following the Z represent the minimum IED firmware required to be used with the ICD (e.g., 406). The second three represent the ICD ClassFileVersion (e.g., 009).

Table A.4 lists the ICD file versions for the SEL-451-6 SV Subscriber, a description of modifications, and the instruction manual date code that corresponds to the versions. The most recent version is listed first.

**Table A.4 SEL-451-6 SV Subscriber ICD File Revision History (Sheet 1 of 3)**

configVersion	Summary of Revisions	Minimum Relay Firmware	ClassFileVersion	Manual Date Code
ICD-451-6S-R006-V0-Z406009-D20240509	► Added <i>m</i> 79RREC logical nodes to support auto-reclose functionality (where <i>m</i> = BK1 or BK2). ► Added ASVGGIO logical node to support Automation SELOGIC Variables 129–256.	R406	009	20240509

**Table A.4 SEL-451-6 SV Subscriber ICD File Revision History (Sheet 2 of 3)**

<b>configVersion</b>	<b>Summary of Revisions</b>	<b>Minimum Relay Firmware</b>	<b>ClassFile Version</b>	<b>Manual Date Code</b>
ICD-451-6S-R005-V0-Z405009-D20231207  NOTE: ClassFileVersion 008 did not production release.	<ul style="list-style-type: none"> <li>➤ Updated IEC 61850 Edition 2 Conformance.</li> <li>➤ Updated ClassFileVersion to 009</li> <li>➤ Added support for MMS buffered and unbuffered report reservation.</li> <li>➤ Included the product and functional name in the CILO logical node path for SrcRef.</li> </ul>	R405	009	20231207
ICD-451-6S-R004-V0-Z404007-D20230317	<ul style="list-style-type: none"> <li>➤ Added support for the five-port Ethernet card. Added logical nodes PRPGGIO, PBLCCH, SBLCCH, EALCCH, and an additional ETHGGIO. Added multiple access points to allow for the segregation of process bus and station bus GOOSE transmission.</li> </ul>	R404	007	20230317
ICD-451-6S-R003-V0-Z403006-D20220517	<ul style="list-style-type: none"> <li>➤ Changed the CSWI logical node Loc.stVal data source from LOC to LOC OR LOCAL.</li> <li>➤ Added the CILO logical node for each switch control object.</li> <li>➤ Mapped the CILO logical node attributes to the blocking inputs of the CSWI logical nodes for each switch control object.</li> </ul>	R403	006	20220523
ICD-451-6S-R002-V0-Z401006-D20201204	<ul style="list-style-type: none"> <li>➤ Added support for remote and local bits 33–64.</li> <li>➤ Added FltType and FltCaus data attributes to the FLTRDRE1 logical node.</li> <li>➤ Modified the data source of the DC<sub>n</sub>CSWI<sub>nn</sub>.OpOpn and DC<sub>n</sub>CSWI<sub>nn</sub>.OpCl<sub>s</sub> to 89OPE<sub>nn</sub> and 89CLS<sub>nn</sub>, respectively.</li> <li>➤ Added support for the IEC 61850 Functional Naming Feature.</li> <li>➤ Added the IEC 61850 LTRK logical node for service tracking.</li> <li>➤ Corrected the IEC 61850 Data Object number extensions according to the Ed 2 number usage.</li> <li>➤ Improved consistency in deadband units for the ICD file to use voltage in kV and power in MW.</li> <li>➤ Moved IEC 61850 mode/behavior control from logical node LPHD to LLNO.</li> <li>➤ Added LOPPTUV, BS<sub>m</sub>SCBR and TH<sub>n</sub>PTTR protection logical nodes (where m = 1–2; n = 1–3; p = A, B, C).</li> <li>➤ Added ALMGGIO, ETHGGIO, and SGGGIO annunciator logical nodes.</li> <li>➤ Added support for system logical nodes LSVS, LGOS, LTIM, LTMS, and LCCH.</li> <li>➤ Added status alarms to DCZBAT metering logical node.</li> <li>➤ Resolved an issue in which the quality data attribute of the MBAGGIO and MBGGIO logical nodes were referenced to an incorrect value.</li> <li>➤ Added the relay main board version number to the IEC 61850 LPHD logical node.</li> </ul>	R401	006	20201204

**Table A.4 SEL-451-6 SV Subscriber ICD File Revision History (Sheet 3 of 3)**

configVersion	Summary of Revisions	Minimum Relay Firmware	ClassFile Version	Manual Date Code
	<ul style="list-style-type: none"> <li>► Added PRBGGIO logical nodes to support pulsing remote bits.</li> <li>► Added support for the IEC 61850 Local/Remote control feature defined in the IEC 61850-7-4 standard. Control messages need to include the orCat value associated with the active control authority.</li> </ul>			
ICD-451-6S-R001-V0-Z400006-D20180910	<ul style="list-style-type: none"> <li>► SEL-451-6S ICD file for firmware R400 or higher.</li> </ul>	R400	006	20180910

**configVersion Details:**

ICD-[PN]-R[RN]-V[VS]-Z[FC]-D[RD] where:

[PN] = Product name (e.g., 451-6S)

[RN]<sup>a</sup> = Revision number (e.g., 001)

[VS] = Version specifications (e.g., 0)

[FC]<sup>b</sup> = Minimum relay firmware and class file version (e.g., 400)

[RD] = Release date code (e.g., 20180910)

<sup>a</sup> This is the ICD file revision number, not IED firmware revision number.

<sup>b</sup> FC consists of six digits. The first three following the Z represent the minimum IED firmware required to be used with the ICD (e.g., 400). The second three represent the ICD ClassFileVersion (e.g., 006).

*Table A.5 lists the ICD file versions for the SEL-451-6 TiDL relay, a description of modifications and the instruction manual date code that corresponds to the versions. The most recent version is listed first.*

**Table A.5 SEL-451-6 TiDL ICD File Revision History (Sheet 1 of 2)**

configVersion	Summary of Revisions	Minimum Relay Firmware	ClassFileVersion	Manual Date Code
ICD-451-6-R006-V0-Z406009-D20240509	<ul style="list-style-type: none"> <li>► Added <i>m</i>79RREC logical nodes to support auto-reclose functionality (where <i>m</i> = BK1 or BK2).</li> <li>► Added ASVGGIO logical node to support Automation SELOGIC Variables 129–256.</li> </ul>	R406	009	20240509
ICD-451-6-R005-V0-Z405009-D20231207	<ul style="list-style-type: none"> <li>► Updated IEC 61850 Edition 2 Conformance.</li> <li>► Updated ClassFileVersion to 009</li> <li>► Added support for MMS buffered and unbuffered report reservation.</li> <li>► Included the product and functional name in the CILO logical node path for SrcRef.</li> </ul>	R405	009	20231207
<b>NOTE:</b> ClassFileVersion 008 did not production release.				
ICD-451-6-R004-V0-Z404007-D20230317	<ul style="list-style-type: none"> <li>► Added support for the five-port Ethernet card. Added logical nodes PRPGGIO, PBLCCCH, SBLCCCH, EALCCH, and an additional ETHGGIO. Added multiple access points to allow for the segregation of process bus and station bus GOOSE transmission.</li> </ul>	R404	007	20230317
ICD-451-6-R003-V0-Z403006-D20220517	<ul style="list-style-type: none"> <li>► Changed the CSWI logical node Loc.stVal data source from LOC to LOC OR LOCAL.</li> <li>► Added the CILO logical node for each switch control object.</li> <li>► Mapped the CILO logical node attributes to the blocking inputs of the CSWI logical nodes for each switch control object.</li> </ul>	R403	006	20220523

**Table A.5 SEL-451-6 TiDL ICD File Revision History (Sheet 2 of 2)**

<b>configVersion</b>	<b>Summary of Revisions</b>	<b>Minimum Relay Firmware</b>	<b>ClassFileVersion</b>	<b>Manual Date Code</b>
ICD-451-6-R002	<b>Note:</b> This ICD file revision did not production release.	—	—	—
ICD-451-6-R001-V0-Z401006-D20201204	► SEL-451-6 ICD file for firmware R401 or higher	R401	006	20201204

**configVersion Details:**

ICD-[PN]-R[RN]-V[VS]-Z[FC]-D[RD] where:

[PN] = Product name (e.g., 451-6)

[RN]<sup>a</sup> = Revision number (e.g., 001)

[VS] = Version specifications (e.g., 0)

[FC]<sup>b</sup> = Minimum relay firmware and class file version (e.g., 401)

[RD] = Release date code (e.g., 20201204)

<sup>a</sup> This is the ICD file revision number, not IED firmware revision number.<sup>b</sup> FC consists of six digits. The first three following the Z represent the minimum IED firmware required to be used with the ICD (e.g., 401). The second three represent the ICD ClassFileVersion (e.g., 006).

# Instruction Manual

The date code at the bottom of each page of this manual reflects the creation or revision date.

*Table A.6 lists the instruction manual versions and revision descriptions. The most recent instruction manual version is listed first.*

**Table A.6 Instruction Manual Revision History (Sheet 1 of 5)**

<b>Date Code</b>	<b>Summary of Revisions</b>
20240927	<b>Section 1</b> ► Changed <i>Object Penetration to Ingress Protection</i> and updated contents in <i>Specifications</i> .
20240821	<b>Section 1</b> ► Updated <i>Figure 1.1: SEL-451 Functional Overview</i> . ► Updated <i>Specifications</i> . <b>Section 5</b> ► Updated <i>HIF Detection</i> . ► Updated <i>Figure 5.77: SOTF Logic Diagram</i> . <b>Section 7</b> ► Updated <i>HIF Metering</i> . ► Updated <i>Figure 7.7: Sample HIF COMTRADE .HDR Header File</i> . ► Updated <i>HIF Event Summary</i> . <b>Section 8</b> ► Updated <i>Table 8.90: High-Impedance Fault (HIF) Detection</i> . <b>Section 9</b> ► Updated <i>HIZ and INI HIF</i> . ► Updated <i>Figure 9.3: Sample MET HIF Command Response</i> . <b>Section 11</b> ► Updated <i>Table 11.1: Alphabetical List of Relay Word Bits</i> and <i>Table 11.2: Row List of Relay Word Bits</i> . <b>Appendix A</b> ► Updated for firmware version R407.

**Table A.6 Instruction Manual Revision History (Sheet 2 of 5)**

Date Code	Summary of Revisions
20240509	<p><b>Section 1</b></p> <ul style="list-style-type: none"> <li>➤ Added <i>Figure 1.1: SEL-451-6 SV Publisher Functional Overview</i>.</li> <li>➤ Added <i>Single Bus With Tie Breaker SV Publisher Application</i>.</li> <li>➤ Updated <i>Specifications</i>.</li> </ul> <p><b>Section 2</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Control Inputs, Control Outputs, Plug-In Boards, Main Board Jumpers, and Power Connections</i>.</li> <li>➤ Updated <i>Figure 2.39: Typical External AC/DC Connections—Single Circuit Breaker</i> and <i>Figure 2.40: Typical External AC/DC Connections—Dual Circuit Breaker</i>.</li> </ul> <p><b>Section 3</b></p> <ul style="list-style-type: none"> <li>➤ Added <i>Low-Level Test Interface</i>.</li> <li>➤ Updated <i>Relay Test Connections and Checking Relay Operation</i>.</li> </ul> <p><b>Section 8</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Table 8.35: Group Settings Categories</i> and <i>Table 8.84: Three-Pole Reclose Settings</i>.</li> <li>➤ Added <i>Table 8.86: Loss of Potential</i>.</li> </ul> <p><b>Section 10</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Table 10.16: Logical Device: PRO (Protection)</i>.</li> </ul> <p><b>Section 11</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Table 11.1: Alphabetical List of Relay Word Bits</i> and <i>Table 11.2: Row List of Relay Word Bits</i>.</li> </ul> <p><b>Appendix A</b></p> <ul style="list-style-type: none"> <li>➤ [Cybersecurity] Updated for firmware version R406.</li> <li>➤ Updated for ICD versions R006 in <i>Table A.3: SEL-451-6 SV Publisher ICD File Revision History</i>, <i>Table A.4: SEL-451-6 SV Subscriber ICD File Revision History</i>, and <i>Table A.5: SEL-451-6 TiDL ICD File Revision History</i>.</li> </ul>
20231207	<p><b>Section 1</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Figure 1.1: SEL-451-6 Relay Functional Overview</i>.</li> <li>➤ Updated <i>Specifications</i>.</li> </ul> <p><b>Section 2</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Figure 2.3: SEL-451-6 TiDL Relay, 4U Rear Panel</i>.</li> </ul> <p><b>Section 5</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Table 5.58: Available Input Quantities (Secondary Quantities)</i>.</li> </ul> <p><b>Section 7</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Figure 7.4: Voltage Swell Elements</i>.</li> </ul> <p><b>Appendix A</b></p> <ul style="list-style-type: none"> <li>➤ Updated for firmware version R405.</li> <li>➤ Updated for ICD versions R005 in <i>Table A.3: SEL-451-6 SV Subscriber ICD File Revision History</i> and <i>Table A.4: SEL-451-6 TiDL ICD File Revision History</i>.</li> </ul>
20231110	<p><b>Appendix A</b></p> <ul style="list-style-type: none"> <li>➤ Updated for firmware version R404-V2.</li> </ul>
20230830	<p><b>Appendix A</b></p> <ul style="list-style-type: none"> <li>➤ Updated for firmware version R404-V1.</li> </ul>
20230317	<p><b>Section 1</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Features, Models and Options</i>, and <i>Specifications</i>.</li> </ul> <p><b>Section 2</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Figure 2.1: Horizontal Front-Panel Template (a); Vertical Front-Panel Template (b)</i>, <i>Figure 2.2: SEL-451-6 SV Subscriber Relay, 4U Rear Panel</i>, and <i>Figure 2.3: SEL-451-6 TiDL Relay, 4U Rear Panel</i>.</li> <li>➤ Updated <i>Standard Control Outputs</i> and <i>Ethernet Network Connections</i>.</li> </ul> <p><b>Section 5</b></p> <ul style="list-style-type: none"> <li>➤ Added <i>Figure 5.37: Open-Phase Detection Logic</i>.</li> </ul>

**Table A.6 Instruction Manual Revision History (Sheet 3 of 5)**

Date Code	Summary of Revisions
	<p><b>Section 9</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Table 9.1: SEL-451-6 List of Commands</i>.</li> </ul> <p><b>Section 11</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Table 11.1: Alphabetical List of Relay Word Bits</i> and <i>Table 11.2: Row List of Relay Word Bits</i>.</li> </ul> <p><b>Appendix A</b></p> <ul style="list-style-type: none"> <li>➤ Updated for firmware version R404.</li> <li>➤ Updated for SELboot version R302.</li> <li>➤ Updated for ICD versions R004 in <i>Table A.3: SEL-451-6 SV Subscriber ICD File Revision History</i> and <i>Table A.4: SEL-451-6 TiDL ICD File Revision History</i>.</li> </ul>
20220523	<p><b>General</b></p> <ul style="list-style-type: none"> <li>➤ Updated remote data acquisition to DSS.</li> </ul> <p><b>Preface</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>SEL-451 Relay Versions</i> table.</li> </ul> <p><b>Section 1</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Models and Options, Applications, and Specifications</i>.</li> </ul> <p><b>Section 2</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Secondary Circuits and Ethernet Network Connections</i>.</li> </ul> <p><b>Section 3</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Figure 3.1: Test Network Topology and Mapping</i>.</li> </ul> <p><b>Section 5</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Figure 5.5: Main and Alternate Line Current Source Assignments</i>, <i>Figure 5.6: Combined Currents for Line Current Source Assignment</i>, <i>Figure 5.7: Breaker Current Source Assignments</i>, <i>Figure 5.8: ESS := 1, Single Circuit Breaker Configuration</i>, <i>Figure 5.9: ESS := 2, Single Circuit Breaker Configuration</i>, <i>Figure 5.10: ESS := 3, Double Circuit Breaker Configuration</i>, <i>Figure 5.11: ESS := 4, Double Circuit Breaker Configuration</i>, <i>Figure 5.12: ESS := Y, Tapped Line</i>, <i>Figure 5.13: ESS := Y, Single Circuit Breaker With Current Polarizing Source</i>, and <i>Figure 5.99: Example Synchronism-Check Voltage Mapping in the SEL-451-6</i>.</li> </ul> <p><b>Section 6</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Figure 6.1: 25 kV Overhead Distribution Line</i>, <i>Figure 6.3: 25 kV Example Power System</i>, and <i>Figure 6.6: 138 kV Power System</i>.</li> </ul> <p><b>Section 7</b></p> <ul style="list-style-type: none"> <li>➤ Added <i>COMTRADE Relay Word Bit Behavior</i>.</li> </ul> <p><b>Section 10</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Table 10.15: Logical Device: PRO (Protection)</i>.</li> </ul> <p><b>Section 11</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Table 11.1: Alphabetical List of Relay Word Bits</i> and <i>Table 11.2: Row List of Relay Word Bits</i>.</li> </ul> <p><b>Appendix A</b></p> <ul style="list-style-type: none"> <li>➤ Updated for firmware version R403-V0.</li> <li>➤ Updated Summary of Revisions for firmware version R402-V0.</li> <li>➤ Updated for ICD versions R003-V0 in <i>Table A.3: SEL-451-6 SV Subscriber ICD File Revision History</i> and <i>Table A.4: SEL-451-6 TiDL ICD File Revision History</i>.</li> </ul>
20211203	<p><b>Appendix A</b></p> <ul style="list-style-type: none"> <li>➤ Updated for firmware versions R401-V1 and R402-V1.</li> <li>➤ Updated Summary of Revisions for ICD file version R002 in <i>Table A.3: SEL-451-6 SV Subscriber ICD File Revision History</i>.</li> </ul>
20210708	<p><b>Section 1</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Specifications</i>.</li> </ul>
20210701	<p><b>Section 1</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Figure. 1.1: SEL-451-6 Relay Functional Overview</i>.</li> <li>➤ Updated <i>Specifications</i>.</li> </ul>

**Table A.6 Instruction Manual Revision History (Sheet 4 of 5)**

Date Code	Summary of Revisions
	<p><b>Section 5</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>High-Impedance Fault Detection</i>.</li> </ul> <p><b>Section 7</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Figure 7.8: Sample HIF COMTRADE .CFG Configuration File Data (IEEE C37.1111-1999 Format Shown)</i>.</li> </ul> <p><b>Section 8</b></p> <ul style="list-style-type: none"> <li>➤ Added <i>Table 8.20: Access Control</i>.</li> </ul> <p><b>Section 11</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Table 11.1: Alphabetical List of Relay Word Bits</i> and <i>Table 11.2: Row List of Relay Word Bits</i>.</li> </ul> <p><b>Section 12</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Table 12.1: Analog Quantities Sorted Alphabetically</i> and <i>Table 12.2: Analog Quantities Sorted by Function</i>.</li> </ul> <p><b>Appendix A</b></p> <ul style="list-style-type: none"> <li>➤ Updated for firmware version R402.</li> <li>➤ Updated Summary of Revisions for R002 in <i>Table A.3: SEL-451-6 SV Subscriber ICD File Revision History</i>.</li> </ul>
20210514	<p><b>Section 1</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Specifications</i>.</li> </ul>
20210326	<p><b>Section 1</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Specifications</i>.</li> </ul> <p><b>Section 9</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Table 9.1: SEL-451-6 List of Commands</i>.</li> </ul> <p><b>Section 11</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Table 11.1: Alphabetical List of Relay Word Bits</i> and <i>Table 11.2: Row List of Relay Word Bits</i>.</li> </ul> <p><b>Appendix A</b></p> <ul style="list-style-type: none"> <li>➤ Updated Summary of Revisions for firmware version R401-V0.</li> </ul>
20210209	<p><b>Section 7</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Table 7.1: MET Command—Metering Only</i>.</li> </ul> <p><b>Appendix A</b></p> <ul style="list-style-type: none"> <li>➤ Updated Summary of Revisions for R401 in <i>Table A.1: Firmware Revision History</i>.</li> <li>➤ Updated Summary of Revisions for R002 in <i>Table A.3: SEL-451-6 SV Subscriber ICD File Revision History</i>.</li> </ul>
20201204	<p><b>Preface</b></p> <ul style="list-style-type: none"> <li>➤ Added <i>Differentiating Between Relay Versions</i>.</li> <li>➤ Updated <i>SEL-400 Series Relays Instruction Manual and Safety Marks</i>.</li> </ul> <p><b>Section 1</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Specifications</i>.</li> </ul> <p><b>Section 2</b></p> <ul style="list-style-type: none"> <li>➤ Updated the breaker jumper impact on SCADA breaker control.</li> <li>➤ Added TiDL relays under <i>Secondary Circuit Connections</i>.</li> </ul> <p><b>Section 3</b></p> <ul style="list-style-type: none"> <li>➤ Updated <i>Relay Test Connections and Checking Relay Operation</i>.</li> <li>➤ Added <i>Testing Selective Protection Disabling</i>.</li> </ul> <p><b>Section 5</b></p> <ul style="list-style-type: none"> <li>➤ Updated for enhanced selective protection disabling logic.</li> <li>➤ Updated <i>Figure 5.42: Best Choice Ground Directional Element Logic</i> and <i>Figure 5.46: Ground Directional Element Output Logic Diagram</i>.</li> <li>➤ Updated text and figures in <i>Circuit Breaker Failure Protection</i> and <i>Synchronism Check</i>.</li> </ul> <p><b>Section 6</b></p> <ul style="list-style-type: none"> <li>➤ Updated to differentiate some settings between SV and TiDL relays.</li> </ul>

**Table A.6 Instruction Manual Revision History (Sheet 5 of 5)**

Date Code	Summary of Revisions
	<p><b>Section 7</b>        ➤ Updated to include impact of TiDL lost packets on metering.</p> <p><b>Section 8</b>        ➤ Updated to include TiDL-specific settings and default settings changes as a result of the enhanced selective protection disabling logic.</p> <p><b>Section 9</b>        ➤ Removed <b>CFG NFREQf</b>.</p> <p><b>Section 10</b>        ➤ Updated logical node tables.</p> <p><b>Section 11</b>        ➤ Updated Relay Word bit tables.</p> <p><b>Section 12</b>        ➤ Updated analog quantity tables.</p> <p><b>Appendix A</b>        ➤ Updated for firmware version R401-V0.        ➤ Updated for ICD versions R002-V0 in <i>Table A.3: SEL-451-6 SV Subscriber ICD File Revision History</i> and R001-V0 in <i>Table A.4: SEL-451-6 TiDL ICD File Revision History</i>.</p> <p><b>Command Summary</b>        ➤ Removed <b>CFG NFREQf</b>.</p>
20201009	<p><b>Appendix A</b>        ➤ Updated for firmware version R400-V2.</p>
20191210	<p><b>Appendix A</b>        ➤ Updated for firmware version R400-V1.</p>
20180910	<p>➤ Initial version.</p>

**This page intentionally left blank**

# SEL-451-6 Relay Command Summary

<b>Command<sup>a, b</sup></b>	<b>Description</b>
<b>2ACCESS</b>	Go to Access Level 2 (complete relay monitoring and control)
<b>89CLOSE <i>n</i></b>	Close disconnect switch <i>n</i> ( <i>n</i> = 1–20)
<b>89OPEN <i>n</i></b>	Open disconnect switch <i>n</i> ( <i>n</i> = 1–20)
<b>AACCESS</b>	Go to Access Level A (automation configuration)
<b>ACCESS</b>	Go to Access Level 1 (monitor relay)
<b>BACCESS</b>	Go to Access Level B (monitor relay and control circuit breakers)
<b>BNAME</b>	ASCII names of Fast Meter status bits
<b>BREAKER <i>n</i></b>	Display the circuit breaker report and breaker history; preload and reset breaker monitor data ( <i>n</i> = 1 is BK1; <i>n</i> = 2 is BK2)
<b>CASCII</b>	Generate the Compressed ASCII response configuration message
<b>CBREAKER</b>	Display Compressed ASCII breaker status report
<b>CEVENT</b>	Display Compressed ASCII event report
<b>CFG NFREQ<i>f</i></b>	In DSS relays, set the nominal frequency, <i>f</i> (50 or 60)
<b>CHISTORY</b>	Display Compressed ASCII history report
<b>CLOSE <i>n</i></b>	Close the circuit breaker ( <i>n</i> = 1 is BK1; <i>n</i> = 2 is BK2)
<b>COM <i>c</i></b>	Display relay-to-relay MIRRORED BITS communications data ( <i>c</i> = A is Channel A; <i>c</i> = B is Channel B; <i>c</i> = M is either enabled single channel)
<b>COM PRP</b>	Display PRP information and statistics for the five-port Ethernet card
<b>COM PTP</b>	Display a report on PTP data sets and statistics
<b>COM RTC</b>	Display statistics for synchrophasor client channels
<b>COM SV</b>	Display information and statistics for the configured SV publications or subscriptions
<b>CONTROL <i>nn</i></b>	Set, clear, or pulse an internal remote bit ( <i>nn</i> is the remote bit number from 01–32)
<b>COPY <i>m n</i></b>	Copy settings between instances in the same class ( <i>m</i> and <i>n</i> are instance numbers; for example: <i>m</i> = 1 is Group 1; <i>n</i> = 2 is Group 2)
<b>CPR</b>	Display Compressed ASCII signal profiling report
<b>CSER</b>	Display Compressed ASCII sequential events report
<b>CSTATUS</b>	Display Compressed ASCII relay status report
<b>CSUMMARY</b>	Display Compressed ASCII summary event report
<b>DATE</b>	Display and set the date
<b>DNAME X</b>	ASCII names of all relay digital points reported via Fast Meter
<b>ETHERNET</b>	Displays Ethernet port (PORT 5) configuration and status
<b>EVENT</b>	Display and acknowledge event reports
<b>EXIT</b>	Terminates a Telnet session
<b>FILE</b>	Transfer files between the relay and external software
<b>GOOSE</b>	Displays transmit and receive GOOSE messaging information
<b>GROUP</b>	Display the active group number or select the active group
<b>HELP</b>	List and describe available commands at each access level
<b>HISTORY</b>	View event summaries/histories; clear event summary data
<b>HIZ</b>	Displays report of ground overcurrent high-impedance faults

Command <sup>a, b</sup>	Description
<b>HSG</b>	Displays 100 long-term and short-term histogram counter values of three phases, plus the learned limits
<b>ID</b>	Display the firmware id, user id, device code, part number, and configuration information
<b>INI HIF</b>	Restarts 24-hour high-impedance fault tuning process
<b>IRIG</b>	Update the internal clock/calendar from the IRIG-B input
<b>LOG HIF</b>	Displays the progress of the HIF detection in the percentage to their final pickup
<b>LOOPBACK</b>	Connect MIRRORED BITS data from transmit to receive on the same port
<b>MAC</b>	Displays the MAC addresses
<b>MAP 1</b>	View the relay database organization
<b>METER</b>	Display metering data and internal relay operating variables
<b>MET HIF</b>	Display high-impedance fault data
<b>OACCESS</b>	Go to Access Level O (output configuration)
<b>OPEN <i>n</i></b>	Open the circuit breaker ( <i>n</i> = 1 is BK1; <i>n</i> = 2 is BK2)
<b>PACCESS</b>	Go to Access Level P (protection configuration)
<b>PASSWORD <i>n</i></b>	Change relay passwords for Access Level <i>n</i>
<b>PING</b>	Sends an ICMP echo request message to the provided IP address to confirm connectivity
<b>PORT</b>	Connect to a remote relay via MIRRORED BITS virtual terminal (port <i>p</i> = 1–3, F)
<b>PROFILE</b>	Display signal profile records
<b>PULSE OUT<i>nnn</i></b>	Pulse a relay control output (OUT <i>nnn</i> is a control output)
<b>QUIT</b>	Reduce access level to Access Level 0 (exit relay control)
<b>RTC</b>	Display configuration of received remote synchrophasors
<b>SER</b>	View Sequential Events Recorder report
<b>SET</b>	Set or modify relay settings
<b>SHOW</b>	Display relay settings
<b>SNS</b>	Display Sequential Events Recorder settings name strings (Fast SER)
<b>STATUS</b>	Report or clear relay status and SELOGIC control equation errors
<b>SUMMARY</b>	Display a summary event report
<b>TARGET</b>	Display relay elements for a row in the Relay Word table
<b>TEC</b>	Display time-error estimate; display or modify time-error correction value
<b>TEST DB</b>	Display or place values in the Fast Message database
<b>TEST DB2</b>	Display or place values in the database for DNP3 and IEC 61850
<b>TEST FM</b>	Display or place values in metering database (Fast Meter)
<b>TEST SV</b>	For SV publisher relays, publish SV test messages. For SV subscriber relays, accept SV test messages.
<b>TIME</b>	Display and set the internal clock
<b>TIME Q</b>	Display detailed information on the relay internal clock
<b>TRIGGER</b>	Initiate a data capture and record an event report
<b>VERSION</b>	Display the relay hardware and software configurations
<b>VIEW 1</b>	View data from the Fast Message database
<b>VSSI</b>	Display VSSI report data

<sup>a</sup> See Section 9: ASCII Command Reference for more information.<sup>b</sup> For help on a specific command, type HELP [command] <Enter> at an ASCII terminal communicating with the relay.

# SEL-451-6 Relay Command Summary

<b>Command<sup>a, b</sup></b>	<b>Description</b>
<b>2ACCESS</b>	Go to Access Level 2 (complete relay monitoring and control)
<b>89CLOSE <i>n</i></b>	Close disconnect switch <i>n</i> ( <i>n</i> = 1–20)
<b>89OPEN <i>n</i></b>	Open disconnect switch <i>n</i> ( <i>n</i> = 1–20)
<b>AACCESS</b>	Go to Access Level A (automation configuration)
<b>ACCESS</b>	Go to Access Level 1 (monitor relay)
<b>BACCESS</b>	Go to Access Level B (monitor relay and control circuit breakers)
<b>BNAME</b>	ASCII names of Fast Meter status bits
<b>BREAKER <i>n</i></b>	Display the circuit breaker report and breaker history; preload and reset breaker monitor data ( <i>n</i> = 1 is BK1; <i>n</i> = 2 is BK2)
<b>CASCII</b>	Generate the Compressed ASCII response configuration message
<b>CBREAKER</b>	Display Compressed ASCII breaker status report
<b>CEVENT</b>	Display Compressed ASCII event report
<b>CFG NFREQ<i>f</i></b>	In DSS relays, set the nominal frequency, <i>f</i> (50 or 60)
<b>CHISTORY</b>	Display Compressed ASCII history report
<b>CLOSE <i>n</i></b>	Close the circuit breaker ( <i>n</i> = 1 is BK1; <i>n</i> = 2 is BK2)
<b>COM <i>c</i></b>	Display relay-to-relay MIRRORED BITS communications data ( <i>c</i> = A is Channel A; <i>c</i> = B is Channel B; <i>c</i> = M is either enabled single channel)
<b>COM PRP</b>	Display PRP information and statistics for the five-port Ethernet card
<b>COM PTP</b>	Display a report on PTP data sets and statistics
<b>COM RTC</b>	Display statistics for synchrophasor client channels
<b>COM SV</b>	Display information and statistics for the configured SV publications or subscriptions
<b>CONTROL <i>nn</i></b>	Set, clear, or pulse an internal remote bit ( <i>nn</i> is the remote bit number from 01–32)
<b>COPY <i>m n</i></b>	Copy settings between instances in the same class ( <i>m</i> and <i>n</i> are instance numbers; for example: <i>m</i> = 1 is Group 1; <i>n</i> = 2 is Group 2)
<b>CPR</b>	Display Compressed ASCII signal profiling report
<b>CSER</b>	Display Compressed ASCII sequential events report
<b>CSTATUS</b>	Display Compressed ASCII relay status report
<b>CSUMMARY</b>	Display Compressed ASCII summary event report
<b>DATE</b>	Display and set the date
<b>DNAME X</b>	ASCII names of all relay digital points reported via Fast Meter
<b>ETHERNET</b>	Displays Ethernet port (PORT 5) configuration and status
<b>EVENT</b>	Display and acknowledge event reports
<b>EXIT</b>	Terminates a Telnet session
<b>FILE</b>	Transfer files between the relay and external software
<b>GOOSE</b>	Displays transmit and receive GOOSE messaging information
<b>GROUP</b>	Display the active group number or select the active group
<b>HELP</b>	List and describe available commands at each access level
<b>HISTORY</b>	View event summaries/histories; clear event summary data
<b>HIZ</b>	Displays report of ground overcurrent high-impedance faults

Command <sup>a, b</sup>	Description
<b>HSG</b>	Displays 100 long-term and short-term histogram counter values of three phases, plus the learned limits
<b>ID</b>	Display the firmware id, user id, device code, part number, and configuration information
<b>INI HIF</b>	Restarts 24-hour high-impedance fault tuning process
<b>IRIG</b>	Update the internal clock/calendar from the IRIG-B input
<b>LOG HIF</b>	Displays the progress of the HIF detection in the percentage to their final pickup
<b>LOOPBACK</b>	Connect MIRRORED BITS data from transmit to receive on the same port
<b>MAC</b>	Displays the MAC addresses
<b>MAP 1</b>	View the relay database organization
<b>METER</b>	Display metering data and internal relay operating variables
<b>MET HIF</b>	Display high-impedance fault data
<b>OACCESS</b>	Go to Access Level O (output configuration)
<b>OPEN <i>n</i></b>	Open the circuit breaker ( <i>n</i> = 1 is BK1; <i>n</i> = 2 is BK2)
<b>PACCESS</b>	Go to Access Level P (protection configuration)
<b>PASSWORD <i>n</i></b>	Change relay passwords for Access Level <i>n</i>
<b>PING</b>	Sends an ICMP echo request message to the provided IP address to confirm connectivity
<b>PORT</b>	Connect to a remote relay via MIRRORED BITS virtual terminal (port <i>p</i> = 1–3, F)
<b>PROFILE</b>	Display signal profile records
<b>PULSE OUT<i>nnn</i></b>	Pulse a relay control output (OUT <i>nnn</i> is a control output)
<b>QUIT</b>	Reduce access level to Access Level 0 (exit relay control)
<b>RTC</b>	Display configuration of received remote synchrophasors
<b>SER</b>	View Sequential Events Recorder report
<b>SET</b>	Set or modify relay settings
<b>SHOW</b>	Display relay settings
<b>SNS</b>	Display Sequential Events Recorder settings name strings (Fast SER)
<b>STATUS</b>	Report or clear relay status and SELOGIC control equation errors
<b>SUMMARY</b>	Display a summary event report
<b>TARGET</b>	Display relay elements for a row in the Relay Word table
<b>TEC</b>	Display time-error estimate; display or modify time-error correction value
<b>TEST DB</b>	Display or place values in the Fast Message database
<b>TEST DB2</b>	Display or place values in the database for DNP3 and IEC 61850
<b>TEST FM</b>	Display or place values in metering database (Fast Meter)
<b>TEST SV</b>	For SV publisher relays, publish SV test messages. For SV subscriber relays, accept SV test messages.
<b>TIME</b>	Display and set the internal clock
<b>TIME Q</b>	Display detailed information on the relay internal clock
<b>TRIGGER</b>	Initiate a data capture and record an event report
<b>VERSION</b>	Display the relay hardware and software configurations
<b>VIEW 1</b>	View data from the Fast Message database
<b>VSSI</b>	Display VSSI report data

<sup>a</sup> See Section 9: ASCII Command Reference for more information.<sup>b</sup> For help on a specific command, type HELP [command] <Enter> at an ASCII terminal communicating with the relay.