

Currently gitignored files, per directory and macro

sg13cmos5l_cm_ip__single2diff2single | root .gitignore, working tree: 25 lines (committed on branch pcells as 8757210: 26 lines, still with the _docs line) | state of 2026-10-02 14:25 | 16,190 ignored files in total, 14,299 of them in OgueyAebischerBias/verification/cace/_runs

Directory (relative to the macro root, or repo root for Top level)	inverter	slot	counter	IOPadDiff2Single	IOPadSingle2Diff	IOPad	OgueyAebischerBias	Top level	class_ab_pad_ driver (proposed rules)
layout/klayout/backups				backups/ 667 files				backups/ 2 files	
layout/klayout/ drc_run_slot		drc_run_slot/ 4 files							
layout/klayout/lvs_run_*		lvs_run_slot_ 2026_09_28_ 02_54_58/ 3 files lvs_run_slot_ 2026_09_28_ 03_13_19/ 4 files							
netlist/pex	pex/ *.log x1	pex/ *.log x1	pex/ *.log x1					pex/ *.log x1	
schematic/xschem/ simulations	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	
testbenches/xschem/ simulations	simulations/ 9 files	simulations/ 1 file	simulations/ 3 files	simulations/ 1 file	simulations/ 0 files (empty dir)	simulations/ <i>rule only, dir absent</i>	simulations/ 2 files	simulations/ 3 files	xschem/ simulations/ 4 files, tracked
testbenches/cocotb/ sim_build			sim_build/ 5 files						
testbenches/verilog			verilog/ *.vcd x1						
flow/final			final/ 29 files						
flow/librelane/runs			runs/ 1,027 files						
fpga/*/build			build/ <i>rule only, dir absent</i>						
verification/cace/_runs	_runs/ <i>rule only, dir absent</i>	_runs/ <i>rule only, dir absent</i>	_runs/ <i>rule only, dir absent</i>	_runs/ <i>rule only, dir absent</i>	_runs/ <i>rule only, dir absent</i>	_runs/ <i>rule only, dir absent</i>	_runs/ 14,299 files		_runs/ 6,464 files
verification/cace/netlist	netlist/ <i>rule only, dir absent</i>	netlist/ <i>rule only, dir absent</i>	netlist/ <i>rule only, dir absent</i>	netlist/ <i>rule only, dir absent</i>	netlist/ <i>rule only, dir absent</i>	netlist/ <i>rule only, dir absent</i>	netlist/ 1 file		netlist/ 1 file, tracked
verification/cace/ templates/simulations	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>		simulations/ <i>rule only, dir absent</i>
verification/drc/ *.klayout.drc	inverter.klayout.drc/ *.log x32	slot.klayout.drc/ *.log x32						sg13cmos5l_cm_ip__ single2diff2single. klayout.drc/ *.log x32	

Directory (relative to the macro root, or repo root for Top level)	inverter	slot	counter	IOPadDiff2Single	IOPadSingle2Diff	IOPad	OgueyAebischerBias	Top level	class_ab_pad_ driver (proposed rules)
verification/drc/ *.magic.drc	inverter.magic.drc/ *.log ×1 drc_*.tcl ×1							sg13cmos5l_cm_ip__ single2diff2single. magic.drc/ *.log ×1 drc_*.tcl ×1	
verification/lvs/ *.klayout.lvs	inverter.klayout.lvs/ *.log ×3							sg13cmos5l_cm_ip__ single2diff2single. klayout.lvs/ *.log ×3	
verification/lvs/ *.magic.lvs	inverter.magic.lvs/ *.log ×1 ext_*.tcl ×1							sg13cmos5l_cm_ip__ single2diff2single. magic.lvs/ *.log ×1 ext_*.tcl ×1	
scripts/pcells/ __pycache__								__pycache__/ 1 file	
save_from_claudes_fuckup								save_from_claudes_ fuckup/ 14 files	

Notes

- Bold name** = actual directory name in that macro. Gray line under it = what is ignored there: all files of the directory (*n files*), or only files matching a pattern (**.log ×n*). *Gray name, rule only* = a rule covers that path but the directory does not exist. Empty cell = no rule for it, nothing there. A * in a row title stands for the macro name: one row for the directories that a single .gitignore wildcard covers (lvs_run_*, *.log, drc_*.tcl, ext_*.tcl).
- The rows schematic/.../simulations, testbenches/.../simulations and the three verification/cace/... rows are covered for every macro by the five /macros/*/... lines; flow/final and fpga/*/build are counter-only rules.
- Rules that decide no existing file today: pex_*.tcl, *.raw, *.pyc, *.ext, .DS_Store.
- Untracked and not ignored: Makefile.bak, HANDOVER_xschem_makefile_lvs_and_chatlog_integrity.md, macros/slot/verification/drc/slot.klayout.drc/slot.klay_slot_full.lyrdb, macros/OgueyAebischerBias/verification/cace/_docs/ (6 files, since the _docs rule is gone), and _gitignore (a copy of an earlier 35-line draft of the .gitignore, 2026-10-01 23:15).
- layout/klayout/backups/ is written by the KLayout Auto-Backup plugin (iic-jku/klayout-auto-backup): one <layout>_backup_<date>_<time>.klay.gds plus a 158-byte .klay.klib stub every 5 minutes per open layout, no rotation seen (oldest 2026-09-28; 667 files, about 650 MB in IOPadDiff2Single).
- verification/cace/_docs/ (OgueyAebischerBias, 6 files, 120 KB) is the datasheet CACE generates: reference.md, reference_schematic.md (14 of 15 parameters 'Skip'), two SVGs, two PNGs. Decision 2026-10-02: _docs is not ignored (CACE output is tracked), _runs stays ignored because of its size (OgueyAebischerBias: 14,299 files, 67 MB). The .gitignore line was removed in the working tree, not committed yet. The inverter's make sim-cace still deletes _docs after copying its PNGs into verification/cace/results/inverter/.
- class_ab_pad_driver** is a module on the orphan branch *sudel_buecher* (design_considerations/class_ab_pad_driver/ in the sudelbuecher worktree). That branch has no .gitignore, so nothing is ignored there today; the column shows where the proposed rules (file sudelbuecher .gitignore) apply. _runs/: 3 runs, 6,464 files, 38 MB, untracked. Its xschem/simulations/ sits in the testbenches/.../simulations row because its path is xschem/simulations. *tracked* = files already in git: they match a proposed rule, but a rule does not untrack them (git rm --cached would). Its _docs/ (49 files) is tracked and has no rule.