


d2s_bias_in: reference current INTO iref (from an external PMOS source, 5 uA nominal)

NI (a copy of BN) takes I_ref; its gate line drives the sinks NBPC, NBP, NABP out of the PMOS diodes; BP's gate line drives the sources PBNC, PBN, PABN into the NMOS diodes.



Mirror tree and diodes. The six diodes are those of d2s_bias_lp and set the bias voltages:

vbp: BP 5u/6u, 5 uA (unit tails). vbpc: BPC 1u/4u, 2 uA (mirror cascodes). vabp: RP2 on RP1, 5 uA (ABP, FPL).

vbn: BN 6u/6u, 5 uA (fold sinks). vbnc: BNC 1u/8u, 2 uA (fold cascodes). vabn: RN2 on RN1, 5 uA (ABN, FNL).

PMOS gate lines come from PMOS diodes on vdd, NMOS gate lines from NMOS diodes on vss: bias crosses blocks as currents.

RP1 and RN1 are the class-AB replicas of OP and ON: they sit on the output-stage rails vddo / vsso (separate rails

from the right). RP2 keeps its n-well on vdd, like ABP. RN1 needs a local substrate tap ring on vsso, like ON.