

Currently gitignored files, per directory and macro

sg13cmos5l_cm_ip__single2diff2single | root .gitignore with the six wildcard lines (26 lines, committed on branch pcells as 8757210) | state of 2026-10-02 12:05 (counts unchanged) | 16,196 ignored files in total, 14,299 of them in OgueyAebischerBias/verification/cace/_runs

Directory (relative to the macro root, or repo root for Top level)	inverter	slot	counter	IOPadDiff2Single	IOPadSingle2Diff	IOPad	OgueyAebischerBias	Top level
layout/klayout/backups				backups/ 667 files				backups/ 2 files
layout/klayout/drc_run_slot		drc_run_slot/ 4 files						
layout/klayout/lvs_run_*		lvs_run_slot_ 2026_09_28_02_54_58/ 3 files lvs_run_slot_ 2026_09_28_03_13_19/ 4 files						
netlist/pex	pex/ *.log ×1	pex/ *.log ×1	pex/ *.log ×1					pex/ *.log ×1
schematic/xschem/simulations	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>
testbenches/xschem/simulations	simulations/ 9 files	simulations/ 1 file	simulations/ 3 files	simulations/ 1 file	simulations/ 0 files (empty dir)	simulations/ <i>rule only, dir absent</i>	simulations/ 2 files	simulations/ 3 files
testbenches/cocotb/sim_build			sim_build/ 5 files					
testbenches/verilog			verilog/ *.vcd ×1					
flow/final			final/ 29 files					
flow/librelane/runs			runs/ 1,027 files					
fpga/*/build			build/ <i>rule only, dir absent</i>					
verification/cace/_runs	_runs/ <i>rule only, dir absent</i>	_runs/ <i>rule only, dir absent</i>	_runs/ <i>rule only, dir absent</i>	_runs/ <i>rule only, dir absent</i>	_runs/ <i>rule only, dir absent</i>	_runs/ <i>rule only, dir absent</i>	_runs/ 14,299 files	
verification/cace/_docs	_docs/ <i>rule only, dir absent</i>	_docs/ <i>rule only, dir absent</i>	_docs/ <i>rule only, dir absent</i>	_docs/ <i>rule only, dir absent</i>	_docs/ <i>rule only, dir absent</i>	_docs/ <i>rule only, dir absent</i>	_docs/ 6 files	
verification/cace/netlist	netlist/ <i>rule only, dir absent</i>	netlist/ <i>rule only, dir absent</i>	netlist/ <i>rule only, dir absent</i>	netlist/ <i>rule only, dir absent</i>	netlist/ <i>rule only, dir absent</i>	netlist/ <i>rule only, dir absent</i>	netlist/ 1 file	
verification/ cace/templates/simulations	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	
verification/drc/*.klayout.drc	inverter.klayout.drc/ *.log ×32	slot.klayout.drc/ *.log ×32						sg13cmos5l_cm_ip__ single2diff2single. klayout.drc/ *.log ×32

Directory (relative to the macro root, or repo root for Top level)	inverter	slot	counter	IOPadDiff2Single	IOPadSingle2Diff	IOPad	OgueyAebischerBias	Top level
verification/drc/*.magic.drc	inverter.magic.drc/ *.log ×1 drc_*.tcl ×1							sg13cmos5l_cm_ip__ single2diff2single. magic.drc/ *.log ×1 drc_*.tcl ×1
verification/lvs/*.klayout.lvs	inverter.klayout.lvs/ *.log ×3							sg13cmos5l_cm_ip__ single2diff2single. klayout.lvs/ *.log ×3
verification/lvs/*.magic.lvs	inverter.magic.lvs/ *.log ×1 ext_*.tcl ×1							sg13cmos5l_cm_ip__ single2diff2single. magic.lvs/ *.log ×1 ext_*.tcl ×1
scripts/pcells/__pycache__								__pycache__/ 1 file
save_from_claude's_fuckup								save_from_claude's_fuckup / 14 files

Notes

- **Bold name** = actual directory name in that macro. Gray line under it = what is ignored there: all files of the directory (*n files*), or only files matching a pattern (**.log ×n*). *Gray name, rule only* = a rule covers that path but the directory does not exist. Empty cell = no rule for it, nothing there. A * in a row title stands for the macro name: one row for the directories that a single .gitignore wildcard covers (lvs_run_*, *.log, drc_*.tcl, ext_*.tcl).
- The rows schematic/.../simulations, testbenches/.../simulations and the four verification/cace/... rows are covered for every macro by the six /macros/*/... lines; flow/final and fpga/*/build are counter-only rules.
- Rules that decide no existing file today: pex_*.tcl, *.raw, *.pyc, *.ext, .DS_Store.
- Untracked and not ignored: Makefile.bak, HANDOVER_xschem_makefile_lvs_and_chatlog_integrity.md, macros/slot/verification/drc/slot.klayout.drc/slot.klay_slot_full.lyrdb, and __gitignore (a copy of an earlier 35-line draft of the .gitignore, 2026-10-01 23:15).
- layout/klayout/backups/ is written by the KLayout Auto-Backup plugin (iic-jku/klayout-auto-backup): one <layout>_backup_<date>_<time>.klay.gds plus a 158-byte .klay.klib stub every 5 minutes per open layout, no rotation seen (oldest 2026-09-28; 667 files, about 650 MB in IOPadDiff2Single).
- verification/cace/_docs/ (OgueyAebischerBias, 6 files, 120 KB) is the datasheet CACE generates: reference.md, reference_schematic.md (14 of 15 parameters 'Skip'), two SVGs, two PNGs. The inverter's make_sim-cace copies its PNGs into the tracked verification/cace/results/inverter/ and then deletes _runs, _docs and netlist. Whether to track _docs is open.