

Currently gitignored files, per directory and macro

sg13cmos5l_cm_ip__single2diff2single | root .gitignore with the six wildcard lines (26 lines, blob c8e482a, uncommitted on branch pcells) | state of 2026-10-02 06:5x | 16,196 ignored files in total, 14,299 of them in OgueyAebischerBias/verification/cace/_runs

Directory (relative to the macro root, or repo root for Top level)	inverter	slot	counter	IOPadDiff2Single	IOPadSingle2Diff	IOPad	OgueyAebischerBias	Top level
layout/klayout/backups				backups/ 667 files				backups/ 2 files
layout/klayout/drc_run_slot		drc_run_slot/ 4 files						
layout/klayout/lvs_run_slot_ 2026_09_28_02_54_58		lvs_run_slot_ 2026_09_28_02_54_58/ 3 files						
layout/klayout/lvs_run_slot_ 2026_09_28_03_13_19		lvs_run_slot_ 2026_09_28_03_13_19/ 4 files						
netlist/pex	pex/ *.log ×1	pex/ *.log ×1	pex/ *.log ×1					pex/ *.log ×1
schematic/xschem/simulations	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>
testbenches/xschem/simulations	simulations/ 9 files	simulations/ 1 file	simulations/ 3 files	simulations/ 1 file	simulations/ 0 files (empty dir)	simulations/ <i>rule only, dir absent</i>	simulations/ 2 files	simulations/ 3 files
testbenches/cocotb/sim_build			sim_build/ 5 files					
testbenches/verilog			verilog/ *.vcd ×1					
flow/final			final/ 29 files					
flow/librelane/runs			runs/ 1,027 files					
fpga/*/build			build/ <i>rule only, dir absent</i>					
verification/cace/_runs	_runs/ <i>rule only, dir absent</i>	_runs/ <i>rule only, dir absent</i>	_runs/ <i>rule only, dir absent</i>	_runs/ <i>rule only, dir absent</i>	_runs/ <i>rule only, dir absent</i>	_runs/ <i>rule only, dir absent</i>	_runs/ 14,299 files	
verification/cace/_docs	_docs/ <i>rule only, dir absent</i>	_docs/ <i>rule only, dir absent</i>	_docs/ <i>rule only, dir absent</i>	_docs/ <i>rule only, dir absent</i>	_docs/ <i>rule only, dir absent</i>	_docs/ <i>rule only, dir absent</i>	_docs/ 6 files	
verification/cace/netlist	netlist/ <i>rule only, dir absent</i>	netlist/ <i>rule only, dir absent</i>	netlist/ <i>rule only, dir absent</i>	netlist/ <i>rule only, dir absent</i>	netlist/ <i>rule only, dir absent</i>	netlist/ <i>rule only, dir absent</i>	netlist/ 1 file	
verification/cace/ templates/simulations	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	
verification/drc/ inverter.klayout.drc	inverter. klayout.drc/ *.log ×32							

Directory (relative to the macro root, or repo root for Top level)	inverter	slot	counter	IOPadDiff2Single	IOPadSingle2Diff	IOPad	OgueyAebischerBias	Top level
verification/drc/ inverter.magic.drc	inverter. magic.drc/ *.log ×1 drc_*.tcl ×1							
verification/lvs/ inverter.klayout.lvs	inverter. klayout.lvs/ *.log ×3							
verification/lvs/ inverter.magic.lvs	inverter. magic.lvs/ *.log ×1 ext_*.tcl ×1							
verification/drc/ slot.klayout.drc		slot. klayout.drc/ *.log ×32						
verification/drc/ sg13cmos5l_cm_ip__ single2diff2single.klayout.drc								sg13cmos5l_cm_ip__ single2diff2single. klayout.drc/ *.log ×32
verification/drc/ sg13cmos5l_cm_ip__ single2diff2single.magic.drc								sg13cmos5l_cm_ip__ single2diff2single. magic.drc/ *.log ×1 drc_*.tcl ×1
verification/lvs/ sg13cmos5l_cm_ip__ single2diff2single.klayout.lvs								sg13cmos5l_cm_ip__ single2diff2single. klayout.lvs/ *.log ×3
verification/lvs/ sg13cmos5l_cm_ip__ single2diff2single.magic.lvs								sg13cmos5l_cm_ip__ single2diff2single. magic.lvs/ *.log ×1 ext_*.tcl ×1
scripts/pcells/___pycache__								___pycache__/ 1 file
save_from_claudes_fuckup								save_from_claudes_fuckup/ 14 files

Notes

- **Bold name** = actual directory name in that macro. Gray line under it = what is ignored there: all files of the directory (*n files*), or only files matching a pattern (**.log ×n*). *Gray name, rule only* = a rule covers that path but the directory does not exist. Empty cell = no rule for it, nothing there.
- The wildcard rows (Schematic/.../simulations, testbenches/.../simulations, the four verification/cace/... rows) are covered for every macro by the six /macros/*/... lines; flow/final and fpga/*/build are counter-only rules.
- Rules that decide no existing file today: pex_*.tcl, *.raw, *.pyc, *.ext, .DS_Store.
- Untracked and not ignored: Makefile.bak, _gitignore, HANDOVER_xschem_makefile_lvs_and_chatlog_integrity.md, macros/slot/verification/drc/slot.klayout.drc/slot.klay_slot_full.lyrdb.