

Currently gitignored files, per directory and macro

sg13cmos5l_cm_ip__single2diff2single | root .gitignore, branch pcells, uncommitted edits | state of 2026-10-02 00:2x | 16,114 ignored files in total, 14,299 of them in OgueyAebischerBias/verification/cace/_runs

Directory (relative to the macro root, or repo root for Top level)	inverter	slot	counter	IOPadDiff2Single	OgueyAebischerBias	IOPad, IOPadSingle2Diff	Top level
layout/klayout/backups				backups/ 585 files			backups/ 2 files
layout/klayout/drc_run_slot		drc_run_slot/ 4 files					
layout/klayout/lvs_run_slot_ 2026_09_28_02_54_58		lvs_run_slot_ 2026_09_28_02_54_58/ 3 files					
layout/klayout/lvs_run_slot_ 2026_09_28_03_13_19		lvs_run_slot_ 2026_09_28_03_13_19/ 4 files					
netlist/pex	pex/ *.log ×1	pex/ *.log ×1	pex/ *.log ×1				pex/ *.log ×1
schematic/xschem/simulations	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>			simulations/ <i>rule only, dir absent</i>
testbenches/xschem/simulations	simulations/ 9 files	simulations/ 1 file	simulations/ 3 files	simulations/ 1 file	simulations/ only via *.raw ×2; no dir rule	simulations/ IOPadSingle2Diff: empty dir, NO RULE	simulations/ 3 files
testbenches/cocotb/sim_build			sim_build/ 5 files				
testbenches/verilog			verilog/ *.vcd ×1				
flow/final			final/ 29 files				
flow/librelane/runs			runs/ 1,027 files				
fpga/*/build			build/ <i>rule only, dir absent</i>				
verification/cace/_runs	_runs/ <i>rule only, dir absent</i>	_runs/ <i>rule only, dir absent</i>			_runs/ 14,299 files		
verification/cace/_docs	_docs/ <i>rule only, dir absent</i>	_docs/ <i>rule only, dir absent</i>			_docs/ 6 files		
verification/cace/netlist	netlist/ <i>rule only, dir absent</i>	netlist/ <i>rule only, dir absent</i>					
verification/cace/ netlist/schematic					schematic/ *.spice ×1 (narrower rule)		
verification/cace/ templates/simulations	simulations/ <i>rule only, dir absent</i>	simulations/ <i>rule only, dir absent</i>					
verification/drc/*.klayout.drc	inverter. klayout.drc/ *.log ×32	slot. klayout.drc/ *.log ×32					sg13cmos5l_cm_ip__ single2diff2single. klayout.drc/ *.log ×32
verification/drc/*.magic.drc	inverter. magic.drc/ *.log ×1 drc_*.tcl ×1						sg13cmos5l_cm_ip__ single2diff2single. magic.drc/ *.log ×1 drc_*.tcl ×1

Directory (relative to the macro root, or repo root for Top level)	inverter	slot	counter	IOPadDiff2Single	OgueyAebischerBias	IOPad, IOPadSingle2Diff	Top level
verification/lvs/*.klayout.lvs	inverter. klayout.lvs/ *.log ×3						sg13cmos5l_cm_ip__ single2diff2single. klayout.lvs/ *.log ×3
verification/lvs/*.magic.lvs	inverter. magic.lvs/ *.log ×1 ext_*.tcl ×1						sg13cmos5l_cm_ip__ single2diff2single. magic.lvs/ *.log ×1 ext_*.tcl ×1
scripts/pcells/__pycache__							__pycache__/ 1 file
save_from_claudes_fuckup							save_from_claudes_fuckup/ 14 files

Notes

- **Bold name** = actual directory name in that macro. Gray line under it = what is ignored there: all files of the directory (*n files*), or only files matching a pattern (**.log ×n*). *Gray name, rule only* = a rule exists but the directory does not. **Red** = directory exists, no rule covers it. Empty cell = nothing there.
- Row titles with * stand for directory names that embed the macro name; the cell shows the actual name.
- Rules that match nothing today: .DS_Store, pex_*.tcl, *.pyc (shadowed by __pycache__/_). *.ext only matters inside runs/, where runs/ wins.
- Untracked and not ignored (evening of 2026-10-01): Makefile.bak, HANDOVER_xschem_makefile_lvs_and_chatlog_integrity.md, macros/slot/verification/drc/slot.klayout.drc/slot.klay_slot_full.lyrdb (the last two should be committed, not ignored).