

A Simulation Circuit to Characterize Transistors

Christoph Maier *Member, IEEE*

Abstract—I present a simple simulation schematic to extract transistor parameters relevant for analog circuit design: transconductance g_m , transconductance per current g_m/I_d , and voltage gain g_m/g_o .

Keywords—SPICE, LTspice, MOSFET, process characterization, g_m/I_d design method

I. THE CIRCUIT




Fig. 1. Simulation schematics to characterize MOSFETs

The main design parameters for dimensioning MOSFETs are their drain current I_d , which controls transconductance, and the drain-to-source voltage V_{ds} , which controls output conductance g_o . However, the operating point of the transistor is controlled mostly by the gate-to-source voltage V_{gs} , which varies a lot between different wafers of the same IC design.

I solve this by regulating the gate voltage by a feedback loop that adjusts V_g to set the drain voltage V_d to a reference $V_{d,ref}$ by an ideal voltage controlled voltage source (VCVS) with voltage gain A . The schematics for the NMOS and PMOS simulation circuits are shown in Figure 1.

Kirchhoff's Current Law yields the small-signal equations

$$\begin{aligned} I_d &= g_m V_g + g_o V_d \\ V_g &= V_d + A (V_d - V_{d,ref}) \end{aligned} \quad (1)$$

which lead to

$$V_g = \frac{I_d - g_o V_{d,ref} A / (1 + A)}{g_m + g_o / (1 + A)} \quad (2)$$

and

$$V_d = \frac{I_d + A g_m V_{d,ref}}{(1 + A) g_m + g_o}. \quad (3)$$

In the ideal case of $A \rightarrow \infty$,

$$V_g = \frac{I_d - g_o V_{d,ref}}{g_m} \quad (4)$$

and

$$V_d = V_{d,ref}. \quad (5)$$

II. PARAMETER EXTRACTION

A. Transconductance

The transconductance g_m as function of drain current can be obtained by sweeping I_d for fixed V_d , as

$$1 / \left(\frac{\partial V_g}{\partial I_d} \right) = g_m + g_o / (1 + A) \xrightarrow{A \rightarrow \infty} g_m. \quad (6)$$

B. g_m/I_d

The specific transconductance g_m/I_d is a useful design parameter for setting the bias point of a transistor [1]. g_m/I_d is maximal in subthreshold operation. It is obtained by sweeping I_d for fixed V_d and calculating

$$1 / \left(\frac{\partial V_g}{\partial I_d} I_d \right) = \frac{g_m + g_o / (1 + A)}{I_d} \xrightarrow{A \rightarrow \infty} \frac{g_m}{I_d}. \quad (7)$$

C. g_m/g_o

While g_m or g_m/I_d is the most important design criterion for dimensioning a transistor, the next most important criterion is setting the output conductance g_o . With the circuits in Figure 1, the intrinsic voltage gain g_m/g_o can be extracted by sweeping $V_{d,ref}$ for constant I_d .

$$- \left(\frac{\partial V_d}{\partial V_{d,ref}} \right) / \left(\frac{\partial V_g}{\partial V_{d,ref}} \right) = \frac{\frac{A g_m}{(1+A)g_m + g_o}}{\frac{A g_o}{(1+A)g_m + g_o}} = \frac{g_m}{g_o}. \quad (8)$$

III. PARAMETER SWEEPS

A. Transconductance

Even when MOS transistor models are too complicated for hand calculations, the specific transconductance g_m/I_d indicates the operating region of the transistor [1].

In the weak inversion region, I_d is an exponential function of V_g ,

$$I_d = I_{d0} \exp \left(\frac{q}{n k T} (V_g - V_t) \right) \quad (9)$$

with V_t the threshold voltage, q the electron charge, k the Boltzmann constant, T the absolute temperature, $n > 1$ a process dependent factor, and I_{d0} a proportionality constant depending on geometry, so

$$\frac{g_m}{I_d} = \frac{\frac{\partial I_d}{\partial V_g}}{I_d} = \frac{\frac{q}{n k T} I_{d0} \exp \left(\frac{q}{n k T} (V_g - V_t) \right)}{I_{d0} \exp \left(\frac{q}{n k T} (V_g - V_t) \right)} = \frac{q}{n k T}. \quad (10)$$

In the strong inversion region, I_d depends quadratically on V_g ,

$$I_d = \frac{\kappa}{2} (V_g - V_t)^2 \quad (11)$$

with the threshold voltage V_t and a geometry and process dependent factor κ , so

$$\frac{g_m}{I_d} = \frac{\kappa (V_g - V_t)}{\frac{\kappa}{2} (V_g - V_t)^2} = \frac{2}{V_g - V_t} \quad (12)$$

where $V_g - V_t > 2 \frac{n k T}{q}$ for the transistor to be above weak inversion.

With a logarithmic dc sweep of I_d at a given V_d , the transition between weak and strong inversion can be seen by g_m/I_d falling from its essentially constant value for weak inversion at the onset of strong inversion. g_m is obtained by taking the derivative with respect to the dc sweep variable I_d of both V_g and I_d . This is shown in LTSpice IV for two different processes (TSMC 250 nm and TSMC 180 nm) in Figures 2 and 3.




Fig. 2. Transconductance characterization for 250 nm process [4]




Fig. 3. Transconductance characterization for 180 nm process [5]

For smaller W/L ratios, g_m/I_d starts dropping at lower I_d , and for the same W/L ratio, the g_m/I_d of PMOS transistors starts dropping at lower I_d than NMOS due to the lower mobility of holes vs. electrons.

For low-power, low noise circuits, the signal amplifying transistors should be dimensioned and biased in weak inversion near the onset of moderate inversion.

B. Voltage gain




Fig. 4. Voltage gain characterization for 250 nm process [6]




Fig. 5. Voltage gain characterization for 180 nm process [7]

For the dc voltage gain of a transistor stage, the transconductance to output conductance ratio g_m/g_o is the key figure of merit. g_o depends on transistor length and drain-to-source voltage V_{ds} in a way too complicated for hand calculations.

A linear sweep of V_d at constant I_d allows to optimize transistor length and minimum required V_{ds} to achieve the best possible voltage gain within design constraints for the process. g_m and g_o are obtained by taking the derivatives of V_g and V_d with respect to the dc sweep variable V_d , and calculating the ratio

$$\frac{g_m}{g_o} = -\frac{d(V_d)}{d(V_g)} \quad (13)$$

due to the implicit relation for constant I_d

$$g_o d(V_d) + g_m d(V_g) = 0. \quad (14)$$

Figures 4 and 5 show LTSpice IV linear V_d dc sweeps at different transistor lengths for two different processes (TSMC 250 nm and TSMC 180 nm).

Longer transistors have a higher g_m/g_o , PMOS can achieve higher g_m/g_o than NMOS, and the process with larger minimum feature size has higher maximal g_m/g_o .

IV. CONCLUSION

I present a single transistor simulation circuit, first published in the LTSpice Yahoo group in 2008 [2], with feedback control of the gate voltage V_g together with a method to dc sweep both I_d for constant V_d and V_d for constant I_d and a method to compute

$$g_m = \frac{d(I_d)}{d(V_g)} \quad \text{and} \quad \frac{g_m}{I_d} = \frac{\frac{d(I_d)}{d(V_g)}}{I_d} \quad (15)$$

from the I_d sweep, and

$$\frac{g_m}{g_o} = -\frac{d(V_d)}{d(V_g)} \quad (16)$$

from the V_d sweep.

This simulation circuit is suitable

- to get a quick overview of the properties of an unfamiliar IC process
- to set the dimension and bias points of transistors
- to design circuits using the g_m/I_d methodology. [1]

Coincidentally, the same feedback circuit, but without the parameter extraction methods, has been published in [3].

REFERENCES

- [1] F. Silveira, D. Flandre, P.G. A. Jespers, "A g_m/I_D based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA", IEEE Journal of Solid-State Circuits vol. 31 no. 9, Sep. 1996, pp. 1314–1319, doi:10.1109/4.535416
- [2] C. Maier, "Badenke und Klee", File directory, LTSpice Yahoo group, April 2008, URL: <https://groups.yahoo.com/neo/groups/LTspice/files/Badenke%20und%20Klee/>
- [3] E. Bruun, "CMOS Integrated Circuit Simulation with LTSpice", Figure 3.30, bookboon.com, 2nd ed. 2017, 1st ed. 2015, URL: <https://bookboon.com/en/cmos-integrated-circuit-simulation-with-ltspice-ebook>
- [4] C. Maier, *mos25u*, LTSpice IV simulation, schematic plot setup netlist
- [5] C. Maier, *mos18u*, LTSpice IV simulation, schematic plot setup netlist
- [6] C. Maier, *gm_over_go.mos25u*, LTSpice IV simulation, schematic plot setup netlist
- [7] C. Maier, *gm_over_go.mos18u*, LTSpice IV simulation, schematic plot setup netlist