









Table 2. Common R_{ILIM} Resistor Selections

DESIRED NOMINAL CURRENT LIMIT (mA)	IDEAL RESISTOR (kΩ)	CLOSEST 1% RESISTOR (kΩ)	RESISTOR TOLERANCE		ACTUAL LIMITS		
			1% LOW (kΩ)	1% HIGHT (kΩ)	IOS MIN (mA)	IOS NOM (mA)	IOS MAX (mA)
75	SHORT ILIM to IN				50.0	75.0	100.0
120	226.1	226	223.7	228.3	101.3	120.0	142.1
200	134.0	133	131.7	134.3	173.7	201.5	233.9
300	88.5	88.7	87.8	89.6	262.1	299.4	342.3
400	65.9	66.5	65.8	67.2	351.2	396.7	448.7
500	52.5	52.3	51.8	52.8	448.3	501.6	562.4
600	43.5	43.2	42.8	43.6	544.3	604.6	673.1
700	37.2	37.4	37.0	37.8	630.2	696.0	770.8
800	32.4	32.4	32.1	32.7	729.1	800.8	882.1
900	28.7	28.7	28.4	29.0	824.7	901.5	988.7
1000	25.8	26.1	25.8	26.4	908.3	989.1	1081.0
1100	23.4	23.2	23.0	23.4	1023.7	1109.7	1207.5
1200	21.4	21.5	21.3	21.7	1106.0	1195.4	1297.1
1300	19.7	19.6	19.4	19.8	1215.1	1308.5	1414.9
1400	18.3	18.2	18.0	18.4	1310.1	1406.7	1517.0
1500	17.0	16.9	16.7	17.1	1412.5	1512.4	1626.4
1600	16.0	15.8	15.6	16.0	1512.5	1615.2	1732.7
1700	15.0	15.0	14.9	15.2	1594.5	1699.3	1819.4





6.3.7 主时钟输出控制寄存器（MCLKOCR）

位号	地址	B7	B6	B5	B4	B3	B2	B1	B0
MCLKOCR	FE05	MCLKO_S1							
MCLKOCRH	FE06	时钟输出分频寄存器							

MCLKO_S1：时钟输出管脚选择（A版IP 分频后的系统时钟）

MCLKOCR[7:0]	系统时钟输出管脚
00000001	不输出时钟
00000011	SYSCLK/2
00000101	SYSCLK/4
00000111	SYSCLK/6
...	...
11111101	SYSCLK/126
11111111	SYSCLK/127

MCLKO_S1：系统时钟输出管脚选择
0：系统时钟输出管脚为 P5.4 (默认)
1：系统时钟输出管脚为 P1.6 (默认)

GBA: PHI O System Clock
(selectable none, 4.19MHz, 8.38MHz, 16.78MHz)
GBC: System Clock ~ 1.05 MHz
(CGB Double-speed mode: ~ 2.10 MHz)













原理图	Schematic9_1	更新日期	2025-10-02
		创建日期	2025-08-31
图页	P1	物料编码	
绘制		丐中丐	
审阅			
		版本	尺寸	页 1 共 1
嘉立创EDA		V1.0	A4	嘉立创EDA