Preliminary Performance Estimations and Benchmark Results for a Software-based Fault-Tolerance Approach aboard Miniaturized Satellite Computers

Christian M. Fuchs, Todor Stefanov, Nadia Murillo, and Aske Plaat June 8, 2017

Abstract

Modern embedded technology is a driving factor in satellite miniaturization, contributing to a massive boom in satellite launches and a rapidly evolving new space industry. Miniaturized satellites however suffer from low reliability, as traditional hardware-based fault-tolerance (FT) concepts are ineffective for on-board computers (OBCs) utilizing modern systems-on-a-chip (SoC). Larger satellites therefore continue to rely on proven processors with large feature sizes. Software-based concepts have largely been ignored by the space industry as they were researched only in theory, and have not yet reached the level of maturity necessary for implementation. In related work, we presented the first integral, real-world solution to enable fault-tolerant general-purpose computing with modern multiprocessor-SoCs (MPSoCs) for spaceflight, thereby enabling their use in future high-priority space missions. The presented multi-stage approach consists of three FT stages, combining coarse-grained thread-level distributed self-validation, FPGA reconfiguration, and mixed criticality to assure long-term FT and excellent scalability for both resource constrained and critical high-priority space missions. As part of the ongoing implementation effort towards a hardware prototype, several software implementations were achieved and tested. This document contains an outline of the conducted tests, performance evaluation results, and supplementary information not included in the actual paper. It is being continuously expanded and updated.

1 Worst-Case Performance Estimation

To achieve worst-case performance estimations, we developed a naive and unoptimized implementation of the first stage of our approach in C. The provided benchmark results were generated based on code derived off a special CCD readout program used for space-based astronomical instrumentation. The application was executed with a varying amount of data processing runs in a tile group at the indicated checking frequencies, and without protection for reference.

1.1 Implementation Outline

This implementation was written in approximately 800 lines of user-space C-code including benchmark facilities. It utilizes system calls and the POSIX threading library to simulate tiles and thread management. Thread-management at this level is computationally expensive, and is drastically faster in a kernel-level MPSoC based implementation. Besides enabling very pessimistic benchmarking, this implementation also serves as an excellent simulator to validate the correctness of the described logic, and allows better debugging than on the actual MPSoC implementation. Also, this allows to assess the performance of our approach pessimistically without requiring a full prototype in hardware, as simulating such a large FPGA design is only viable for debugging purposes but not for benchmarking.

1.2 Test Application

We encountered severe difficulties trying to benchmark this approach, as synthetic, widely used benchmark suites are unsuitable to benchmark OS-level functionality. Thus, we developed we derived a demo-application, off a representative, open-source and well documented scientific computing application. We chose to utilize the background scenario of scientific computing, as devices for scientific instrumentation are usually better documented. They often do not contain proprietary binary-only black-box applications and sometimes are published as open source ¹. Once available, we will also perform benchmarking with a representative command & data handling application provided by the project sponsor.

The program flow of our demo application is thus based on the NASA/James Webb Space Telescope's Mid-Infrared Instrument (MIRI) described in [1]. This program continuously reads three 16-bit 1024x1024 false-color sensor arrays and stores the results. It then averages multiple captured frames to optimize the instruments exposure time and avoid saturated pixels or capture faint astronomical sources [1].

1.3 Methodology and Test Setup

The setup simulates three tiles executing the described demo application. For each plot in Figure 1, 100 measurements were taken of the real-time necessary to process 600 1-Megapixel frames with subsequent processing runs. Data heavy modes indicate a high amount of post-processing runs, whereas compute-heavy modes indicate lower per-thread workload.

 $^{^{1}}$ especially NASA and other governmentally funded projects are required to publish specifications and software open source or in the public domain

• Very Compute Heavy: 60000 Postprocessing Runs

• Compute Heavy: 75000 Postprocessing Runs

• Balanced Compute Heavy: 90000 Postprocessing Runs

• Balanced Data Heavy: 105000 Postprocessing Runs

• Data Heavy: 135000 Postprocessing Runs

• Very Data Heavy: 150000 Postprocessing Runs

Benchmark results were generated on a Intel Core I7 Sandy Bridge-based system with a host kernel's scheduling frequency of 1kHz (CONFIG_HZ_1000). Hyper-Threading was disable to avoid interference between threads. Binaries compiled with GCC 6.3.1 (20161221) without compiler optimization (-00).

1.4 Results

This naive implementation of our approach at the application level on Linux shows median-best performance degradation of 9% and median-worst degradation of 26%, which are also indicated in Figure 1a and e in bold. Across all test runs, we measured on average 80% worst-case and 95% best-case performance compared to the unprotected reference runtime. The violin plots – shadows around the box-plots – indicate the distribution of the measurements to depict the accumulation of the individual measurements.

As expected, the performance varies depending on workload, with data-heavy tasks a-c showing better performance. This too was expected as the first stage's code consists mainly of function calls, integer operations, binary comparisons, and jumps. Drastically better performance can be expected in a more optimized implementation at the kernel level. To put these measurements into context, even a 50% performance degradation on modern MPSoCs will offer a factor-of-5 performance increase over state-of-the-art radiation-hardened processor designs. Assuming an average performance degradation between 10% and 20%, our approach can thus allow a modern MPSoC to perform drastically better than comparable state-of-the-art solutions, while requiring no proprietary processor design, offering full software-control at a fraction of the development effort and costs.

2 RTOS based Implementation

After successfully implementing the previous stage and profiling the logic, we took this implementation and ported it to run bare-metal on a Cortex-A9 platform. Initially, we ported the concept to an RTOS to avoid the extreme performance overhead induced due to userland controlled threading. Thus, we implemented this concept in RTEMS, as it is one of the standard RTOS and




Figure 1: Performance measurements for processing 600 frames with different checking frequencies and workloads.

the primary RTOS used within ESA associated space projects. This implementation was largely code-identical to the previous described implementation and also based upon POSIX threading. However, all costly low-level operations are now executed directly, no longer requiring system calls and context switches to kernel-mode.

2.1 Implementation Outline

Identical to prior section, except for bootstrapping being performed within the RTEMs executive.

2.2 Test Application

Identical to prior section.

2.3 Methodology and Test Setup

- Cortex-A9 MPCore @667MHz
- Xilinx Zynq-XC7Z020 on Avnet Zedboard
- 256 MB RAM

2.4 Results

Due to the extreme runtime to achieve significant and reproducible results, the quantity of measurements taken so far is not statistically significant. While a reduction of the test runtime would easily be possible, our objective at this stage is to retain the existing, well known test setup with its parameters. The results will be made available in a later version of this article.

3 Validation Memory Data Structures

This section contains additional information on the content and organization of validation memory. The OS's view on the tile-local shared memory area (validation memory) is depicted in below listings. For the owner tile, this memory is writeable, other tiles have RO access. Each tile's local validation memory is mapped to the same memory address, whereas other tiles' validation memory is accessible at a fixed memory address via the shared interconnect. We also briefly illustrate the utilized voting-result bus described in the paper.

3.1 Tile-Global Public Data

```
uint32_t member_of_thread_group;
* flag register: disagreement with tileX
* See also "Result Bus"
uint32_t disagree;
/**
* all the run-time information for our tile's threads
struct thread_info tiles_threads [NUM_THREADS];
/**
* Global checkpoing frequency calculated as GCD of all active
* thread groups and tile groups. Each time a new thread group
* is added to this tile, we update this value to:
* \ \textit{GCD} (old\_global\_checkpoint\_freq, \ thread -> app -> checking\_freq)
uint32_t global_checkpoint_freq;
/**
* all the thread meta information for our tile (dynamic part) 
 * dynamic information, is invalid if TILE\_STATUS\_FLAG\_ADDED
* or _BROKEN set!
uint8_t dynamic [];
};
```

3.2 Thread-level Data Structure (Validation Memory)

```
struct thread_info {
    /**
    * Checking intervall based upon the global checkpoint frequency
    * Not during all checkpoints, a thread will be checked unless:
    *
    * thread_checkpoint_freq == global_checkpoint_freq
    *
    * otherwise:
    * checkpoint_interval = thread_freq / global_checkpoint_freq
    */
int checkpoint_interval;

    /**
    * A check is performed for this thread, if this counter reaches
    * O, thus a check is pending.
    *
    * Gets set to checkpoint_interval each time this thread was
    * checked during a checkpoint, and decremented each checkpoint
    */
int next_check;

    /**
    * flags for status and low-level signaling
```

```
*/
uint32_t status;
#define THREAD_STATUS_FLAG_CS_VALID
                                       (1)
                                                // Checksum rdu?
#define THREAD_STATUS_FLAG_FAILURE
                                        (1<<1) // crash/...
* Checksum for comparison with and by siblings
* Current implementation uses CRC32 from zlib
crc32_t csum;
* length of the checksum data in bytes at *csum
uint16_t len;
/**
* Size of the state buffer used by the sync() and update()
* checking routines.
char data[STATE_BUFFER_SIZE_BYTES];
```

4 Result Bus MUX

To illustrate the general idea of how the output bus looks like, we provide a VHDL code listing. In our Vivado-based implementation, we of course utilize the library MUX. Alternatively, this bus can be implemented using the GPIO pins of a COTS MPSoC or simply as depicted below in memory.

This bus can be utilized by each tile and in the C-based implementation handled as

```
/**
* flag register: disagreement with tileX
*/
uint32_t disagree;
```

References

[1] M. Ressler *et al.*, "The Mid-Infrared instrument for the James Webb Space Telescope," *Astronomical Society of the Pacific*, 2015.