ESE532 Project P2 Report

Ritika Gupta, Taylor Nelms, and Nishanth Shyamkumar

November 6, 2019

1 Design Space Axes

1. Axis: S, Number of SHA-256 hardware units

Challenge: Improving throughput of hashing step

Opportunity: Send chunks to rotating SHA unit index to allow for parallel execution

Continuum: Anywhere from 1 to however many of our hardware SHA units will fit on the FPGA

Equation for Benefit: Throughput(S) = S * singleSHAUnitThroughput

2. Axis: L, Number of LZW hardware units

Challenge: Improving throughput of LZW step

Opportunity: Send chunks to rotating LZE unit index to allow for parallel execution

Continuum: Anywhere from 1 to however many of our hardware LZW units will fit on the FPGA (BRAM likely

limiting factor)

Equation for Benefit: Throughput(L) = S * singleLZWUnitThroughput

3. Axis: Z, Design choice for LZW hash table unit

Challenge: Allow for efficient access of code-table for LZW step while fitting within hardware specifications Opportunity: Use trees or associative memories (or both) to allow for low cycle count for finding relevant table entry Continuum: $Z \in \{\text{Tree with Dense RAM}, \text{Tree with Fully Associative Memory}, \text{Tree with Tree}, \text{Tree with Hybrid} \}$ Equation for Benefit: Slide 65 from Day 17 has the relevant tradeoff chart, with implied implementation_complexity parameter to consider.

4.

5.

2 Teamwork