Taylor Kent Templeton

1125 Ralph Drive, Cary, North Carolina, 27511 | 919.538.2666 | taylor.templeton@gmail.com

SUMMARY

Engineer with semiconductor fabrication background reskilling, via self-directed study, for an entry-level verification engineering role.

SKILL

Self-Assigned Projects:

• Verification Practice Project #2: CV32E40P Core

In Progress - ECD August 2023

- o Goal: Improve verification skills and understanding of CPU architecture by verifying data and control paths of a pipelined CPU (OpenHW's 4-stage in-order risc-v cv32e40p core)
- Verification Practice Project #1: Simple CPU

May 2023

- https://github.com/taylortempleton/VerificationPractice SimpleCPU
- Goal: develop understanding of how verification tools and concepts work together by verifying a simple CPU, using available platforms (EDAPlayground)
- Drafted block-level functional verification plan, capturing each block's requirements, stimulus required to fully exercise requirement and method of capturing DUT pass/fail
- Created SV/UVM testbench, including scoreboard, SystemVerilog Assertions, covergroups to execute the verification plan
- Labs from Cadence Certification Training:

Mar 2023

https://github.com/taylortempleton/CadenceSystemVerilogTraining

Certifications:

- Cadence Training Certifications:
 - SystemVerilog for Design and Verification v21.10 Exam
 - SystemVerilog Accelerated Verification with UVM v1.2.5 Exam
 - SystemVerilog Assertions v5.1 Exam
- Coursera/Duke University: Intro C Programming Specialization
- Coursera/Rice University: Intro to Scripting in Python Specialization (In progress. ECD August 2023)

Languages/OS: System verilog, C/C++, Linux, Mac

Methodologies: UVM, SVA

EXPERIENCE

Qorvo, Greensboro, NC

Customer Quality Engineer, Advanced Cellular Group

Mar 2021 - Aug 2022

- Served as quality contact for multinational manufacturers purchasing Qorvo RF front end modules
- Lead cross-functional 8D investigations to address product quality issues

Wolfspeed (Cree), Durham, NC

RF Product Engineer II

May 2019 - Mar 2021

- RF Development Team participant, tasked with establishing GaN-on-SiC device production line
- Participated in production line planning, equipment purchases, product qualification

Process Engineer I; Dry and Wet Etch

Sept 2018 - May 2019

- Responsible for SPC monitoring and response, process improvement projects
- Solved highest yield-impacting fab defect: Si implant defectivity caused by operator mishandling

Process Engineering Technician III; Metal, Dielectric, Etch

July 2015 - Sept 2018

- Supported sputter, evaporation, bond, anneal, dry etch, wet etch, and CVD process areas
- Investigated tool failures, product anomalies, misprocess events

EDUCATION

New York University, New York, NY

Sept 2012 - May 2015

B.S., Chemical and Biomolecular Engineering, magna cum laude, 3.64 GPA

University Honors Scholar, Tau Beta Pi Honor Society, Omega Chi Epsilon Chemical Engineering Honor Society

PERSONAL

I enjoy reading about history, fitness, and working on my house, which refuses to stop slowly falling apart.