

National University of Computer and Emerging Sciences Chiniot -Faisalabad Campus



EE1005 – Digital Logic Design Quiz# 3

Instructor: Muhammad Adeel Tahir S		Time: 20 Minutes				
Name:Roll No:	<u> </u>	Total: 20 n	Total: 20 marks			
Note: Use the back side of the page if no quiz will be marked as 0 if attempted in a marking.		=	_			
Q1: Draw a NAND logic diagram that i NAND gate for your implementation, I Use the given k-map box, avoid cuttin	abel each output of gate ca	refully to avoid deduc		of m	arks.	
F($(A, B, C, D) = \Sigma(0,1,2,3,6,10,11)$,14)				
		\				
			\vdash	\dashv	\dashv	
			\vdash	\dashv	\dashv	
			$\vdash \vdash$	\dashv	\dashv	
				\Box	\perp	
		G(A,B,C,D) =			
Circuit Diagram:						\neg
Circuit Diagrams						
Q2: Implement and draw circuit for the conditions d, using no more than two proper groupings.	NOR gates. Use the given	k-map box, avoid cutt (5+		sho	ow	
I	$F(A, B, C, D) = \Sigma(2, 4, 10, 12, 1)$ $d(A, B, C, D) = \Sigma(0, 1, 5, 8)$	4)				
	$\mathbf{u}(\mathbf{A},\mathbf{b},\mathbf{C},\mathbf{D})=\mathbf{Z}(0,1,5,6)$	\				
				\Box	\Box	
			$\vdash \vdash$	\dashv	\dashv	
			$\vdash \vdash$	\dashv	\dashv	