Reduced Instruction Set Computers


By: Tomasz Brauntsch

What are Reduced Instruction Set Computers

- Microcontroller architecture
- Small and highly-optimized
- One Cycle Execution Time
- Pipelining
- Large Number of Registers

Examples of RISCs





Brief history of RISC

- IBM, Stanford, and UC-Berkeley
- 1960s Designs
- Early 1970s IBM 801
- Mid 1980s IBM ROMP

RISC vs a standard computer

RISC	CISC
Code is large	Code is small
Takes a single clock cycle to execute	Takes more than one clock cycle to execute
Fixed sized instructions	Variable sized instructions
More general-purpose registers	Less number of general-purpose registers

Sample Code of RISC (Hello World)

```
Assembler MASM DOS. asm
    .model small
   .stack
   .data
      message db "Hello World," "$"
   . code
       main
            proc
               ax, seg message
          MOV
 8
                ds, ax
          MOV
          mov ah, 09
10
          lea dx, message
11
   int 21h
13
          mov ax, 4c00h
14
               21h
          int
   main
            endp
   end main
17
```

Future of RISC

- Apple moving from ARM
- RISC vs RISC-V



Any Questions?

Sources

https://resources.system-analysis.cadence.com/blog/will-risc-v-replace-arm-in-embedded-systems#:~:tex t=Even%20with%20the%20advantages%20of,plenty%20of%20support%20for%20developers.

https://www.makeuseof.com/risc-vs-arm-what-is-the-difference/

https://www.cse.wustl.edu/~jain/cse574-16/ftp/energyef/index.html

https://en.wikipedia.org/wiki/Reduced_instruction_set_computer https://www.microcontrollertips.com/risc-v-background-benefits-and-future-faq/

https://www.sciencedirect.com/topics/engineering/reduced-instruction-set-computer

https://www.guora.com/What-is-the-difference-between-a-register-and-a-variable-in-assembly2share=1

https://www.geeksforgeeks.org/computer-organization-risc-and-cisc/