


Date: 02/20/16
To: CSS 422, Winter 2016
From: Easy Riders
Subject: Team Progress Report 2

This week focused on solidifying details relating to fundamentals of how the disassembler project was all going to fit and work together. Thomas investigated structure of how machine code will be parsed and decoded. Ross continued to flesh out the disassembler prototype to incorporate parsing of opcodes more complex than NOP.


Status Report:

- Need full project timeline
 - Status: Pushed back to Sprint 3
- Transfer completed layouts to project source code
 - Notes: Due 2/19
 - Assigned: Thomas 2/16
 - Status:
 - Layouts from Spring 1 are transferred in. Framework of project code is now in place. td 2/16
- Begin formal coding for project
 - Notes: Build disassembler based off of input test code modules after framework is created.
 - Blockers: Requires transfer of existing layouts to be complete. Done. td 2/16
 - Status:
 - Wrote TestMOVE.X86 which tests the entirety of the MOVE opcode. All EA modes are tested for source and destination. Implementing disassembly of this test module will create most of the structure for the entire project. td 2/16
- Project Team Report 2
 - Notes: Due Saturday 2/20
 - Assigned: Thomas 2/19
 - Status:
 - Updated changes to Branch List table. td 2/19
 - Draft complete. td 2/20
- Continue creating branch, opcode, and subroutine logic layouts
 - Notes: Develop until basic idea of program flow is attained.
 - Assigned: Thomas 2/13
 - Status:
 - Removed Branch5 from Root Branch. td 2/19
 - Restructured Branch0. All paths complete. td 2/19
 - Restructured Branch4. All paths complete. td 2/19

Branch on 4




Branch on 2




Branch on CLR


Example: %0100 001 000 000 000




Format, process, then jump to subroutine SR_DecodeSize




Return to CLR, format, then jump to subroutine SR_DecodeEA



Format, then jump to subroutine SR_DecodeReg



Format, then return to SR_DecodeReg, then return to CLR. Branch to function FN_Display



Join output buffers of memory address and assembler syntax (not shown) and print to console. Return to main function to process next command.

Problems:

While basic functionality is already implemented into the prototype, there are more complex tasks related to this project that still require experimentation before regular development can begin.

Work Scheduled:

Most tasks from Sprint 2 were completed as scheduled. We did not address the 'Need full project timeline' task. During Sprint 2, there was not enough functional knowledge of the program layout to properly schedule this, so it was not attempted.

Tasks for Sprint 3:

- Full audit of project specifications and deliverables
- Need full project timeline
- Built interactive client interface
- Implement minimum 5 new opcodes.

Self Evaluation:

We are currently on schedule with a solid foundation, but a steady development pace is required if we are to remain on track.