						-	_			-		ord For		1 1		Brief Extension Word			1 1	-	1 1	-	Full Extension				-	-	_		- 1	
Mnemonic	Page		\$X	\$Y :	\$Z 15	14				10 9			6 5 4		2 1 0	15 14 13 12 1				4 3		1 0	15 14 1	3 12	11 10			7 6	_	4	3	2 1 0
ANDI	4 - 18		2		0	0	0	0	0	0 1	0	Size			EA Register		Word D				yte Data						Bit Lon					
ADDI	4 - 9	0	6		0	0	0	0	0	1 1	0	Size			EA Register	16-Bit	Word D	ata		8-Bit B	yte Data	1				32-E	Bit Lon	g Data	1			
BCHG	4 - 27	_			0	0	0	0	Reg	gister	1	0	1 EA Mo	_	EA Register																	
BCHG	4 - 27				0	0		0	1	0 0	0	0	1 EA Mo		EA Register	0 0 0 0	0	0 0		Numbe												
СМРІ	4 - 79	_	С		0	0	_	0	1	1 0	0	Size			EA Register	16-Bit Word				Byte D							3it Lon					
EORI	4 - 102				0	0	0	0	1	0 1	0	Size			EA Register		Word D			8-Bit B	yte Data	1					3it Lon					
SUBI	4 - 179	_	4		0	0	_	0		1 0	0	Size			EA Register	16-Bit	Word D	ata		8-Bit B	yte Data	1				32-E	3it Lon	g Data	1			
MOVE.B	4 - 110	_			0	0	0			Registe		est Mod			Src Register																	
MOVE.L	4 - 110				0	0	1			Registe	-	est Mod			Src Register																	
MOVE.W	4 - 110	_			0	0	1		Dest F	Registe	r De	est Mod			Src Register																	
CLR	4 - 73	4	2		0	1	0	0	0	0 1	0	Size			EA Register																	
DIVS.L	4 - 92	_	С		0	1	0	0	1	1 0	0	0	1 EA Mo	ode	EA Register	0 Register Dq	Size	0 0 0 0	0	0 0	Regis	ster Dr										
NOP	4 - 14			7	1 0	1	0	0		1 1	0	+ +	1 1 1		0 0 1																	
RTS	4 - 169		Е	7	5 0	1	0	0		1 1	0		1 1 1	0	1 0 1																	
JSR	4 - 109	_	Е		0	1	0	0	1	1 1	0	1	0 EA Mo		EA Register																	
MOVEM	4 - 12				0	1	0	0	1	dr 0	0	1 <mark>s</mark>	ize EA Mo		EA Register			Register List Mask														
LEA	4 - 110				0	1	0	0	Reg	gister	1	1	1 EA Mo		EA Register																	
MULS.L	4 - 13		С		0	1	0	0	1	1 0			0 EA Mo		EA Register	0 Register Di	Size	0 0 0 0	0	0 0	Regis	ter Dh										
ADDQ	4 - 11	_			0	1	0	1		ata	0	Size			EA Register																	
SUBQ	4 - 18	_			0	1	0	1	D	ata	1	Size			EA Register																	
BCC	4 - 25		4		0	1	1	0	0	1 0	0		8-Bit Dis	splacem	nent	16-Bit	Displace	ement if 8-Bit Displa	cement	= \$00					Displa		-					
BGT	4 - 25	6	Е		0	1	1	0	1	1 1	0		8-Bit Dis	enlacen	nont	16-Bit	denlace	amont if 0 Dit Diank	cement	-002 =				32-Bit	Disnla	cemen	t if 8-B	it Disp	lacem	ent = \$		
-	_						+		-		_							ement if 8-Bit Displa														
BLE	4 - 25		F		0	1	1	0	'	1 1	1		8-Bit Dis	splacem				ement if 8-Bit Displa							Displa			it Disp	lacem	ent = \$	6FF	
BLE MOVEQ	4 - 25 4 - 13	4 7	F		0	1	1	1	Reg	gister	1 0		8-Bit Dis	splacem Data	nent			<u>_</u>										it Disp	lacem	ent = \$	FF	
BLE MOVEQ DIVU	4 - 25 4 - 13 4 - 96	4 7 8	F			1 1 0	1 1 0		Reg Reg	gister gister	1	1	8-Bit Dis	splacem Data ode	nent EA Register			<u>_</u>										it Disp	lacem	ent = \$	FF	
BLE MOVEQ DIVU DIVS	4 - 25 4 - 134 4 - 96 4 - 92	4 7 8 8	F			1 1 0 0	-	1	Reg Reg Reg	gister gister gister	1 0 0	1 1	8-Bit Dis	Splacem Data Ode	EA Register EA Register			<u>_</u>										it Disp	lacem	ent = \$	SFF	
BLE MOVEQ DIVU DIVS SUB	4 - 25 4 - 13 4 - 96 4 - 92 4 - 17	4 7 8 8 4 9				0	0	1 0 0	Reg Reg Reg	gister gister gister gister	1 0 0 1 C	1 1 2 2 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3	8-Bit Dis EA Mo 1 EA Mo EA Mo	Splacem Data Dode Dode	EA Register EA Register EA Register			<u>_</u>										it Disp	lacem	ent = \$	SFF	
BLE MOVEQ DIVU DIVS SUB SUBA	4 - 25 4 - 134 4 - 96 4 - 92 4 - 174 4 - 177	4 7 8 8 8 4 9 7 9				0 0 0	0 0	1 0 0	Reg Reg Reg Reg	gister gister gister gister gister	1 0 0 1 C C C	pmode	8-Bit Dis	pode pode	EA Register EA Register EA Register EA Register			<u>_</u>										it Disp	lacem	ent = \$	SFF	
BLE MOVEQ DIVU DIVS SUB SUBA CMP	4 - 25 4 - 13 ⁴ 4 - 96 4 - 92 4 - 17 ⁴ 4 - 17 ⁷ 4 - 75	4 7 8 8 8 4 9 7 9 B				0 0 0	0 0 0 1	1 0 0	Reg Reg Reg Reg Reg	gister gister gister gister gister gister	1 0 0 1 C C C C	pmode pmode	8-Bit Dis EA Mo 1 EA Mo EA Mo EA Mo EA Mo	pode pode pode pode pode pode pode pode	EA Register EA Register EA Register EA Register EA Register EA Register			<u>_</u>										it Disp	lacem	ent = {	FF	
BLE MOVEQ DIVU DIVS SUB SUBA CMP	4 - 25 4 - 134 4 - 96 4 - 92 4 - 174 4 - 175 4 - 77	4 7 8 8 4 9 7 9 B				0 0 0 0	0 0 0 1 1	1 0 0	Reç Reç Reç Reç Reç Reç	gister gister gister gister gister gister	1 0 0 1 C	pmode pmode pmode	8-Bit Dis	Data Data Data Data Data Data Data Data	EA Register			<u>_</u>										it Disp	lacem	ent = \$	\$FF	
BLE MOVEQ DIVU DIVS SUB SUBA CMP CMPA EOR	4 - 25 4 - 13 ⁴ 4 - 96 4 - 92 4 - 17 ⁴ 4 - 17 ⁵ 4 - 75 4 - 77	4 7 8 8 4 9 7 9 B B 0 B				0 0 0 0 0 0	0 0 0 1 1 1 1	1 0 0 1 1 1 1	Reg Reg Reg Reg Reg Reg Reg	gister gister gister gister gister gister gister gister	1 0 0 1 C C C C C C C C C C C C C C C C	pmode pmode pmode	8-Bit Dis	Data Data Data Data Data Data Data Data	EA Register			<u>_</u>										it Disp	lacem	ent = ¶	SFF	
BLE MOVEQ DIVU DIVS SUB SUBA CMP CMPA EOR AND	4 - 25 4 - 13 ⁴ 4 - 96 4 - 92 4 - 17 ⁴ 4 - 75 4 - 77 4 - 10 4 - 15	4 7 8 8 4 9 7 9 B B C				0 0 0 0 0 0	0 0 0 1 1 1 1	1 0 0 1 1 1 1 1 0	Reg Reg Reg Reg Reg Reg Reg Reg	gister gister gister gister gister gister gister gister gister	1 0 0 1 C C C C C C C C C C C C C C C C	opmode opmode opmode opmode	8-Bit Dis	Data Data Data Dode Dode Dode Dode Dode Dode Dode Dode	EA Register			<u>_</u>										it Disp	lacem	ent = {	SFF	
BLE MOVEQ DIVU DIVS SUB SUBA CMP CMPA EOR AND MULS	4 - 25 4 - 13 ⁴ 4 - 96 4 - 92 4 - 17 ⁴ 4 - 17 ⁵ 4 - 77 4 - 100 4 - 13	4 7 8 8 4 9 7 9 B B C C				0 0 0 0 0 0 0	0 0 0 1 1 1 0	1 0 0 1 1 1 1 1 0	Reg Reg Reg Reg Reg Reg Reg Reg	gister	1 0 0 1 C C C C C	pmode pmode pmode pmode pmode	8-Bit Dis	Data Data Data Data Data Data Data Data	EA Register			<u>_</u>										it Disp	lacem	ent = ¶	SFF	
BLE MOVEQ DIVU DIVS SUB SUBA CMP CMPA EOR AND MULS ADD	4 - 25 4 - 134 4 - 96 4 - 92 4 - 174 4 - 175 4 - 75 4 - 77 4 - 100 4 - 134 4 - 4	4 7 8 8 4 9 7 9 B B 0 B C				0 0 0 0 0 0 0 1 1 1	0 0 0 1 1 1 1 0 0	1 0 0 1 1 1 1 0 0	Reg Reg Reg Reg Reg Reg Reg Reg Reg	gister	1 0 0 1 C C C C	opmode opmode opmode opmode opmode 1	8-Bit Dis	Data Data Data Data Data Data Data Data	EA Register			<u>_</u>										it Disp	lacem	ent = ¶	SFF	
BLE MOVEQ DIVU DIVS SUB SUBA CMP CMPA EOR AND MULS ADD ADDA	4 - 25 4 - 13 ⁴ 4 - 96 4 - 92 4 - 17 ⁴ 4 - 75 4 - 77 4 - 10 4 - 13 4 - 4 4 - 7	4 7 8 8 4 9 7 9 B B 0 B C C 5 C				0 0 0 0 0 0 0 1 1 1	0 0 0 1 1 1 1 0 0	1 0 0 1 1 1 1 1 0 0	Reg Reg Reg Reg Reg Reg Reg Reg Reg Reg	gister	1 0 0 1 C C C C C C	opmode opmode opmode opmode opmode opmode opmode opmode	8-Bit Dis	para para para para para para para para	EA Register			<u>_</u>										it Disp	lacem	ent = ¶	SFF	
BLE MOVEQ DIVU DIVS SUB SUBA CMP CMPA EOR AND MULS ADD ADDA ASR	4 - 25 4 - 13 ⁴ 4 - 96 4 - 92 4 - 17 ⁴ 4 - 75 4 - 77 4 - 100 4 - 15 4 - 130 4 - 4 4 - 7 4 - 21	4 7 8 8 4 9 7 9 B B 0 B C C 5 C				0 0 0 0 0 0 0 1 1 1 1	0 0 0 1 1 1 0 0 0	1 0 0 1 1 1 1 0 0 1 1 1	Reg Reg Reg Reg Reg Reg Reg Reg Reg Reg	gister	1 0 0 0 1 C C C C C C C C C C C C C C C	Opmode Opmode Opmode Opmode Opmode Opmode Opmode Opmode Size	8-Bit Dis EA Mo E	Data Data Data Data Data Data Data Data	EA Register			<u>_</u>										it Disp	lacem	ent = ¶	SFF	
BLE MOVEQ DIVU DIVS SUB SUBA CMP CMPA EOR AND MULS ADD ADDA ASR LSR	4 - 25 4 - 13 ⁴ 4 - 96 4 - 92 4 - 17 ⁴ 4 - 17 4 - 75 4 - 77 4 - 10 4 - 13 4 - 4 4 - 7 4 - 11	4 7 8 8 4 9 7 9 B B 0 B C C 5 C D D				0 0 0 0 0 0 0 1 1 1 1 1	0 0 0 1 1 1 0 0 0 0	1 0 0 1 1 1 1 0 0 1 1 0	Reg Reg Reg Reg Reg Reg Reg Reg Cour	gister	1 0 0 1 C C C C C C C C	opmode opmode opmode opmode opmode opmode opmode opmode Size Size	8-Bit Dis	para para para para para para para para	EA Register Register Register			<u>_</u>										it Disp	lacem	ent = ¶	SFF	
BLE MOVEQ DIVU DIVS SUB SUBA CMP CMPA EOR AND MULS ADD ADDA ASR LSR ROR	4 - 25 4 - 13 ⁴ 4 - 96 4 - 92 4 - 17 ⁴ 4 - 75 4 - 77 4 - 100 4 - 13 ⁴ 4 - 4 4 - 7 4 - 21 4 - 16	4 7 8 8 4 9 7 9 B B 0 B C C 5 C D D E 3 E 1 E				0 0 0 0 0 0 0 0 1 1 1 1 1 1	0 0 0 1 1 1 1 0 0 0 0	1 0 0 1 1 1 1 0 0 1 1 0 0	Reg Reg Reg Reg Reg Reg Reg Reg Cour	gister	1 0 0 1 C C C C C C C	Opmode Opmode Opmode Opmode Opmode Opmode Opmode Size Size	8-Bit Dis EA Mo E	Data Data Data Data Data Data Data Data	EA Register Register Register Register			<u>_</u>										it Disp	lacem	ent = ¶	SFF	
BLE MOVEQ DIVU DIVS SUB SUBA CMP CMPA EOR AND MULS ADD ADDA ASR LSR ROR ASL	4 - 25 4 - 13 ⁴ 4 - 96 4 - 92 4 - 17 ⁴ 4 - 17 4 - 75 4 - 77 4 - 10 4 - 13 4 - 4 4 - 7 4 - 21 4 - 11 4 - 16 4 - 21	4 7 8 8 4 9 7 9 B B 0 B C C 5 C D D E 3 E 1 E				0 0 0 0 0 0 0 1 1 1 1 1 1	0 0 0 1 1 1 0 0 0 0 1 1 1 1 1	1 0 0 1 1 1 1 0 0 1 1 0 0	Reg Reg Reg Reg Reg Reg Reg Cour Cour	gister	1 0 0 1 C C C C C C C C C C C	opmode opmode opmode opmode opmode opmode Size Size	8-Bit Dis	page of the page o	EA Register Register Register Register Register Register			<u>_</u>										it Disp	lacem	ent = \$	SFF	
BLE MOVEQ DIVU DIVS SUB SUBA CMP CMPA EOR AND MULS ADD ADDA ASR LSR ROR ASL LSL	4 - 25 4 - 13 ⁴ 4 - 96 4 - 92 4 - 17 ⁴ 4 - 75 4 - 77 4 - 10 ⁶ 4 - 13 ⁶ 4 - 4 4 - 7 4 - 11 ⁷ 4 - 11 ⁷ 4 - 12 ¹ 4 - 11 ⁷ 4 - 11 ⁷	4 7 8 8 4 9 7 9 B B 0 B C C 5 C D D E 3 E 1 E					0 0 0 1 1 1 0 0 0 0 0 1 1 1 1 1 1 1 1 1	1 0 0 1 1 1 1 0 0 1 1 1 0 0 0	Reg Reg Reg Reg Reg Reg Reg Cour Cour	gister gi	1 0 0 1 C C C C C C C C C C C C C C C C	Opmode Opmode Opmode Opmode Opmode Opmode Size Size Size	8-Bit Dis EA Mo E	page of the control o	EA Register Register Register Register Register Register Register Register			<u>_</u>										it Disp	lacem	ent = \$	SFF	
BLE MOVEQ DIVU DIVS SUB SUBA CMP CMPA EOR AND MULS ADD ADDA ASR LSR ROR ASL	4 - 25 4 - 13 ⁴ 4 - 96 4 - 92 4 - 17 ⁴ 4 - 17 4 - 75 4 - 77 4 - 10 4 - 13 4 - 4 4 - 7 4 - 21 4 - 11 4 - 16 4 - 21	4 7 8 8 4 9 7 9 B B 0 B C C 5 C D D E 3 E 1 E				0 0 0 0 0 0 0 1 1 1 1 1 1	0 0 0 1 1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1	1 0 0 1 1 1 1 0 0 1 1 0 0	Reg Reg Reg Reg Reg Reg Reg Cour Cour	gister	1 0 0 1 C C C C C C C C C C C C C C C C	opmode opmode opmode opmode opmode opmode Size Size	8-Bit Dis EA Mo E	page of the control o	EA Register Register Register Register Register Register			<u>_</u>										it Disp	lacem	ent = \$	SFF	