

Contents

1	The STM32F072 Discovery and Toolchain	3
1.1	Introduction to the STM32F072 Discovery Board	3
1.2	ARM Development Toolchain	6
1.3	Creating Your First Project	7
1.3.1	Generating a Project in STM32CubeMX	7
1.3.2	Exploring the Project in µVision	10
1.3.3	Compiling and Loading a Demo Program	11
2	Memory-Mapped Peripherals and the GPIO	15
2.1	Overview	15
2.2	Basic Design of an Embedded Program	15
2.3	Introduction to Device Peripherals	16
2.3.1	Memory-Mapped Peripherals on the STM32F0	16
2.3.2	Differences Between ARM-Core and Device Peripherals	19
2.3.3	Device Datasheets and Manuals	19
2.4	Using Peripheral Control Registers	20
2.4.1	The General Purpose Input-Output Peripheral (GPIO)	20
2.4.2	Finding Register Definitions in ST's Header Files	25
2.4.3	Bitwise Operations on Peripheral Registers	27
2.4.4	Enabling the System Clock to Device Peripherals	30
2.4.5	Slowing the System Down	31

2.5	Lab Assignment: Writing Basic I/O Code	32
2.5.1	Configuring a GPIO Pin to Output and Blink an LED	32
2.5.2	Configuring a GPIO Pin to Input and Reading a Button	33

1. The STM32F072 Discovery and Toolchain

INTRO 1.1

Introduction to the STM32F072 Discovery Board

This lab introduces the STM32F072 Discovery board from ST Microelectronics and guides through the creation of a simple application. The exercises in this lab form the basic starting point for all future activities. After completing this lab, you will understand the basic operation and structure of an MDK:ARM code project, and be able to use ST provided utilities to generate a pre-configured project template.




Figure 1.1: STM32F072 Discovery Board from ST Microelectronics

One unique aspect of embedded systems programming is that the generated code is not typically run on the system used to develop the software itself. Instead, the compiled binary is loaded onto an external device for testing and debugging. Because of this, you'll be using a generic test board containing a processor and peripherals to target during development.

The STM32F072 Discovery board is a low-cost environment which provides all of the hardware you need to start developing basic projects. There are four main parts of the Discovery board:

STM32F072R8 ARM Cortex-M0 Processor (YELLOW)

The STM32F072R8 features an ARM Cortex-M0 RISC core that can operate up to 48 MHz clock frequency. It has 16 Kbytes of static RAM and 64 Kbytes of Flash memory for program and data storage. It operates on voltages between 2.0 and 3.6 V and is contained in a 64-pin low-quad-flat-pack (LQFP) package. Typically these labs will use STM32F0 as a shorter name for the STM32F072R8.

The STM32F072R8 processor's name can be broken down into a couple of different parts. These parts identify the processor family, storage capabilities, and chip package the device has.

- **STM32F0** – Identifies the chip as a Cortex-M0 produced by ST Microelectronics
- **72** – Specifies the device as part of the STM32F0x2 sub-family. Each sub-family has minor differences in design and peripherals offered.
- **R8** – Indicates the FLASH (program storage) capacity and number of pins on the chip.

Figure 1.2 on the following page shows the entire STM32F0x2 (USB line) device sub-family. From this figure it is possible to see that there are multiple groupings of STM32F0 devices, each featuring different capabilities and containing a wide variety of parts.

ST-Link Chip Programmer and Debugger (RED)

Unlike developing on many traditional systems, the STM32F0 can not communicate directly with the machine compiling the code. There are multiple methods of transferring a compiled binary to the STM32F0 (some of which can communicate directly), but the most robust method is to use a hardware debugger.

Typically many device manufacturers prefer to develop their own debugging hardware. ST Microelectronics self-developed and preferred system is known as the ST-Link. The ST-Link is itself just another ARM processor, programmed to connect via USB to the host machine. On the host machine, a number of programs can connect to the ST-Link and download a binary to the target device. The protocol spoken between the ST-Link and the STM32F0 is known as serial wire debug (SWD). We will discuss the details of this protocol in later chapters.

Processor Breakout Pins (BLUE)

The Discovery board “breaks-out” or exposes all of the STM32F0 processor pins on the two side connectors. These make it possible to easily build and connect additional circuits to the Discovery board. The STM32F0 can control most of the pins that are available. However, there are a few occupied with system functions, such as debugging, that should not be used for other purposes.




Figure 1.2: Entire STM32F0x2 device sub-family

Experimental Hardware (ORANGE)

Although the STM32F072 Discovery development board is simple in comparison to other development platforms, it offers a few devices for experimentation.

- Light emitting diodes (LEDs) in Green, Orange, Blue and Red
- “USER” button for general purpose use
- “RESET” button
- Linear capacitive touch-sense bar
- L3GD20 3-axis MEMS Gyroscope
- User programmable mini-USB 2.0 port

INTRO 1.2

ARM Development Toolchain

A *toolchain* is a collection of software and hardware tools that create a complete system for developing, loading, and debugging embedded applications.

Figure 1.3 shows the components of the Kiel MDK:ARM toolchain. These provide a foundation for software projects and generate compiled ARM binaries. The toolchain can be broken into two major components, the MDK tools and supporting software packs.

MDK Tools

These tools form the basis of the Kiel MDK:ARM system. The major portion that we will be using is the µVision IDE which targets ARM Cortex-M devices. Although not utilized in this course, the DS-MDK tools target combination processors with both application-class (Cortex-A) and embedded (Cortex-M) systems. Both IDE systems use the ARM C/C++ cross-compiler, which generates ARM/THUMB2 assembly language code.




Figure 1.3: MDK:ARM Toolchain

A cross-compiler describes a system which generates assembly languages foreign from the machine that it operates on. Although the MDK:ARM system is running on a conventional PC x86-x64 architecture, it generates ARM/THUMB2 codes compatible with the Cortex-M0 STM32F0 processor.

Software Packs

Similar to many conventional programming environments, embedded systems rely on supporting software libraries.

Startup Libraries – The STM32F0 processor requires a small amount of chip-specific initialization code to prepare the memory system and load the user application.

Device HAL – The STM32F0 devices have a large number of peripherals for tasks such as timing and communication. ST Microelectronics provides files which define the bindings between these and the user application. The *hardware abstraction library* (HAL), provides a C/C++ API for controlling these peripherals.

CMSIS Libraries – The ARM Cortex-M0 core also contains a number of advanced features. These core-peripherals are universal across all devices based on the same ARM core. The *cortex microcontroller software interface standard* (CMSIS), provides a library API for interfacing with these features.

Middleware – Middleware libraries provide support for higher-level functions such as file systems, USB, and graphics.

EXERCISE 1.3

Creating Your First Project

Although we will be using Kiel MDK (μ Vision) to develop the software for the exercises in this book, manually creating a project for an STM32F0 processor requires a significant amount of configuration. To bypass this, we will be using the STM32CubeMX utility to graphically configure the project parameters and generate a ready-to-use μ Vision project.

1.3.1 Generating a Project in STM32CubeMX

Selecting the Correct Processor



Launch the **STM32CubeMX (STMCube)** utility either from the start menu entry or desktop icon. Once loaded, select the **New Project** link on the welcome page, or use **File Menu → New Project**.

The *New Project* window should open, here you will select the particular STM32 device that STMCube will generate a project for.

The processor in use on the STM32F072 Discovery board is the STM32F072R8. You can quickly narrow down the available selections by selecting the following criteria in the *MCU Filters* section.

- Select **STM32F0** in the *Series* filter
- Select **STM32F0x2** in the *Lines* filter
- Select **LQFP64** in the *Package* filter

At this point, there should only be a few choices available, select **STM32F072R8Tx** and press the **OK** button. Figure 1.4 shows the new project window with the appropriate filters applied.




Figure 1.4: STM32CubeMX new project window with filters applied

Changing Project Generation Settings

After selecting the processor, you will be presented with the *Pinout* screen of STMCube. (Figure 1.5 on the following page) This screen shows all of the available pins on the selected device and can enable and configure many of the internal peripherals within the STM32F0 processor. Although we won't be using any of the features here for this exercise, the pinout tool is very helpful for planning what pins can be used for peripheral outputs. Feel free to explore and enable peripherals on the left pane of the window but be sure to clear them all before moving on. We will be using the real capabilities of STMCube in later labs.

Before we can tell STMCube to generate our template code project, we need to configure a few settings so that it creates the proper files and structure that µVision expects. To do this use **Project Menu → Settings**.

Within the settings dialog shown in Figure 1.6 on page 10 you will need to configure the following attributes:

- Name the new project
- Select a directory where STMCube can create subfolders to store project files.




Figure 1.5: STM32CubeMX Pinout view

- Change the *Toolchain/IDE* dropdown menu to **MDK-ARM V5**.

STMCube supports a broad range of toolchains and development environments. Unfortunately, many of these are completely incompatible with each other. The Toolchain/IDE menu selects between the supported output environments and ensures that the generated project will be compatible with the IDE you are using.

Once you are satisfied with your settings on the *Project* tab, move to the *Code Generator* tab at the top of the window. Although these settings are not necessarily important at the moment, you can reduce the code size of your project dramatically by selecting the **copy only the necessary library files** option in the *STM32Cube Firmware Library Package* menu.

When the necessary project configurations have been set, close the settings dialog with the **OK** button.

! Don't forget to set the proper toolchain in the project settings! Otherwise, it will be impossible to use the generated project files with μVision.

Generating the Project

Since we are not interested in configuring peripherals at the moment, generate the finished project using **Project Menu → Generate Code**.




Figure 1.6: STM32CubeMX Project Settings

STMCube may take a while to copy the files to the directory specified in the settings. Afterward, you may be asked if you want to open the project folder or project file itself. You can select either of these options; we will be exploring both of them in the next section.

1.3.2 Exploring the Project in μVision

Now that we have a project template that is ready to use, it is time to launch **Kiel μVision** from either the start menu or desktop icon and explore the development environment.

Once μVision has loaded, open the newly generated project by selecting the ".uvprojx" file located under the *MDK-ARM* folder of the project directory. Alternatively, STMCube will also automatically launch μVision if the option to open the project was chosen after code generation.

The advantage of using STMCube to generate the project is that no further configuration within μVision is required to start developing software.



After the project has loaded, expand the folders within the *Project* window (left-hand) of the main screen, you should see a folder hierarchy similar to Figure 1.7 on the next page.

Application/MDK-ARM

This folder contains assembly-language startup code that initializes the STM32F0 processor and starts the user application after reset. These operations depend on the particular memory map for the processor and are unique to each STM32F0 sub-family. These files are provided by ST Microelectronics and customized for Kiel's toolchain.

Application/User

This folder contains all user-level application code. You can find the *main.c* file here, as well as any, included header files.

If you open the physical project directory, you will find that μVision places c/cpp files within the *Src* folder and h.hpp files within the *Inc* folder.



μVision chooses to list header files as sub-elements of the code that reference them. Because this project hasn't been compiled yet, you will be unable to see any of the included header files within the IDE.

Drivers/STM32F0xx_HAL_Driver

The STM32F0 devices are much more than a standalone processor core. Surrounding the ARM Cortex-M0 is a wide variety of peripheral circuits which connect the processor to the outside world. Similarly to the startup code, ST Microelectronics provides a hardware abstraction library. (HAL) These libraries allow the user to control system peripherals via a C-language API.

Drivers/CMSIS

Similar to the ST hardware abstraction library, ARM publishes a software API for the internal features of the Cortex-M0 core. These functions known as the Cortex Microcontroller Software Interface Standard, (CMSIS) provide a universal interface to all ARM devices regardless of the specific chip manufacturer.

1.3.3 Compiling and Loading a Demo Program

Auto-Generated Elements in Main.c

Open the *main.c* located within the Application/User folder. Within the template file, you will notice that in addition to the `main()` function there are a few others. These functions initialize the processor clock to the speed and source selected when STMCube generated the project.

Most embedded processors have flexible clock options that allow them to run from both internal or external clock signals and operate over a wide range of frequencies. The default processor speed that STMCube configures is usually 8 MHz. If you open the STMCube files in the project directory, you can select the Clock Configuration tab and view the clock settings.




Figure 1.7: Kiel μ Vision Project Structure

Within the main function, you will notice some automatically generated comments marking boundaries of user/auto generated code. These are used by STMCube to locate and preserve the user's code if the project is regenerated with new settings. You may decide to keep or remove these comments, but it is recommended that you manually backup changes to the *main.c* file when regenerating code in STMCube regardless.

Blinky Example Code

Figure 1.8 on the following page contains a demo program that blinks the green and orange LEDs on the Discovery board. This program is provided in this lab's files as a replacement for the *main.c* in your new project. Download this file from the assignment page and replace the *main.c* located in the *src* folder of the project directory.

After replacing the main function with the “blinky” example, compile the project with **Project Menu → Build Target**.

```
int main(void) {
    HAL_Init(); // Reset of all peripherals, init the Flash and Systick
    SystemClock_Config(); //Configure the system clock

    /* This example uses HAL library calls to control
       the GPIOC peripheral. You'll be redoing this code
       with hardware register access. */

    __HAL_RCC_GPIOC_CLK_ENABLE(); // Enable the GPIOC clock in the RCC

    // Set up a configuration struct to pass to the initialization function
    GPIO_InitTypeDef initStr = {GPIO_PIN_8 | GPIO_PIN_9,
                               GPIO_MODE_OUTPUT_PP,
                               GPIO_SPEED_FREQ_LOW,
                               GPIO_NOPULL};

    HAL_GPIO_Init(GPIOC, &initStr); // Initialize pins PC8 & PC9
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET); // Start PC8 high
    while (1) {
        HAL_Delay(200); // Delay 200ms
        // Toggle the output state of both PC8 and PC9
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_8 | GPIO_PIN_9);
    }
}
```

Figure 1.8: Example “blinky” program.

Kiel µVision uses a custom build/dependency system similar to GNU-Make to check and compile all dependencies for each application file. You can see the output from the build system in the console at the bottom of the main window.

If you generated the template project and copied the provided code correctly, you shouldn't have any errors in your completed result. Connect the STM32F072 Discovery board to the host computer using a mini-USB cable and the ST-Link USB port.



Remember that there are two ports available on the Discovery board. The center port is connected to the ST-Link debugger while the other is for user application use.

After the Discovery board is connected, program the target STM32F0 through **Flash Menu → Download**. You will see a brief progress bar and status report in the µVision console, followed by a completion status message.

After the loading process has completed, press and release the **RESET** button on the Discovery board. Assuming that no errors were reported in the console, you should see the orange and green lights begin to flash in an alternating pattern.

Congratulations, you are running a custom application on the STM32F0!

2. Memory-Mapped Peripherals and the GPIO

INTRO 2.1

Overview

This section provides an overview of embedded programs, memory-mapped peripherals, and device documentation. The exercises in this lab provide an introduction to memory-mapped register access by guiding the user through configuration of the “GPIO” or general purpose input-output peripheral. The GPIO is one of the fundamental peripherals available and provides access to the physical pins of the STM32F0 device.

INTRO 2.2

Basic Design of an Embedded Program

The typical layout of an embedded program is very different from most standard programming systems. Figure 2.1 on page 17 shows a comparison between devices running an operating system and the operation of many embedded applications. In a computer with an operating system, there are layers of supervisory code which manage low-level system operations and provide frameworks for resource sharing between multiple applications. In these systems, a user application can exit, and the operating system will continue to operate and clean up afterward. In contrast, many embedded applications execute directly on the processor core, and no operating system exists to launch or clean up after applications exit. This style of development is called “bare-metal” programming.

At the beginning of every STM32F0 binary executable, there is a jump to a small region of code called the *Reset Vector*. This reset vector is always executed directly after a hardware reset and is responsible for ensuring that the stack, heap, and processor clock are initialized to basic settings, allowing more complex code to operate.

Typically most of the initialization code is not within the reset vector itself but is scattered throughout the support files that ST Microelectronics and the MDK:ARM toolchain provide. The HAL library is typically used to perform less-critical initialization steps such as clock speed configuration at the beginning of the user's application.

After device initialization, the startup code calls the `main()` function within the user's application. Typically, embedded programs begin by configuring hardware peripherals they require and then enter into an infinite loop containing the majority of the application. This endless loop is always required since the main function of an embedded program should never return. Unlike a machine with an operating system, there is nothing to catch the processor's execution after the main program exits. This means that the behavior of the processor after returning is undefined and could range from resetting the device to executing random data.

INTRO 2.3

Introduction to Device Peripherals

The last lab section introduced the “blinky” example program. (shown in Figure 1.8 on page 13) This simple program repeatedly toggles pins on the STM32F0 using the GPIO hardware abstraction library drivers. This results in a pattern of alternating flashes as the pins used, connect to LEDs on the STM32F072 Discovery board.

Taking a closer look at the program structure shows that it begins by initializing the HAL library and system clock. Afterward, it initializes the specific GPIO peripheral controlling the desired pins and enters an infinite `while` loop. Although many of the function calls in this example program are relatively straightforward to understand, an important question to consider is how the HAL library functions modify the physical peripherals of the STM32F0 device.

2.3.1 Memory-Mapped Peripherals on the STM32F0

Figure 2.2 on page 18 contains the system block diagram for the STM32F0 family of processors. As shown, there are an enormous number of peripherals available, and the interconnections between them are complex. Luckily, the toolchain hides most of the complicated hardware-level implementation from the end user.

However, how does the processor interact with the complex hardware surrounding it? There are many methods that an engineer can choose when designing a processor core. One of these is to develop the machine language interface so that it understands specific instructions telling it to manipulate the hardware in a certain way. This method seems straightforward but has the disadvantage of increasing the size and complexity of the instruction decoder hardware. Likewise, if the processor has a significant number of peripherals, the resulting instruction set becomes enormous.

ARM processors belong to the *reduced-instruction-set-computing* (RISC) class of devices. Processors of this type have instruction sets that are relatively simple and typically perform a limited number of tasks. Usually, these tasks/instructions primarily involve arithmetic operations and moving data around the system's memory.

Because of this limitation, one of the most common ways of controlling system hardware is to designate regions of memory as *peripheral registers*. When an application writes to the memory address of one of these registers, the memory bus controller recognizes the address as belonging to a specific peripheral. It then routes the data to the appropriate control circuitry for that peripheral instead of system memory. Because these hardware registers are mapped into the system's memory address space, the processor simply considers them as conventional variables.




Figure 2.1: Comparison of operating-system and bare-metal systems.




Figure 2.2: Peripheral block diagram for the STM32F0 devices




Figure 2.3: Simplified memory table for STM32F0 devices.

Figure 2.3 shows a simplified memory map for a STM32F0 processor. Although the STM32F0 devices have only a few kilobytes of combined physical memory, program storage, and mapped peripheral registers, they have a full 32-bit (4GB) address space. Because of this, huge blocks of unimplemented addresses separate each functional region of the address space (program storage, physical memory, and peripheral registers). These gaps in the address space ensure that each type of memory has a unique-bit-pattern and provides for future expansion when developing new chips.

2.3.2 Differences Between ARM-Core and Device Peripherals

One unique feature of all ARM chips is that the processor core is developed separately from the rest of the device. ARM Ltd. develops the Cortex processors and licenses the designs to hardware manufacturers to implement into real systems.

Since the processor core is developed separately, it contains its own set of peripherals. These peripherals have a much closer relationship to the operation of the processor and involve actions that directly manipulate the flow of instruction execution. Examples of these include hardware interrupts and program debugging. Because core peripherals are physically separate from the others within the device, they are memory mapped within a separate region. However, the biggest difference to system programmers is that these peripherals are documented separately from the others.

2.3.3 Device Datasheets and Manuals

Efficiently searching datasheets and manuals is one of the most important skills that an embedded engineer can develop. This trait is important because the sheer amount of information required to understand the operation of many embedded devices completely is staggering. Engineers who can rapidly search for information within device documentation do not need to memorize operation details. Likewise, it becomes easier to work with an unknown device.

Four files provide the documentation for the exercises in these labs. You can download these from the following links. However, it is always a good idea to know how to find them on a manufacturers website.

1. (STM32F072RBT6 Datasheet) DM00090510.pdf

- The chip datasheet provides device-specific details for the processor used. This includes pin connections for available chip packages and a list of available peripherals.

2. (Programming & Core Manual) DM00051352.pdf

- The core programming manual gives us information on the ARM-core peripherals as well as the assembly instruction set. It is generic to all of the processors within the STM32F0 family.

3. (Peripheral Manual) DM00031936.pdf

- The peripheral reference manual contains detailed information on all peripherals that can be made available within an STM32F0 device. However, not all STM32F0 devices contain every peripheral! The chip datasheet is required to determine which peripherals are available for use.

4. (Discovery Board Manual) DM00099401.pdf

- The Discovery board manual contains schematics and tables, showing the onboard devices and connectors attached to the STM32F0. The Discovery board silkscreen also documents many device connections.



These manuals are large! Do not expect to read them fully; there is simply too much information presented. For example, the peripheral reference manual contains over 1000 pages of detailed descriptions about each peripherals operation and configuration.

STM32F0 2.4 Using Peripheral Control Registers

2.4.1 The General Purpose Input-Output Peripheral (GPIO)

The GPIO is one of the most fundamental peripherals within the STM32F0. Although it is one of the simplest peripherals, it is still surprisingly complex and very powerful.

Open the STM32F0 peripheral reference manual to page 156; this should be the heading “General-purpose I/Os (GPIO).” The reference manual is sectioned by bookmark links, if the PDF viewer used can show these (see Figure 2.4 on the following page) they can be used to navigate to desired sections quickly.

Each section of the reference manual is organized such that it first introduces the available features and modes of the peripheral. Afterward, it explains in detail the operation of the different modes, including graphs, figures, and tables showing characteristics of the peripheral’s operation. Finally, it provides detailed explanations of each user-accessible control register that configures the peripheral.

To understand the GPIO control registers, it is helpful to discuss the different modes it can operate in. Go back to page 156 in the reference manual (beginning of GPIO section) and look through the information on that page.




Figure 2.4: Navigation bookmarks in the peripheral reference manual.

The *GPIO main features* section indicates that a GPIO pin can have the following modes:

- **General Purpose Output Configuration**
 - *Push-Pull* – Pin is pushed to Vcc when logic ‘1’, pulled to GND when logic ‘0.’
 - *Open-Drain* – Pin can only be pulled to GND when logic ‘0’, floats when logic ‘1.’
- **Digital Input Configuration**
 - *Floating* – Pin has high-impedance, voltage “floats” unless externally pulled to a state.
 - *Internal Pull-Up/Down* – Pin has internal “resistor” to Vcc or GND.
- **Analog Input Configuration**
 - Pin is connected to the system analog peripherals instead of a digital comparator.
- **Alternate Function Configuration**
 - Pin is connected to a selection of internal peripherals. These directly control the pin operation.

Additionally, there are other features such as configurable speed, register locking, bit-set-reset and more. This lab section only considers two basic configurations: push-pull output and floating input.

Begin by examining the configuration registers within the GPIO peripheral. Beginning on page 165, the manual starts with the most important register of them all.

GPIO Port Mode Register (GPIOx_MODER)

The port mode is the most important register in the GPIO peripheral. Without configuring this register, it is impossible to use GPIO pins as anything aside from digital inputs. Examining the register map in the manual shows a table of 16 cells titled “MODER0[1:0]” through “MODER15[1:0]”. Notice that above these cells are numbers ranging from 0-31 and below are cells with “rw” in them. Breaking these down gives the following explanations:

- The STM32F0 processors have multiple GPIO peripherals known as *ports*, these are named in the following manner: GPIOA, GPIOB ... GPIOx. Within a GPIO port, there can be up to 16 pins; these pins are named in the following manner: PA0 (GPIOA, Pin 0) ... PA15 (GPIOA, Pin 15), PB0 (GPIOB, Pin 0) ... etc.
- STM32F0 devices do not recognize inputs/outputs on a chip by physical pin numbering. The reason for this is because different chip packages have differing numbers of pins, and the pin ordering between these is inconsistent. GPIO pins are instead labeled with a port name (PA0 for example) which describes where to go to configure it. Within the chip datasheet, there is a table mapping GPIO pin names to physical pin numbers on the specific chip package used.
- Since there can be up to 16 pins in a GPIO bank, there are 16 “MODER” cells (pairs of bits) within the mode register. Because GPIO pins start counting from 0, the 16 pins are numbered 0 through 15.
- The number above each cell in the register map indicates the bit number within the register. Each “MODER” cell consists of 2 bits; this is because there are four main modes that pins can be configured into. A description of the different modes, as well as the bit patterns, used to select them, are directly below the register map. To choose one of these modes, the bits within the correct “MODER,” cell for the desired pin must be set to the corresponding bit pattern.
- The “rw” below each of the cells in the register map indicate that the corresponding bit can be both read and written. Sometimes individual bits or entire registers are read-only or write-only.

■ **Example 2.1 — Setting a Pin to Output Mode.** The following steps configure pin PB3 to be an output. Figure 2.5 on the following page outlines these using the GPIOx_MODER register map in the peripheral reference manual.

1. The name PB3 indicates that the pin belongs to the GPIOB peripheral and is the fourth pin in the control register. (pin numbering begins at zero)
2. The fourth cell in the GPIOx_MODER register map is labeled “MODER3” and contains bits 6-7.
3. Examine the bit patterns listed below the register map. One of these {01} corresponds to “General purpose output mode.”
4. The output mode bit pattern indicates that for the two configuration bits, the lower should be set to ‘1’ and the upper should be cleared to ‘0’.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MODER15[1:0]	MODER14[1:0]	MODER13[1:0]	MODER12[1:0]	MODER11[1:0]	MODER10[1:0]	MODER9[1:0]	MODER8[1:0]								
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MODER7[1:0]	MODER6[1:0]	MODER5[1:0]	MODER4[1:0]	MODER3[1:0]	MODER2[1:0]	MODER1[1:0]	MODER0[1:0]								
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 2y+1:2y **MODER_y[1:0]**: Port x configuration bits (y = 0..15)
These bits are written by software to configure the I/O mode.
00: Input mode (reset state)
01: General purpose output mode
10: Alternate function mode
11: Analog mode

Figure 2.5: Configuring the mode register to set a pin to output mode.

5. Since bits 6-7 in the GPIOx_MODER register control pin PB3, setting bit 6 and clearing bit 7 will configure the pin to output mode.

Exercise 2.1 — Configuring GPIO Pin Modes . As demonstrated in the previous example, find and list the bit numbers and whether each bit should be set or cleared in the GPIOx_MODER register to put the following pins into the requested modes:

- PC6 (RED LED) – General Purpose Output
- PC7 (BLUE LED) – General Purpose Output
- PC8 (ORANGE LED) – General Purpose Output
- PC9 (GREEN LED) – General Purpose Output
- PA0 (USER Button) – Digital Input

GPIO port output type register (GPIOx_OTYPER)

This register selects what type of output mode you want for each pin configured as an output. For pins that aren't configured in output mode, the bits in this register have no effect. Since there are only two possible modes, there is only one bit per pin defined. The rest of the register is “reserved” and you shouldn't try to write anything there.

GPIO port output speed register (GPIOx_OSPEEDR)

One of the major selling points of ARM processors is that they typically use very low power. One way that they manage to reach such low power consumption is because most peripherals are either disabled and/or slowed-down by default. GPIO pins on an STM32F0 can be configured into three different speed modes, with the slowest using the least amount of power and the fastest using the most.

You might notice that the reference manual does not tell you how fast each speed mode operates. This is because it is dependent on the specific STM32F0 processor used. You can find out the different speed modes by looking in the device datasheet, section 6.3.14 (Electrical characteristics → Operating conditions → I/O port characteristics → I/O AC characteristics).

GPIO port pull-up/pull-down register (GPIOx_PUPDR)

This register connects internal pull-up or pull-down “resistors” to a pin. These resistors are actually transistors that are not completely turned on but will leak enough current to act as a high-value resistor. (>100kOhm usually) Typically the internal pull resistors are only used for input modes.

One thing to notice with the option bits for this register is that one of the bit patterns is reserved. This means that you should never set the bit-pairs in the register into that state, although undefined it is possible that it could turn on both the pull-up and the pull-down resistors and waste power.

GPIO port input data register (GPIOx_IDR)

All of the registers that we've seen so far have been read-write, we can both read and write to them to modify pin configuration. If you look at the register map, you'll find that all the bits in this register are read-only.

The data input register always shows the logical state of each pin in the GPIO port. If the pin is an input, then the matching bit will show whatever logical state the outside world is driving that pin. If a pin is configured as an output, then it will show whatever logical state you have set that pin to be with the output register.

GPIO port output data register (GPIOx_ODR)

This register sets the logical state of pins configured to be outputs. If you write a ‘0’ to a bit in this register, then its matching pin will be pulled low. If you write a ‘1’ to the bit, then the pin will be driven high.

GPIO port bit set/reset register (GPIOx_BSRR)

This register is write-only. The reason why is that it's a shortcut to set and clear bits in the output register. Typically you can't just overwrite an entire register with a new value for a single bit because there are other bits that you don't want to overwrite. You first have to read the register value, perform a bitwise operation, so the bit you want is modified and then write it back.

The bit set/reset register allows for much faster modification of the output register because you never have to read or worry about other bits except the one you want to modify. You can simply overwrite the entire register; it will only modify the output register on the bits you have set. The lower half of this register sets bits in the output, the upper half clears/resets them.

GPIO port configuration lock register (GPIOx_LCKR)

The configuration lock register locks the other configuration registers for the associated pin. It's intended to prevent a malfunctioning program from accidentally changing a pin into an unwanted mode. Once the lock is activated, you can't edit the lock register unless you first go through a timed sequence of writes on a specific bit. This is an advanced feature that you typically won't use often.

GPIO alternate function low/high registers (GPIOx_AFRL/GPIOx_AFRH)

Looking at these registers you'll notice that every pin has four bits for configuration. This means that there are two 32-bit registers (AFRL & AFRH) needed to configure alternate functions for all 16 pins. The alternate functions that each pin can be connected to depends on the specific processor and pin. There is a table in the device specific datasheet which lists the possible alternate functions for each pin, as well as what number each function has.

We will be using alternate functions in the next lab to connect GPIO pins to timer peripherals.

GPIO port bit reset register (GPIOx_BRR)

This last control register in the GPIO peripheral is very similar to the bit set/reset register. Although you can clear bits using the bit set/reset register, all of the clearing bits are in the upper half of the register. This reset-only register is essentially a copy but has the clearing bits in the lower half. If you look at the mapping between bits in this and the bit set/reset register and their effect on the output register you might see why some people wanted the clear bits also in the low positions.

Exercise 2.2 — Configuring GPIO Pin Details. Use the GPIO register documentation in the peripheral reference manual to determine the bits to modify in order to configure the listed parameters for the following pins:

- PC6, PC7, PC8, PC9 (LED PINS)
 - *GPIOx_OTYPER* – Push-Pull Output Type
 - *GPIOx_OSPEEDR* – Low Speed
 - *GPIOx_PUPDR* – No Pull-Up or Pull-Down
- PA0 (USER Button)
 - *GPIOx_OSPEEDR* – Low Speed
 - *GPIOx_PUPDR* – Pull-Down Resistor

2.4.2 Finding Register Definitions in ST's Header Files

Take a look at the following line of code; you'll notice that I'm casting a hexadecimal memory address to a pointer, dereferencing that pointer and writing data to the memory location that the dereferenced pointer references. This code accesses the GPIOC mode register (GPIOC_MODER) and configures pins PC8 and PC9 to output mode.

```
*((volatile uint32_t*) 0x48000800) = 0x50000;
```

While pointers and memory addresses are technically the only method available to interact with peripheral registers, the pointer cast and dereference syntax is not particularly convenient.

9.4.1 GPIO port mode register (GPIOx_x MODER) (x = A..F)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MODER15[1:0]	MODER14[1:0]	MODER13[1:0]	MODER12[1:0]	MODER11[1:0]	MODER10[1:0]	MODER9[1:0]	MODER8[1:0]								

Figure 2.6: GPIO mode register with keyword names circled

Although most embedded code simplifies into statements like this, we do not typically have to look up memory addresses and make/dereference pointers as previously shown. This is because ST provides header files which name and organize hardware registers into structures that are reasonable to deal with. Using these header files, the pointer code above becomes much simpler as shown below.

```
GPIOC->MODER = 0x50000;
```

Looking back to the GPIO register pages in the peripheral reference manual, you will notice that each register has been given a short abbreviated name. Likewise you will see that the bits within the registers are also named. Figure 2.6 shows the highlighted names for the GPIO mode register.

A good question to ask at this point would be where the names for registers are defined, and how they are accessed from a C program? The answer is within the *CMSIS Cortex-M0 Device Peripheral Access Layer Header Files* also known as “stm32f0xx.h” and its derivatives. Originally all peripheral information for the entire STM32F0 line was defined in “stm32f0xx.h”. However, in recent versions of the HAL, ST Microelectronics has split the information for each device sub-family into separate files.

Open a μVision project and expand the project hierarchy under “main.c.” If μVision doesn’t show any included headers after expanding the hierarchy, compile the project, and it should update after parsing the code dependencies. Within the list of these files, you should see the both “stm32f0xx.h” and “stm32f072xb.h.” Alternatively, you can locate these files manually by searching for them within the project directory under: “Drivers\CMSIS\Device\ST\STM32F0xx\Include.”

Searching the “stm32f072xb.h” File

Open the “stm32f072xb.h.” file and look for the introductory header comment which gives a summary of the functionality provided. Since many IDE’s like to collapse large sections of commented text you may need to expand the comment with the small “+” icon near the line numbers. Because the “stm32f072xb.h” file is large (>10000 lines) you will need to use the text search features of the IDE to navigate. In order to do this, we need to get familiar with how the file organizes peripherals and their registers

Move down to line 390; you will notice that this is a typedef for a C-structure representing a GPIO peripheral. This structure type creates a neat package for named pointers to each of the control registers a GPIO peripheral has. Because this code is a c-type definition, the system can create named copies of the structure for every GPIO peripheral in the device. The “stm32f072xb.h” file also defines the contents of the register pointers in each peripheral structure, so we don’t need to deal directly with memory addresses.

```

386 /**
387  * @brief General Purpose I/O
388 */
389
390 typedef struct
391 {
392     __IO uint32_t MODER;      /*!< GPIO port mode register,          Address offset: 0x00 */
393     __IO uint32_t OTYPER;    /*!< GPIO port output type register,  Address offset: 0x04 */
394     __IO uint32_t OSPEEDR;   /*!< GPIO port output speed register, Address offset: 0x08 */
395     __IO uint32_t PUPDR;    /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
396     __IO uint32_t IDR;      /*!< GPIO port input data register,   Address offset: 0x10 */
397     __IO uint32_t ODR;      /*!< GPIO port output data register,  Address offset: 0x14 */
398     __IO uint32_t BSRR;    /*!< GPIO port bit set/reset register, Address offset: 0x1A */
399     __IO uint32_t LCKR;    /*!< GPIO port configuration lock register, Address offset: 0x1C */
400     __IO uint32_t AFR[2];  /*!< GPIO alternate function low register, Address offset: 0x20-0x24 */
401     __IO uint32_t BRR;    /*!< GPIO bit reset register,        Address offset: 0x28 */
402 } GPIO_TypeDef;

```

Figure 2.7: GPIO structure definition

Returning to the top of the header file, open µVision’s text search feature by selecting: **Edit Menu → Find**. Type “GPIO” into the search box and hit the find button. More likely than not, µVision’s took you directly to line 390 again. Typically, searching on a guess of the peripheral name is the easiest way to start finding the documentation you’ll need. Now, open the text search window again and search for the structure name defining the GPIO peripheral, you’ll find it right after the closing curly-brace at the end of the GPIO structure code. (“GPIO_TypeDef”)

Searching on the name of the GPIO structure likely took you to line 785. Here we can see the multiple named copies of the GPIO structure, one for each of the physical GPIO peripherals within the STM32F0 chip. These define statements show the actual name you will use to access the structure for that peripheral.

Returning again to the structure definition, (line 390) try searching on one of the register names it defines. If you searched on the MODER register, you will find that Eclipse took you to line 6499 where a list of defines gives names to each of the bits in the register. For simple peripherals like the GPIO, we typically won’t use the bit names since their purpose is fairly straightforward and all have similar functions (just on different pins). For more complex peripherals the bit names often tell you their function, we’ll see an example of this later.

2.4.3 Bitwise Operations on Peripheral Registers

This lab assumes that you have had prior experience with *bitwise* logic operations. Because of this, we’ll just have a rapid overview of common tasks. Bitwise logic allows us to manipulate portions of a register without overwriting the rest.

Setting bits

To set bits in a register, bitwise-OR its value with a bitmask. Any bits set in the bitmask will be applied to the register’s value. The bitwise-OR operator is a single vertical-pipe character ‘|’.

```
GPIOC->MODER |= 0b00001000; // Sets the 3rd bit
```

```
// Sets the 3rd bit in the GPIOC_MODER register
GPIOC->MODER |= (1 << 3);

// Sets the 3rd and 5th bits in the GPIOC_MODER register
GPIOC->MODER |= (1 << 3) | (1 << 5);

// Clears the 3rd and 5th bits in the GPIOC_MODER register
GPIOC->MODER &= ~((1 << 3) | (1 << 5));
```

Figure 2.8: Common bitwise operations

Clearing bits

To clear bits in a register, bitwise-AND its value with a bitwise-Inverted bitmask. Any bits set in the bitmask will be cleared from the register's value. The bitwise-AND operator is a single ampersand character '&', the bitwise-Invert is the tilde character '~'.

```
GPIOC->MODER &= ~(0b00001000); // Clears the 3rd bit
```

Inverting/Toggling bits

Although there is a bitwise-Invert operator '~' it inverts every bit in the target. To selectively invert a few bits in a register, bitwise-XOR its value with a bitmask. Any bits set in the bitmask will cause the matching bit in the register's value to be inverted. The bitwise-XOR operator is a single caret character '^'.

```
GPIOC->MODER ^= 0b00001000; // Inverts the 3rd bit
```



Note that μVision does **not** allow binary constants with the "0b" prefix. The binary constants shown here are used only for clarity. Within the actual code, hexadecimal constants with the "0x" prefix are typically used when explicit values are required.

Building Bitmasks Easily

Typically building bitmasks using binary or hexadecimal constants makes code difficult to read. There are a number of ways to improve readability, one of which is to use shifted constants. The C compiler is very good at simplifying mathematical expressions that result in a constant value. We can use this to our advantage to "build" a bitmask out of multiple statements. The examples in figure 2.8 build bitmasks by shifting the decimal value '1' (a single binary bit at the lowest position) to the bit position we want to modify.

Exercise 2.3 — Initializing the GPIO Pins. It is recommended for this first lab that you begin with the provided “blinky” example code and make incremental changes from the HAL library calls to bitwise operations on peripheral registers.

Using the bit numbers and registers that you found in the earlier exercises, configure the GPIO pins to the mode and parameters.

- Remove the GPIO_InitTypeDef struct and all HAL_GPIO_Init() function calls.
- Make sure to reference the correct GPIO peripheral indicated by the pin name.
- LED pins (PC6-PC9) should be configured to:
 - General-purpose output mode using the MODER register.
 - Push-pull output type using the OTYPER register.
 - Low speed using the OSPEEDR register.
 - No pull-up/down resistors using the PUPDR register.
- USER Button pin (PA0) should be configured to:
 - Digital input mode using the MODER register.
 - Low speed using the OSPEEDR register.
 - Pull-down resistor using the PUPDR register.

Reading the State of a Bit

Many of the hardware registers within the STM32F0 contain status bits. These indicate events that have occurred within the peripheral, or the current state of device inputs. An example of a register used for this purpose is the GPIO input data register. (IDR)

When comparing a register against a constant value, all bits within the register are considered, including those that may have no relation to what is being checked. Because of this, in many cases, it is desirable to separate and check the status of a single bit within a register. Fortunately, individual bits can be isolated using a bitmask and the bitwise AND operation.

■ **Example 2.2 — Checking Specific Bits.** In the first code example below, the first constant represents a register value and the second a bitmask selecting the bit(s) to examine. To isolate a specific bit from a register, set the matching bit at the same position within the bitmask. When bitwise AND’ed together, the result will be zero if the checked bit was zero, and non-zero if the checked bit was set.

```
0b01001101 & 0b01000000 = 0b01000000 // Bitmask isolates bit 6  
if(GPIOC->IDR & 0x40){...} // Triggers if bit 6 is set
```

Exercise 2.4 — Reading the Button Pin. The logical state of each GPIO pin can be determined by checking the appropriate bit in the GPIO input data register (GPIOx_IDR).

```

458 /**
459  * @brief Reset and Clock Control
460 */
461
462 typedef struct
463 {
464     __IO uint32_t CR;           /*!< RCC clock control register,          Address offset: 0x00 */
465     __IO uint32_t CFGR;         /*!< RCC clock configuration register,   Address offset: 0x04 */
466     __IO uint32_t CIR;          /*!< RCC clock interrupt register,       Address offset: 0x08 */
467     __IO uint32_t APB2RSTR;    /*!< RCC APB2 peripheral reset register, Address offset: 0x0C */
468     __IO uint32_t APB1RSTR;    /*!< RCC APB1 peripheral reset register, Address offset: 0x10 */
469     __IO uint32_t AHBENR;       /*!< RCC AHB peripheral clock register,   Address offset: 0x14 */
470     __IO uint32_t APB2ENR;      /*!< RCC APB2 peripheral clock enable register, Address offset: 0x18 */
471     __IO uint32_t APB1ENR;      /*!< RCC APB1 peripheral clock enable register, Address offset: 0x1C */
472     __IO uint32_t BDCR;         /*!< RCC Backup domain control register, Address offset: 0x20 */
473     __IO uint32_t CSR;          /*!< RCC clock control & status register, Address offset: 0x24 */
474     __IO uint32_t AHBSTR;       /*!< RCC AHB peripheral reset register,   Address offset: 0x28 */
475     __IO uint32_t CFGR2;        /*!< RCC clock configuration register 2, Address offset: 0x2C */
476     __IO uint32_t CFGR3;        /*!< RCC clock configuration register 3, Address offset: 0x30 */
477     __IO uint32_t CR2;          /*!< RCC clock control register 2,        Address offset: 0x34 */
478 } RCC_TypeDef;

```

Figure 2.9: RCC structure with peripheral clock enable registers highlighted

2.4.4 Enabling the System Clock to Device Peripherals

Just as each GPIO pin has multiple speed settings to conserve power, by default most peripherals in the STM32F0 have their clock signals disabled. Since synchronous circuits don't operate without a clock signal, they are essentially "turned-off." In this state they consume significantly less power than they would sitting idle, but you can't read or write any of their registers.

The STM32F0's have a dedicated peripheral called the *Reset and Clock Control* (RCC) which enables or disables clock signals around the chip. To enable a clock for a peripheral, we'll have to find the proper RCC enable register. Search the `stm32f072xb.h` file for "RCC", you will find a few of matches within interrupt definition code but keep continuing until you find the "RCC_TypeDef" definition. Within this structure, you can see that three of the registers are labeled as "peripheral clock registers."

These three registers control the clock signals to all other peripherals, except for those in the ARM-core itself. The peripherals they control are organized by what system communications bus they are connected to. Some high-speed peripherals such as memory control, are connected directly to the *Advanced High-performance Bus* (AHB). However, most peripherals are connected to one of two *Advanced Peripheral Busses* (APB).

On the STM32F0, the GPIO peripherals are located on the AHB bus. However, in other architectures and brands, they may be located on the APB.

■ **Example 2.3 — Enabling a Peripheral Clock in the RCC.** The following enables the peripheral clock for the GPIOB peripheral. Notice that a defined bit name was used instead of a simple bitmask. In many cases using these definitions results in clearer code.

```
RCC->APB1ENR |= RCC_APB1ENR_TIM2EN; // Enable peripheral clock
to TIMER2
```

2.4.5 Slowing the System Down

Even though the STM32F072 operates at a far slower clock rate than a conventional computer, it executes instructions fast enough that a simple pin toggling loop will flash the LED's faster than the human eye can see. Because of this, we'll have to introduce our own methods of adding delay into the program..

Delay Loops

One simple (and very inefficient) way of adding delay into a program is to make the processor do lots of useless work in a *busy loop*. A typical method of implementing a busy loop is to repeatedly increment a number until a limit is reached.

Unfortunately, compilers are pretty good at detecting and removing “useless” code that doesn’t seem to be used anywhere else in the program. To help force the compiler to leave a delay loop alone, you will need to tag the loop variable as *volatile*. One of the uses of the volatile keyword is to tell the system that the tagged variable has desired side-effects that the compiler may not see. Without this keyword, the compiler will optimize and remove structures such as delay loops.

```
volatile int i;  
for(i=0; i < 100000; i++){}  
}
```

In practice, delay loops are one of the most least-effective ways to introduce delay into a program. If possible, avoid using delay loops if hardware timing capabilities are available.



Always use the HAL library delay functions when blocking delays are required.
Do not use busy-loops when timing hardware is available.

Hardware SysTick Delay

The *SysTick* timer peripheral is a device which raises a system signal at a configurable periodic rate. Because the time duration between these signals is known, the SysTick is often used as an application heartbeat. The HAL library uses the SysTick to trigger periodic tasks such as updating a global system time variable.

As seen in the “blinky” example, the infinite loop calls the `HAL_Delay()` function. This function is one of the delay mechanisms in the HAL library and halts the execution of a program by the number of milliseconds given as an argument.

```
HAL_Delay(200); // Delay 200ms
```

Although these labs will typically avoid using the HAL library resources, it is encouraged that user applications make use of the HAL delay functions. One of the exercises in the next lab on interrupts will explore writing a similar delay function using the SysTick peripheral. However, since the HAL delay system is automatically initialized during the clock speed configuration, it is easier to use the preexisting functionality for most purposes.

EXERCISE 2.5**Lab Assignment: Writing Basic I/O Code**

These exercises explore two basic operations of the GPIO: Blinking LEDs and reading the state of a pushbutton. After completing these tasks, make sure to show the lab assistant! Most of your points for this lab will come from demonstrating that your code works.



As mentioned earlier, **you will need to write your applications using *only* peripheral register access.** The single exception to this is the HAL_Delay() function.

There are multiple ways to approach these exercises. Many lab assignments begin as empty projects, however, it is recommended for this first application that you begin with the provided “blinky” example code and make incremental changes from the HAL library calls to bitwise operations on peripheral registers.

The benefit of converting a working example is that it becomes possible to compile and test the application after replacing each line of code. This breaks down the possible sources of error into manageable portions.

2.5.1 Configuring a GPIO Pin to Output and Blink an LED

Your goal in this lab assignment is to recreate the blinking demo using the red and blue LEDs on the Discovery board.

If beginning with the example “blinky” application, the assignment can be broken down into the following steps:

Converting the HAL Library Calls to Register Access

1. Use the RCC to enable the GPIOC peripheral clock.
 - Remove the __HAL_RCC_GPIOC_CLK_ENABLE() HAL library macro.
 - Use the stm32f072xb.h header file to determine the register that enables the GPIOC peripheral clock.
 - Set the appropriate bit using bitwise operations and either a bitmask or defined bit name.
2. Configure the LED pins to slow-speed, push-pull output mode without pull-up/down resistors.
 - Remove the GPIO_InitTypeDef struct and HAL_GPIO_Init() function call.
 - The green and orange LEDs are on pins PC8 and PC9.
 - Set the pins to general-purpose output mode in the MODER register.
 - Set the pins to push-pull output type in the OTYPER register.
 - Set the pins to low speed in the OSPEEDR register.
 - Set to no pull-up/down resistors in the PUPDR register.

Each register map in the peripheral reference manual documents the starting state of bits in the register. Although clearing bits that should already be zero is not always necessary, it is good style to ensure that every bit is in a known state.

3. Initialize one pin logic high and the other to low.

- Remove the HAL_GPIO_WritePin() function call.
 - Use either the ODR or BSRR register.
4. Toggle both pin output states within the endless loop.
 - Remove the HAL_GPIO_TogglePin() function call.
 - Use either the ODR or BSRR register.
 5. Leave the HAL delay function within the loop. Otherwise, the LEDs will toggle too rapidly to see. Feel free to change the duration to reasonable values.

Changing to the New LEDs

1. Use the *Hardware Layout* section of the Discovery board manual to find the pins connecting to the red and blue LEDs.
 - Page 13 of the Discovery board manual lists the STM32F0 pins used for LEDs.
 - The red LED is labeled as *LD5* and the blue as *LD6* on the Discovery board.
 - All LED pins are in the GPIOC peripheral.
2. Update the pin initialization and toggle code to use the new pins.

2.5.2 Configuring a GPIO Pin to Input and Reading a Button

Your goal in this portion of the lab assignment is to change your version of the flashing LED program, such that the LEDs toggle on a button press instead of a set delay. This can be broken down into the following steps:

1. Use the *Hardware Layout* section of the Discovery board manual to find the pin connected to the “USER” button.
 - The user button is labeled as *B1* on the Discovery board.
 - Search through and find the material on available buttons.
2. Use the RCC to enable the clock to the appropriate GPIO peripheral.
3. Configure the button pin to input mode with the internal pull-down resistor enabled.
 - Set the pins to input mode in the MODER register.
 - Set the pins to low speed in the OSPEEDR register.
 - Enable the pull-down resistor in the PUPDR register.
4. Monitor the button pin input state within the endless program loop.
 - Use the IDR register.
5. Toggle the LED pins when a button press is detected.
6. Include a software debounce routine to prevent multiple toggles on a single button press.
 - See section ?? on page ?? for an example debounce routine.

After making these changes to the original application, there is no need for a long duration delay statement each loop iteration. However, some program delay is still required (few milliseconds) otherwise the button debouncing method shown in section ?? on page ?? will not operate properly.

 Some GPIO peripherals contain pins with system critical functions. For example, GPIOA contains pins PA13 (SWDIO) & PA14 (SWCLK) which are used by the debugging hardware to communicate with the STM32F0.

When using GPIO peripherals with special functions, **do not modify the control bits for these pins!** This includes clearing the entire register to ensure that all unknown bit states are set to a known value.

If the configuration for PA13 and PA14 is modified, the debugger will no longer be able to program the Discovery board. If this occurs, it can be fixed using the standalone ST-Link utility.