



Computer Hardware Engineering (IS1200)

Computer Organization and Components (IS1500)


Spring 2021

Lecture 2: Assembly Languages

Artur Podobas

Researcher, KTH Royal Institute of Technology


Slides by David Broman (extensions by Artur Podobas), KTH



Course Structure



Module 1: C and Assembly Programming




Module 2: I/O Systems



Module 3: Logic Design (IS1500 only)

**PROJ
START**



Module 4: Processor Design



Module 5: Memory Hierarchy



Module 6: Parallel Processors and Programs




Proj. Expo

LE14

Part I
Instruction Set
Architecture (ISA)

Part II
Basic Assembly
Programming

Abstractions in Computer Systems



Part I
Instruction Set
Architecture (ISA)

Part II
Basic Assembly
Programming



Agenda

Part I

Instruction Set Architecture (ISA)



Part II

Basic Assembly Programming



Part I
Instruction Set
Architecture (ISA)

Part II
Basic Assembly
Programming

Part I


Instruction Set Architecture



Part I
Instruction Set
Architecture (ISA)

Part II
Basic Assembly
Programming

The Instruction Set Architecture (ISA) and its Surrounding



The ISA is the **interface** between hardware and software.

- **Instructions:**
Encoding and semantics
- **Registers**
- **Memory**

The microarchitecture is the **implementation**.

For instance, both Intel and AMD implement the x86 ISA, but they have different implementations.

Microarchitecture design will be discussed in the course module 4: *Processor design*.




Different ISAs

MIPS is the focus in this course because

- i) it is relatively easy to understand
- ii) most text books focus on MIPS.

We will only briefly compare with ARM and x86, but they are complex...



Instructions (1/2)

CISC vs. RISC

Each ISA has a set of instructions. Two main categories:

Complex Instruction Set Computers (CISC)

- Many special purpose instructions.
- Example: **x86**. Now almost 900 instructions.
- Typically various encoding lengths (x86, 1-15 bytes)
- Different number of clock cycles, depending on instruction.

Reduced Instruction Set Computers (RISC)

- Few, regular instructions. Minimize hardware complexity.
- **MIPS** is a good example (ARM mostly RISC)
- Typically fixed instruction lengths (e.g., 4 bytes for MIPS)
- Typically one clock cycle per instruction (excluding memory accesses and cache misses)




Instructions (2/2)

C code, Assembly Code, and Machine Code


C Code

```
a = b + c;
```



MIPS Assembly Code

```
add $s0, $s1, $s2
```



MIPS Machine Code

```
0x02328020
```

The compiler maps (if possible) C variables to **registers** (small fast memory locations)

For instance, **a** to **\$s0**, **b** to **\$s1**, and **c** to **\$s2**

(the register names using \$ will be explained on the next slide)

The assembly code is in human readable form of the machine code

Each assembly instruction is mapped to one or more machine code instructions.

In MIPS, each instruction is 32 bits.





Registers

Name	Number	Use
\$0	0	constant value of 0
\$at	1	assembler temporary
\$v0-\$v1	2-3	function return value
\$a0-\$a3	4-7	function arguments
\$t0-\$t7	8-15	temporary (caller-saved)
\$s0-\$s7	16-23	saved variables (callee-saved)
\$t8-\$t9	24-25	temporary (caller-saved)
\$k0-\$k1	26-27	reserved for OS kernel
\$gp	28	global pointer
\$sp	29	stack pointer
\$fp	30	frame pointer
\$ra	31	function return address



Memory

Big problem if 32 registers set the limit of the number of variables in a program. Solution: memory.

Word address

.	.
.	.
.	.
0000 000C	0f a0 b0 12 Word 3
0000 0008	44 93 4e aa Word 2
0000 0004	33 fa 01 23 Word 1
0000 0000	21 a0 1b 33 Word 0

Byte address 0 1 2 3

The choice of endianness is arbitrary, but creates problems when communicating between processors with different endianness.

Memory

- Has many more data locations than registers.
- Accessing memory is slower than accessing registers.

- **Big-endian:** the most significant byte (MSB) of the word is stored at the lowest memory address.
- **Little-endian:** the least significant byte (LSB) is stored at the lowest memory address.



Part II

Assembly Programming



Acknowledgement: The structure and several of the good examples are derived from the book “Digital Design and Computer Architecture” (2013) by D. M. Harris and S. L. Harris.

Part I
Instruction Set
Architecture (ISA)



Part II
Basic Assembly
Programming



MIPS Reference Sheet

MIPS Reference Sheet

David Broman, KTH Royal Institute of Technology
Version 1.13, January 20, 2016

INSTRUCTIONS (SUBSET)

Name (format, op, funct)	Syntax	Operation
add (R,0,32)	add rd,rs,rt	reg(rd) ← reg(rs) + reg(rt);
add immediate (I,0,na)	addi rt,rs,imm	reg(rt) ← reg(rs) + signext(imm);
add unsigned (I,9,na)	addu rt,rs,imm	reg(rt) ← reg(rs) + signext(imm);
add unsigned (R,0,33)	addu rd,rs,rt	reg(rd) ← reg(rs) + reg(rt);
and (R,0,36)	and rd,rs,rt	reg(rd) ← reg(rs) & reg(rt);
and immediate (I,12,na)	andi rt,rs,imm	reg(rt) ← reg(rs) & zeroext(imm);
branch on equal (I,4,na)	bneq rs,rt,label	if reg(rs) == reg(rt) then PC ← BTA else NOP;
branch on not equal (I,5,na)	bneq rs,rt,label	if reg(rs) != reg(rt) then PC ← BTA else NOP;
jump and link register (R,0,9)	jalc rs	PC ← PC + 4; PC ← reg(rs);
jump register (R,0,8)	jr rs	PC ← reg(rs);
jump (I,2,na)	j label	PC ← JTA;
jump and link (I,3,na)	jalc label	PC ← PC + 4; PC ← JTA;
load byte (I,32,na)	lb rt,imm(rs)	reg(rt) ← signext(mem[reg(rs) + signext(imm)] ₈);
load byte unsigned (I,36,na)	lbu rt,imm(rs)	reg(rt) ← zeroext(mem[reg(rs) + signext(imm)] ₈);
load upper immediate (I,15,na)	lui rt,imm	reg(rt) ← concat(imm, 16 bits of 0);
load word (I,35,na)	lw rt,imm(rs)	reg(rt) ← mem[reg(rs) + signext(imm)];
multiply, 32-bit result (R,28,2)	mul rd,rs,rt	reg(rd) ← reg(rs) * reg(rt);
nor (R,0,39)	nor rd,rs,rt	reg(rd) ← not(reg(rs) reg(rt));
or (R,0,37)	or rd,rs,rt	reg(rd) ← reg(rs) reg(rt);
or immediate (I,13,na)	ori rt,rs,imm	reg(rt) ← reg(rs) zeroext(imm);
set less than (R,0,42)	slt rd,rs,rt	reg(rd) ← if reg(rs) < reg(rt) then 1 else 0;
set less than unsigned (R,0,43)	sltu rd,rs,rt	reg(rd) ← if reg(rs) < reg(rt) then 1 else 0;
set less than immediate (I,10,na)	slti rt,rs,imm	reg(rt) ← if reg(rs) < signext(imm) then 1 else 0;
set less than immediate unsigned (I,11,na)	sltiu rt,rs,imm	reg(rt) ← if reg(rs) < signext(imm) then 1 else 0;
shift left logical (R,0,0)	sll rd,rt,shamt	reg(rd) ← reg(rt) << shamt;
shift left logical variable (R,0,4)	sllv rd,rt,rs	reg(rd) ← reg(rt) << reg(rs) ₅₋₀ ;
shift right arithmetic (R,0,3)	sra rd,rt,shamt	reg(rd) ← reg(rt) >> shamt;
shift right logical (R,0,2)	srl rd,rt,shamt	reg(rd) ← reg(rt) >> shamt;
shift right logical variable (R,0,6)	srlv rd,rt,rs	reg(rd) ← reg(rt) >> reg(rs) ₅₋₀ ;
store byte (I,40,na)	sb rt,imm(rs)	mem[reg(rs) + signext(imm)] ₈ ← reg(rt) ₈ ;
store word (I,43,na)	sw rt,imm(rs)	mem[reg(rs) + signext(imm)] ← reg(rt);
subtract (R,0,34)	sub rd,rs,rt	reg(rd) ← reg(rs) - reg(rt);
subtract unsigned (R,0,35)	subu rd,rs,rt	reg(rd) ← reg(rs) - reg(rt);
xor (R,0,38)	xor rd,rs,rt	reg(rd) ← reg(rs) ^ reg(rt);
xor immediate (I,14,na)	xori rt,rs,imm	reg(rt) ← reg(rs) ^ zeroext(imm);


PSEUDO INSTRUCTIONS (SUBSET)

Name	Example	Equivalent Basic Instructions
load address	la \$t0,label	lui \$t0,\$t0;lw \$t0,\$t0(\$t0)
load immediate	li \$t0,\$0xabcd1234	ori \$t0,\$t0,\$0xabcd
branch if less or equal	bile \$t0,\$t1,\$t2	ori \$t0,\$t0,\$0;beq \$t0,\$t0,\$t2
move	move \$t0,\$t1	add \$t0,\$t0,\$t1
no operation	nop	all \$zero,\$zero,0

ASSEMBLER DIRECTIVES (SUBSET)

data section	.data
ASCII string declaration	.asci "a string"
word alignment	.align 2
word value declaration	.word 99
byte value declaration	.byte 7
global declaration	.global foo
allocate X bytes of space	.space X
code section	.text

INSTRUCTION FORMAT



REGISTERS

Name	Number	Description
\$0, \$zero	0	constant value 0
\$at	1	assembler temp
\$v0	2	function return
\$v1	3	function return
\$a0	4	argument
\$a1	5	argument
\$a2	6	argument
\$a3	7	argument
\$t0	8	temporary value
\$t1	9	temporary value
\$t2	10	temporary value
\$t3	11	temporary value
\$t4	12	temporary value
\$t5	13	temporary value
\$t6	14	temporary value
\$t7	15	temporary value
\$s0	16	saved temporary
\$s1	17	saved temporary
\$s2	18	saved temporary
\$s3	19	saved temporary
\$s4	20	saved temporary
\$s5	21	saved temporary
\$s6	22	saved temporary
\$s7	23	saved temporary
\$s8	24	temporary value
\$s9	25	temporary value
\$k0	26	reserved for OS
\$k1	27	reserved for OS
\$gp	28	global pointer
\$fp	29	stack pointer
\$fp	30	frame pointer
\$ra	31	return address

Definitions

- Jump to target address:
JTA ← concat(PC + 4)₃₂,
address(label, 0)₃₂
- Branch target address:
BTA ← PC + 4 + signext(imm) * 4

Clarifications

- All numbers are given in decimal form (base 10).
- Function signext(x) returns a 32-bit sign extended value of x in two's complement form.
- Function zeroext(x) returns a 32-bit value, where zero are added to the most significant side of x.
- Function concat(x, y, ..., z) concatenates the bits of expressions x, y, ..., z.
- Subscripts, for instance \$x₅₋₀, means that bits with index 5 to 2 are spliced out of the integer x.
- Function address(x) means the address of label x.
- NOP and na mean "no operation" and "not applicable", respectively.
- shamt is an abbreviation for "shift amount", i.e. how many bits that should be shifted.
- addu and addiu are misnamed unsigned because an add operation handles both signed and unsigned numbers in the same way. The term unsigned is actually used to describe that the instruction does not throw overflow exceptions.

- Will be available on the exam (attached to the questions)
- Summarizes an important **subset** of the **MIPS** instructions and their coding.
- Available for **download** from the course page (under "Course Literature")

Part I
Instruction Set
Architecture (ISA)

Part II
Basic Assembly
Programming

Arithmetic/Logical Instructions

MIPS Logical Instructions

```
and  $s0, $s1, $s2
or   $s0, $s1, $s2
xor  $s0, $s1, $s2
nor  $s0, $s1, $s2
```

Instructions AND,
OR, XOR, and
NOT OR.

There is no **not** instruction.
How can we do **not \$s1**
and store it in \$t0?

```
andi  $s0, $s1, 0xAB41
ori   $s0, $s1, 0xFF01
xori  $s0, $s1, 0x78
```

Instructions AND
immediate, OR
immediate, and
XOR immediate.

```
sll  $t0, $s0, 3
srl  $t0, $s0, 29
sra  $t0, $s0, 29
```

Shift left logical (same as C operator <<).

Shift right logical (same as C operator >>).

Shift right arithmetic. Shifts in the sign bit as the
most significant bit. Dividing signed numbers.

Constants Values

How can we assign a register a constant value?

```
addi $s0, $0, 2342
```

Max 16-bit

How can we give a register a 32-bit constant?

```
int a = 0x6af022e7;
```

Hint: There is an instruction load upper immediate, **lui \$t0, 0xff12** that loads the 16 most significant bits to the immediate value, and sets the lower to 0.

```
lui $s0, 0x6af0  
ori $s0, $s0, 0x22e7
```

Requires 2 instructions.



Conditional Branches (1/3)

beq and bne

Branch if equal (beq) branches if two operands have equal values.

Branch if not equal (bne) branches if two operands do not have equal values.

```
addi    $s0, $0, 4
xori    $s1, $s0, 1
sll     $t0, $s1, 1
beq     $t0, $s0, foo
add     $s1, $s1, $s0
foo:
add     $s5, $s1, $0
```

Set \$s0 to 4. XOR immediate results in \$s1=5. Shift logic left results in that \$t0 is 10. Hence, \$t0 and \$s0 are not equal, so the branch is not taken and add is executed. This results in that \$s1 is 9.

There is no MOV instruction in MIPS, but **add** can be used for this (as it is done here).

Exercise: What is the value of \$s5?

Note: There is a **pseudoinstruction** called **move** in the MIPS assembler. It is implemented using add.

Conditional Branches (2/3)

if-statement, if/else-statement

```
if(i==j)
    f = i;
f = f - j;
```

How can the C code be translated to MIPS code?
Assume mapping, i to \$s0, j to \$s1, and f to \$t0.

```
if(i!=j)
    f = i;
else
    f = i + j;
f = f - j;
```

Translate to MIPS code,
using previous mapping



Conditional Branches (3/3)

for-loops

```
int sum = 0;  
for(int i=1; i < 101; i = i * 2)  
    sum = sum + i;
```


Help: Instruction **set less than (slt)**.
slt \$t0,\$s0,\$s1 sets \$t0 to 1 if \$s0
is less than \$s1, else \$t0 is set to 0.

Translated to MIPS code
using mapping:
i to \$s0, sum to \$s1

Example from Harris & Harris, 2013, page 320



```
int ar[5];  
ar[0] = ar[0] * 8;  
ar[1] = ar[1] * 8;
```



Arrays are defined and
accessed using [] in C.

Translate to MIPS code.
Let the Array address be 0x10007000

MARS Simulator Demo (1/2)

Example

```
.data
.align 2
msg:      .space 8

.text
main:     la      $t1, msg
          addi    $t2, $zero, 0x27
          sb      $t2, 0($t1)
          addi    $t2, $zero, 0x18
          sb      $t2, 1($t1)
          li      $t2, 0x4b544800
          sw      $t2, 4($t1)

stop:     j       stop
```

Assembler directives:

.data the following is stored in the data section

.align 2 the following is word aligned

.space 8 the assembler reserves 8 bytes of space

.text the following is machine code

la = load address of a label

sb = store byte

li = load immediate

Pseudo instruction (translated by the assembler into 1 or 2 basic instructions)


Infinite loop.
Makes the
program “stop”





MARS Simulator Demo (2/2)

Understanding the Previous Example



The demo shows the following:

- Where is the help?
- Registers
- Debugging a program
- Instruction encoding
- Run to breakpoint
- Pseudo instruction encoding
- Data segment, HEX and ASCII views

Exercise:

What is the program actually doing? What is stored at the **msg** label?

(Try the example yourself in the simulator)


Part I
Instruction Set
Architecture (ISA)



Part II
Basic Assembly
Programming



Reading Guidelines – Module 1



Introduction

P&H5 Chapters 1.1-1.4, or P&H4 1.1-1.3

Number systems

H&H Chapter 1.4

C Programming

H&H Appendix C

Online links on the literature webpage

Assembly and Machine Languages

H&H Chapters 6.1-6.9, 5.3

The MIPS sheet (see the literature page)

Reading Guidelines

See the course webpage
for more information.

You can focus on Chapters 6.1-
6.4 for Lab 1

Part I
Instruction Set
Architecture (ISA)

Part II
Basic Assembly
Programming

Just one more thing...
(please do not fumble with thebags)



Part I
Instruction Set
Architecture (ISA)

Part II
Basic Assembly
Programming



Summary

Some key take away points:

- An **Instruction Set Architecture (ISA)** defines the software/hardware interface, whereas a **microarchitecture** implements an ISA.
- There are many different ISAs. Some of the major ones are **x86**, **ARM**, **RISC-V**, and **MIPS**.
- MIPS is a simple yet powerful ISA. It is a good idea to thoroughly understand the **MIPS Reference Sheet**.
- It is important to understand **the concept of assembly programming**, although very few programs are actually written in assembly today.



Thanks for listening!

Part I
Instruction Set
Architecture (ISA)

Part II
Basic Assembly
Programming