

Computer Hardware Engineering (IS1200) Computer Organization and Components (IS1500)

Fall 2020


Lecture 8: Sequential Logic

Note: This lecture is optional for IS1200 (for review only)

Artur Podobas


Researcher, KTH Royal Institute of Technology

Slides by David Broman (extensions by Artur Podobas), KTH





Course Structure



Artur Podobas podobas@kth.se

Bistability and Latches

Part II
Flip-Flops, Registers, and Register Files

Part III
Synchronous S



Agenda

Part I
Bistability and Latches



Part II

Flip-Flops, Registers, and Register Files



Part III

Synchronous Sequential Circuits and Finite State Machines



Part I
Bistability and
Latches

Part II
Flip-Flops, Registers, and Register Files



Part I Bistability and Latches



http://www.publicdomainpictures.net/view-image.php?image=8284&picture=staplade-stenar&large=1

Acknowledgement: The structure and several of the good examples are derived from the book "Digital Design and Computer Architecture" (2013) by D. M. Harris and S. L. Harris.




Combinational vs. Sequential Logic




Circuit without memory

Combinational Logic Design (previous lecture)

- Output depends only on the input.
- There is no memory.







Circuit with memory

Sequential Logic Design (this lecture)

- Depends on both current and prior input values.
- As a consequence, sequential logic has memory.
- Today, we will learn about:

Latches

Flip-Flops

Registers


We will discuss other kinds of memories in course module 5: *Memory hierarchy.*








What is the difference between these two circuits?



Answer: None, but both circuits contain a cycle.


What is the value of Q?



Notation convention:
T-connections

connect, four way
connections do not.

Analysis by considering two cases:



Both cases are stable. The circuit is **bistable**.

This circuit has 2 stable **states**. Hence, it is a memory that can store **1 bit** of information.

Problem: We cannot decide what to store (there is no input)

Part I
Bistability and
Latches

Part II
Flip-Flops, Registers, and Register Files


Part III



SR Latch



What is the behavior of this circuit? Analyze the 4 cases for inputs *S* and *R*.




S is the SET signal and R is the RESET signal.

If S and R are zero, the circuit "remembers" the previous Q value, called Q_{pre}. We have a memory...

S	R	Q	Q
0	0	Q _{pre} 0	e Q _{pre}
0	_1	0	1
₄ 1/	0	1	0
//1	1	0	0

An SR latch can be implemented using different gates. This is the abstract symbol for an SR latch.



Problem 1. The awkward case S=1, R=1 results in that both Q and \overline{Q} are zero.

Problem 2. Mixes the issues of *what* and *when* updates are made. It is hard to design large circuits this way.




Part III



D Latch



The **D** latch solves the problems with the SR latch. It has one data input *D*, and a clock input *CLK*.



CLK	D	Q	Q
0	?	Q _{pre}	\overline{Q}_{pre}
1	10	0	1
1/	1	1	0

The symbol ? means "don't care". It is used to simplify truth tables (we can skip one row in this case).


Sometimes a symbol **X** or **D** is used to describe "don't

care".

Part I
Bistability and
Latches

Part II
Flip-Flops, Registers, and Register Files

Symbol describing a D latch:




Also called a **transparent** latch or level-sensitive latch.


- CLK = 1, the latch is transparent (D flows through to Q).
- CLK = 0, the latch is opaque (the latch blocks data from flowing through).



Poll: D Latch







Part III

Part II



Part II

Flip-Flops, Registers, and Register Files




Acknowledgement: The structure and several of the good examples are derived from the book "Digital Design and Computer Architecture" (2013) by D. M. Harris and S. L. Harris.



D Flip-Flop


A flip-flop is **edge-triggered** and not level-triggered.



Case I: CLK = 0

The master is transparent and the slave is opaque. D_{in} flows to N.

These symbols describe D Flip-Flops.



The **D flip-flop** (the standard flip-flop) copies D to Q on the **rising edge**, and remembers its state all other times.


Case II: CLK = 1

The slave is transparent and the master is opaque. N flows to Q_{out} .





Resettable and Enabled Flip-Flops



An **enabled flip-flop** has an input EN. Its state changes only when EN = 1 and there is a raising clock edge (Called WR EN CLK in the exercise).

ercise).

Orcise).

The line above the signal name shows that the reset signal is **active low**: The reset is active on 0.

True or False Q/A

"This resettable flip-flop is synchronously resettable, meaning that it resets on a rising clock edge. It is is not asynchronously resettable where the reset is independent of the clock."

Answer: True



Part I
Bistability and
Latches




Part IIFlip-Flops, Registers, and Register Files

Part III



Poll: D Flip-Flop










D Latch vs D Flip-Flop





and Finite State Machines




Register

An **N-bit register** consists of N flip-flops that share the same clock input.







Note that registers can also have enable signals, reset signals etc.


and Register Files



Output Enable Register



Recall the **tristate** buffer with floating value (Z)




Ε	Ā	Y
0	0	Z
0	1	Z
1	0	0
1	1	1

Exercise:

Create a 2-bit register that has an **output enable (OE)** input signal. If OE = 0 then Q is floating, else it outputs the registers' state.

Answer:






Register File (1/2)

A register file can be used to read and write data using an address.

Writing **M** bits is done by giving write data to WD3, write address to A3, and setting write enable WE3 to 1.




This is a **multi-ported** register file. Two read ports and one write port. Reads and writes can be done in parallel.


Reading **M** bits from read data port RD1 is done by giving an **N**-bit read address to A1. Same for the second read port (RD2 and A2).



Register File (2/2)



Part I
Bistability and
Latches




Part III



Part III

Synchronous Sequential Circuits and Finite State Machines



Acknowledgement: The structure and several of the good examples are derived from the book "Digital Design and Computer Architecture" (2013) by D. M. Harris and S. L. Harris.





Register-Transfer Level - Synchronous Sequential Circuits




It is hard to analyze large asynchronous circuits that contain cycles.

Solution: Design **synchronous sequential circuits**, also called designing at the **register-transfer level (RTL)**, which means that


- combinational logic is combined with registers
- states are only updated on clock edges

Which of the following circuits are using RTL design / sequential synchronous logic?



Yes, with no feedback

No, because of latch.



No, has a cycle without register in the path





Finite State Machines (FSMs)



Synchronous Sequential Logics can be defined as FSMs

Moore Machine (*M* inputs, *N* outputs, *k* states)





Part I
Bistability and
Latches


Part II
Flip-Flops, Registers, and Register Files




Part III



A Simple Mealy Machine Example





Part I
Bistability and
Latches

Part II
Flip-Flops, Registers, and Register Files



Part III




Artur Podobas

Edge-Triggered Timing Methodology

How fast can we run a circuit?

The clock period must be longer than the worst-case of delays in the circuit.

A **race** may occur when the values of state elements depend on the relative speed of logic elements in the circuit.



Part I Bistability and Latches podobas@kth.se

Part II Flip-Flops, Registers, and Register Files

Part III



We are soon done!




Part I
Bistability and
Latches

Part II
Flip-Flops, Registers, and Register Files

Part III



Reading Guidelines



Module 3: Logic Design

Lecture 7: Combinational Logic Design

H&H Chapters 1.5, 2.1-2.4, 2.6, 2.8-2.9

Lecture 8: Sequential Logic Design

H&H Chapters 3.1-3.3 (not 3.2.7),
 3.4.1-3.4.3, 5.2.1-5.2.2, 5.5.5

Reading Guidelines

See the course webpage for more information.


and Finite State Machines



Summary

Some key take away points:

- Combinational Logic vs. Sequential Logic: Combinational logic has no memory, whereas sequential logic includes memory.
- Latches vs. Flip-Flops vs. Registers vs. Register File Flip-flops are edge triggered, registers combine flip-flops, and register files uses addresses to access data.
- Synchronous vs. Asynchronous Logic Design Synchronous Design makes design work easier.



Thanks for listening!