







"Non-Project Mode" is sometimes confused with using the Vivado Tcl-Commands only.

> It is well possible to mix Vivado **Tcl-Commands** and using the GUI.

Use the Vivado GUI for any nonrepetitive or mostly explorative elaboration and as a convenient way to view reports.

Non-Project Mode	Activity	Project Mode
Explicitely get HDL-Sources into Internal Model • read_vhdl • read_verilog • read_xdc	Preparing the Design Model	Manage file dependencies automatically via File Sets: create_project add_files
		current_filesetimport
		open_projectcurrent_projectclose_project

Elaborating the Design

There are too many command to list exhaustively, so just some typical examples are given:

- get_cells (select and query design objects)
- set_property (modify design objects)
- report ... (generate various kinds of reports and summaries)

Run synthesis tools (various options allow to specify details) synth_design	Synthesis	Select and run tools depending on changes made (various options, including some for load-sharing	
Run implementation tools (rich on options, especially for optimization) opt_design place_design phys_opt_design route_design	Implementation	on compile servers): • launch_runs • wait_on_run	

Generating Target File

- write_bitstream (various options to select different formats and encoding)
- write verilog
- write vhdl
- write xdc

Creating the *Bitstream File* is typically the overall goal when using Vivado.

Usually these phases overlap and are repeated, depending on reports and other kinds of checks and verifications, including simulation (not shown here). If files – especially Verilog or VHDL – are modified, they need to be read again explicitely.

Vivado Modes and Tcl Commands

(cc) BY-SA: Technische Beratung für EDV, Dipl.-Ing. Martin Weitzel, Germany, http://tbfe.de

"Project Mode" is sometimes confused with using the Vivado **GUI only.**

> It is well possible to mix using the **Vivado GUI** and Tcl-Commands.

Use Vivado Tcl-Commands to automate anything that is systematic and repetitive.

Usually these phases overlap and are repeated, depending on reports and other kinds of checks and verifications. If files Verilog or VHDL Files are modified, Vivado knows about dependencies and will launch the tools as required in the right order.