

One Way

```
set tli [join $li " "]
```

```
set li2 [split $tli " "]
```


```
puts $li           ;# print names only
puts [join $li \n] ;# (in separate lines)
```

Implied in

```
foreach el $li ...
```

Tcl-World


Design Objects extracted from the  
Internal Model are made available as  
Tcl-Lists



```
... [lindex $li 0]
... [lindex $li 1]
... [lindex $li $n]
... [lindex $li end]
```

Tcl Comands to extend lists:<sup>2</sup>


- lappend
- lreplace
- linsert
- ...





Property **Name** is always present

Property **Class** may be

- cell
- net
- pin
- ...



Properties (class specific)    Value (object specific)



```
get_property^4 ...
```


```
set_property^5 ...
```

```
list_property_value^6 ...
```

```
report_property^7 ...
```

```
list_property^7 ...
```

```
create_property ...
```



llength → 0

llength → 1

llength → 2

llength → 2

Objects of Different Classes may be Interrelated

- 1) There is a get... command for each kind of design object; result list are always "pure", i.e. a list knows which kind of design object it holds.
- 2) Any attempt to extend a list of a given design objects of a given type with objects of a different type is turned into an error.
- 3) User-specified properties can be added (on a class base).
- 4) This command works on **a single list element** only.
- 5) This command will set the given property value **for all elements in a list**.
- 6) This command lists the **allowed values** – not the current one!
- 7) The singular form in these command names suggests a single object but actually these commands work on object lists too.

```
# some examples
set li [get_pins]
puts [llength $li]
puts [join $li \n]
set pin [lindex $li 3]
puts [get_property name $pin]
report_property $pin
report_property [lindex $li end]
puts $pin
puts [get_property name $pin]
puts [get_property IS_INPUT $pin]
set_property IS_INPUT false $pin
puts [get_property IS_INPUT $pin]
```


## Vivado Design Model and Tcl-Lists

(cc) BY-SA: Technische Beratung für EDV, Dipl.-Ing. Martin Weitzel, Germany, <http://tbfe.de>


Vivado-World

## Non-Project Mode

## Project Mode



Vivado Design Flows Overview



## Vivado “Project-Mode” Architecture

(cc) BY-SA: Technische Beratung für EDV, Dipl.-Ing. Martin Weitzel, Germany, <http://tbfe.de>



**“Non-Project Mode” is sometimes confused with using the Vivado Tcl-Commands only.**

**“Project Mode” is sometimes confused with using the Vivado GUI only.**

**It is well possible to mix Vivado Tcl-Commands and using the GUI.**


**It is well possible to mix using the Vivado GUI and Tcl-Commands.**

**Use the Vivado GUI for any non-repetitive or mostly explorative elaboration and as a convenient way to view reports.**

**Use Vivado Tcl-Commands to automate anything that is systematic and repetitive.**

Non-Project Mode	Activity	Project Mode
Explicitely get HDL-Sources into Internal Model <ul style="list-style-type: none"><li>read_vhdl</li><li>read_verilog</li><li>read_xdc</li></ul>	Preparing the Design Model	Manage file dependencies automatically via File Sets: <ul style="list-style-type: none"><li>create_project</li><li>add_files</li></ul>
		<ul style="list-style-type: none"><li>current_fileset</li></ul>
		<ul style="list-style-type: none"><li>import_...</li></ul>
		<ul style="list-style-type: none"><li>open_project</li><li>current_project</li><li>close_project</li></ul>
Elaborating the Design		
There are too many command to list exhaustively, so just some typical examples are given: <ul style="list-style-type: none"><li>get_cells (select and query design objects)</li><li>set_property (modify design objects)</li><li>report_... (generate various kinds of reports and summaries)</li><li>...</li></ul>		
Run synthesis tools (various options allow to specify details) <ul style="list-style-type: none"><li>synth_design</li></ul>	Synthesis	Select and run tools depending on changes made (various options, including some for load-sharing on compile servers): <ul style="list-style-type: none"><li>launch_runs</li><li>wait_on_run</li></ul>
Run implementation tools (rich on options, especially for optimization) <ul style="list-style-type: none"><li>opt_design</li><li>place_design</li><li>phys_opt_design</li><li>route_design</li></ul>	Implementation	
Generating Target File		
<ul style="list-style-type: none"><li>write_bitstream (various options to select different formats and encoding)</li><li>write_verilog</li><li>write_vhdl</li><li>write_xdc</li></ul>		

**Creating the *Bitstream File* is typically the overall goal when using Vivado.**



## Vivado Modes and Tcl Commands

(cc) BY-SA: Technische Beratung für EDV, Dipl.-Ing. Martin Weitzel, Germany, <http://tbfe.de>

Usually these phases overlap and are repeated, depending on reports and other kinds of checks and verifications, including simulation (not shown here). If files – especially Verilog or VHDL – are modified, they need to be read again explicitly.

Usually these phases overlap and are repeated, depending on reports and other kinds of checks and verifications. If files Verilog or VHDL Files are modified, Vivado knows about dependencies and will launch the tools as required in the right order.