
a
b
y0_i
I0
O
RTL_INV
y0
y3
y3_i
I0
I1
O
RTL_AND
y1_i
I0
O
RTL_INV
y1
y4_i
I0
I1
O
RTL_OR
y2_i
I0
O
RTL_INV
y2
y4
y5_i
I0
I1
O
RTL_XOR
y5
y6_i
I0
O
RTL_INV
y6