


# **QDK™ ARM-Cortex LPCXpresso with GNU**



# **Table of Contents**

1 Introduction	1
1.1 About QP™	
1.2 About QM™	
1.3 About the ARM-Cortex Port	
1.4 Cortex Microcontroller Software Interface Standard (CMSIS)	4
1.5 Licensing QP™	4
1.6 Licensing QM™	4
2 Getting Started	5
2.1 Building the QP Libraries.	
2.2 Building and Debugging the Examples	
2.2.1 Building the Examples from Command Line	
2.2.2 Building the Examples from Eclipse	
2.3 Downloading to Flash and Debugging the Examples	11
2.3.1 Software Tracing with Q-SPY	12
3 Interrupt Vector Table and Startup Code	15
4 Linker Script	18
4.1 Linker Options.	
5 C/C++ Compiler Options and Minimizing	
the Overhead of C++	23
5.1 Compiler Options for C	
5.2 Compiler Options for C++	
5.3 Reducing the Overhead of C++	
6 Testing OV Broomstien Seensvice	36
6 Testing QK Preemption Scenarios	
6.1.2 Task Preemption Test.	
6.1.3 Other Tests	
7 Related Documents and References	29
8 Contact Information	30






# 1 Introduction

This **QP Development Kit**™ (QDK) describes how to use the QP/C™ and QP™/C++ state machine frameworks version **4.5.04** or higher on the ARM Cortex-M based LPC1114/1343/1769 microcontrollers with the GNU toolchain. This QDK uses the LPCXpresso™ development board from NXP shown in Figure 1.

**NOTE:** This QDK is based on the **Application Note "QP™ and ARM-Cortex with GNU"** [QP-Cortex] available as a separate document with the QDK. This Application Note describes the QP source code common for all ARM Cortex-M3 and Cortex-M0 cores.

Figure 1 The LPCXpresso-1114 and LPCXpresso-1343 boards used to test the ARM-Cortex port.





**NOTE:** This QDK Manual pertains both to C and C++ versions of the QP™ state machine frameworks. Most of the code listings in this document refer to the QP/C version. Occasionally the C code is followed by the equivalent C++ implementation to show the C++ differences whenever such differences become important.

### 1.1 About QP™

**QP™** is a family of very lightweight, open source, event-driven, active object frameworks for microcontrollers. QP enables building well-structured embedded applications as a set of concurrently executing hierarchical state machines (active objects) directly in C or C++. QP is described in great detail in the book "*Practical UML Statecharts in C/C++, Second Edition: Event-Driven Programming for Embedded Systems*" [PSiCC2] (Newnes, 2008).

As shown in Figure 2, QP consists of a universal UML-compliant event processor (QEP), a portable real-time framework (QF), a tiny run-to-completion kernel (QK), and software tracing instrumentation (QS). Current versions of QP include: QP/C™ and QP/C++™, which require about 4KB of code and a few hundred bytes of RAM, and the ultra-lightweight QP-nano, which requires only 1-2KB of code and just several bytes of RAM.





Figure 2 QP components and their relationship with the target hardware, board support package (BSP), and the application



QP can work with or without a traditional RTOS or OS. In the simplest configuration, QP can completely **replace** a traditional RTOS. QP includes a simple non-preemptive scheduler and a fully preemptive kernel (QK). QK is smaller and faster than most traditional preemptive kernels or RTOS, yet offers fully deterministic, preemptive execution of embedded applications. QP can manage up to 63 concurrently executing tasks structured as state machines (called active objects in UML).

QP/C and QP/C++ can also work with a traditional OS/RTOS to take advantage of existing device drivers, communication stacks, and other middleware. QP has been ported to Linux/BSD, Windows, VxWorks, ThreadX, uC/OS-II, FreeRTOS.org, and other popular OS/RTOS.



#### 1.2 About QM™

**QM™** (QP™ Modeler) is a free, cross-platform, graphical UML modeling tool for designing and implementing real-time embedded applications based on the QP™ state machine frameworks. QM™ itself is based on the Qt framework and therefore runs naively on Windows, Linux, and Mac OS X.

QM<sup>™</sup> provides intuitive diagramming environment for creating good looking hierarchical state machine diagrams and hierarchical outline of your entire application. QM<sup>™</sup> eliminates coding errors by automatic generation of compact C or C++ code that is 100% traceable from your design. Please visit state-machine.com/qm for more information about QM<sup>™</sup>.

The code accompanying this App Note contains three application examples: the Dining Philosopher Problem [AN-DPP], the PEdestrian Light CONtrolled [AN-PELICAN] crossing, and the "Fly 'n' Shoot" game simulation for the EK-LM3S811 board (see Chapter 1 in [PSiCC2] all modeled with QM.



NOTE: The provided QM model files assume QM version 2.2.02 or higher.

D:\software\qpn\examples\msp430\ccs\pelican-eZ430-RF2500\pelican.qm - - X File Edit View Window Help 🐌 🖺 🔘 🔚 🖠 🖭 🖺 🖺 🖺 😭 🕝 Statechart of Pelican Explorer Statechart of Ped Property Editor: State ⊕ a[e name: pedswalk carsEnabled pedsEnabled 🖹 🥮 pelican superstate: pedsEnabled exit / 🛨 💵 qpn entry: PEDS\_WALK components BSP\_showState("pedswalk"); BSP\_signalPeds(PEDS\_WALK); QActive\_arm((QActive \*)me, carsGreen 🗏 🖥 Pelican 🕯 flashCtr : uint8 t exit / 🚭 ctor:void TIMEOUT 🖹 🕒 Statechart -> operational sGreenNoPed 🚊 🔲 operational -> carsEnabled pedsFlash → OFF exit / carsEnabled exit: -> carsGreen arsGreenInt Q\_TIMEOUT OActive disarm((OActive \*) carsGreen [me->flashCtr != 0] / •¬ ->carsG.. --me->flashCtr = carsGre... ⊋ PED.. - ¬, Q\_π... EOUT ± carsGre... 0 ± carsGre... BSP signalPeds(PEDS BLANK): ± □ carsYellow □ pedsEnabled carsYellow [(me->flashCtr & 1) == 0] / ARS\_YELLOW ¬ -> pedsWalk BSP signalPeds(PEDS DONT WALK Bird's Eve View ₽× pedsWalk ↓ Q\_TIME... pedsFlash 🕂 🦳 offline ⊕ 🖥 Ped 🗬 AO\_Pelican : QActive \* ... Ė 🗐 INFO> Code generation started (06:05:16.097 pm)
INFO> entire model D:\software\qpn\examples\msp430\ccs\pelican-eZ
430-RF2500\pelican.qm
INFO> Code generation ended (time elapsed 0.112s)
INFO> O file(s) generated, 4 file(s) processed, 0 error(s), and 0 n pelican.h i main.c pelican.c c ped.c **① ①** <u>-</u> Ready

Figure 3: The PELICAN example model opened in the QM™ modeling tool



#### 1.3 About the ARM-Cortex Port

In contrast to the traditional ARM7/ARM9 cores, ARM-Cortex cores contain such standard components as the Nested Vectored Interrupt Controller (NVIC) and the System Timer (SysTick). With the provision of these standard components, it is now possible to provide fully **portable** system-level software for ARM-Cortex. Therefore, this QP port to ARM-Cortex can be much more complete than a port to the traditional ARM7/ARM9 and the software is guaranteed to work on any ARM-Cortex silicon.

The non preemptive cooperative kernel implementation is very simple on ARM-Cortex, perhaps simpler than any other processor, mainly because Interrupt Service Routines (ISRs) are regular C-functions on ARM-Cortex.

However, when it comes to handling preemptive multitasking, ARM-Cortex is a unique processor unlike any other. The ARM-Cortex hardware has been designed with traditional blocking real-time kernels in mind, and implementing a simple run-to-completion preemptive kernel (such as the QK preemptive kernel described in Chapter 10 in [PSiCC2]) is a little more involved. Please refer to the Quantum Leaps Application Note "QP and ARM-Cortex with GNU" [QP-Cortex] for details of the QK implementation on ARM-Cortex.

# 1.4 Cortex Microcontroller Software Interface Standard (CMSIS)

The ARM-Cortex examples provided with this Application Note are compliant with the Cortex Microcontroller Software Interface Standard (CMSIS).



# 1.5 Licensing QP™

The **Generally Available (GA)** distributions of QP available for download from the <u>www.state-machine.com/downloads</u> website are offered under the same licensing options as the QP baseline code. These available licenses are:

◆ The GNU General Public License version 2 (GPL) as published by the Free Software Foundation and appearing in the file GPL.TXT included in the packaging of every Quantum Leaps software distribution. The GPL open source license allows you to use the software at no charge under the condition that if you redistribute the original software or applications derived from it, the complete source code for your application must be also available under the conditions of the GPL (GPL Section 2[b]).



One of several Quantum Leaps commercial licenses, which are designed for customers who wish to retain the proprietary status of their code and therefore cannot use the GNU General Public License. The customers who license Quantum Leaps software under the commercial licenses do not use the software under the GPL and therefore are not subject to any of its terms.



For more information, please visit the licensing section of our website at: <a href="https://www.state-machine.com/licensing">www.state-machine.com/licensing</a>.

# 1.6 Licensing QM™

The QM™ graphical modeling tool available for download from the <a href="www.state-machine.com/downloads">www.state-machine.com/downloads</a> website is **free** to use, but is not open source. During the installation you will need to accept a basic End-User License Agreement (EULA), which legally protects Quantum Leaps from any warranty claims, prohibits removing any copyright notices from QM, selling it, and creating similar competitive products.





# 2 Getting Started

The code for the QP port to ARM is available as part of any QP Development Kit (QDK) for ARM-Cortex. The QDKs assume that the generic platform-independent QP™ distribution has been installed. The code of the ARM-Cortex port is organized according to the Application Note: "QP\_Directory\_Structure". Specifically, for this port the files are placed in the following directories:

Listing 1 Selected directories and files of the QP after installing the QDK-ARM-Cortex-LPCXpresso. The highlighted directories and files are included in the QDKs for LPCXpresso.

```
- QP-root directory for Quantum Platform (QP)
<qp>/
                          - QP public include files
 +-include/
  | +-. . .
                          - QP ports
 +-ports/
  | +-arm-cortex/
                         - ARM-Cortex port
                        - "vanilla" ports
 | | +-qnu/
                          - GNU ARM compiler
  - Debug build
  | | | | +-libqp cortex-m0 cr.a - QP library for Cortex-M0 with CodeRed tools
  | | | | +-libqp cortex-m3 cr.a - QP library for Cortex-M3 with CodeRed tools
  | | | +-rel/
                  - Release build
  | | | +-...
  - Spy build
     | | +-libqp_cortex-m0_cr.a - QP library for Cortex-MO with CodeRed tools
   | | | +-libqp_cortex-m3_cr.a - QP library for Cortex-M3 with CodeRed tools
  | | | +-make_cortex-m0_cr.bat - Batch to build QP for Cortex-MO with CodeRed
  | | | +-make cortex-m3 cr.bat - Batch to build QP for Cortex-M3 with CodeRed
 - QEP platform-dependent public include
- QF platform-dependent public include
- QF platform-dependent public include
- QS platform-dependent public include
- QP platform-dependent public include
- QP platform-dependent public include
 | \ \ \ \ \ \ \ \ \ \ | \ | \ +-gnu/ | | | | | | |
                          - QK (Quantum Kernel) ports
                         - GNU ARM compiler
 | | | +-dbg/
                         - Debug build
  | | | | +-libqp cortex-m0 cr.a - QP library for Cortex-M0 with CodeRed tools
   | | | +-libqp cortex-m3 cr.a - QP library for Cortex-M3 with CodeRed tools
     | | +-rel/
                  - Release build
     | | +-make_cortex-m0_cr.bat - Batch to build QP for Cortex-MO with CodeRed
     | | +-make cortex-m3 cr.bat - Batch to build QP for Cortex-M3 with CodeRed
 +-examples/
                          - subdirectory containing the QP example files
  | +-arm-cortex/
                         - ARM-Cortex port
  | | +-vanilla/
                          - "vanilla" examples (non-preemptive scheduler of QF)
                          - GNU ARM compiler
  | | | | +-dpp-lpcxpresso-1114/ - Dining Philosophers example for LPCXpresso-1114
  | | | | +-cmsis/ - directory containing the CMSIS files
```



```
| | | | +-lpc11xx lib/ - directory containing the LPC11xx library (from NXP)
| | | | +-dbg/ - directory containing the Debug build
| | | | +-rel/
                           - directory containing the Release build
                         - directory containing the Spy build
| | | | +-spy/
| | | | +-.cproject - Eclipse project file for the LPCXpresso IDE | | | | +-.project - Eclipse project file for the LPCXpresso IDE | | | | +-Makefile - external Makefile for the LPCXpresso IDE
| | | | +-lpc1114.ld - linker command file for LPC1114
I I I I I I
| | | | +-dpp-lpcxpresso-1343/ - Dining Philosophers example for LPCXpresso-1343
| | | | +-cmsis/ - directory containing the CMSIS files
| | | | +-lpc13xx lib/ - directory containing the LPC13xx library (from NXP)
| | | | +-dbg/ - directory containing the Debug build
| | | | +-rel/
                           - directory containing the Release build
- directory containing the Spy build
| | | | +-.cproject - Eclipse project file for the LPCXpresso IDE
| | | | +-.project - Eclipse project file for the LPCXpresso IDE
| | | | +-Makefile - external Makefile for the LPCXpresso IDE
| | | | +-lpc1343.ld - linker command file for LPC1114
| | | | +-bsp.c - Board Support Package for the DPP application
| | | | +-bsp.h
                           - BSP header file
| | | | +-dpp.qm - QM model of the DPP application
| | | | +-dpp.h - the DPP header file
| | | | +-main.c - the main function
| | | | +-philo.c - the Philosopher active object
| | | | +-table.c - the Table active object
| | | | +-no heap.c - dummy heap routines to reduce code size
I I I
| | +-qk/
| | | +-gnu/
                            - QK examples
                            - GNU ARM compiler
| | | | +-dpp-qk-lpcxpresso-1114/ - DPP example for LPCXpresso-1114
| | | | | |=. . .
| | | | +-dpp-qk-lpcxpresso-1343/ - DPP example for LPCXpresso-1343
| | | | | |=. . .
```



## 2.1 Building the QP Libraries

All QP components are deployed as libraries that you statically link to your application. The pre-built libraries for QEP, QF, QS, and QK are provided inside the <qp>\ports\arm-cortex directory (see Listing 1). This section describes steps you need to take to rebuild the libraries yourself.

**NOTE:** To achieve commonality among different development tools, Quantum Leaps software does not use the vendor-specific IDEs, such as the LPCXpresso IDE, for building the QP libraries. Instead, QP supports *command-line* build process based on simple batch scripts.

The code distribution contains the batch file <code>make\_<core>.bat</code> for building all the libraries located in the  $<qp>\ports\arm-cortex\...$  directory. For example, to build the debug version of all the QP libraries for ARM-Cortex, with the GNU ARM compiler, QK kernel, you open a console window on a Windows PC, change directory to  $<qp>\ports\arm-cortex\qk\gnu\$ , and invoke the batch by typing at the command prompt the following command:

The build process should produce the QP libraries in the location: <qp>\ports\arm-cortex\qk\gnu\-dbg\. The make.bat files assume that the Code Red GNU toolset has been installed in the directory C:\tools\CodeRed\lpcxpresso\Tools\bin.

**NOTE:** You need to adjust the symbol  $GNU\_ARM$  at the top of the batch scripts if you've installed the  $GNU\_ARM$  toolset into a different directory.

In order to take advantage of the QS ("spy") instrumentation, you need to build the QS version of the QP libraries. You achieve this by invoking the make cortex-m3 cr.bat utility with the "spy" target, like this:

The make process should produce the QP libraries in the directory: <qp>\ports\arm-cortex\-vanilla\gnu\spy\. You choose the build configuration by providing a target to the make\_cortex-m3.bat utility. The default target is "dbg". Other targets are "rel", and "spy" respectively. The following table summarizes the targets accepted by make\_cortex-m3.bat.

Table 1 Make targets for the Debug, Release, and Spy software configurations

Software Version	Build commands
Debug (default)	<pre>make_cortex-m0_cr make_cortex-m3_cr</pre>
Release	<pre>make_cortex-m0_cr rel make_cortex-m3_cr rel</pre>
Spy	<pre>make_cortex-m0_cr spy make_cortex-m3_cr spy</pre>



## 2.2 Building and Debugging the Examples

The example applications for ARM-Cortex have been tested with the LPCXpresso evaluation boards from NXP (see Figure 1) and the GNU/Eclipse-based LPCXpresso toolset from Code Red. The examples contain the Makefile-based Eclipse projects for the LPCXpresso IDE as well as the Makefiles, so that you can conveniently build and debug the examples both from the LPCXpresso IDE and from the command prompt. The provided Makefiles and projects support building the Debug, Release, and Spy configurations.

**NOTE:** The provided Make files for building the QP applications assume that the GNU ARM toolchain has been installed in the directory C:/tools/CodeRed/lpcxpresso/Tools/bin. You need to adjust the symbol GNU\_ARM at the top of the Makefile to the location of the LPCXpresso installation directory on your system. Alternatively, you can define the GNU\_ARM symbol as an environment variable, in which case you don't need to modify the Makefile.

**NOTE:** The provided Make files also assume that you have defined the environment variable QPC, if you are using the QP/C framework or the environment variable QPCPP, if you are using the QP/C++ framework. These environment variables must contain the paths to the installation directories of the QP/C and QP/C++ frameworks, respectively.

Defining the QP framework locations in environment variables allows you to locate your application in any directory or file system, regardless of the relative path to the QP frameworks.

## 2.2.1 Building the Examples from Command Line

The example directory <qp>\examples\arm-cortex\vanilla\gnu\dpp-lpcxpresso-1114\ contains the Makefile you can use to build the application. The Makefile supports three build configurations: Debug (default), Release, and Spy. You choose the build configuration by defining the CONF symbol at the command line, as shown in the table below. Figure 4 shows and example command-line build of the Spy configuration.

Table 2 Make targets for the Debug, Release, and Spy software configurations

Build Configuration	Build command
Debug (default)	make
Release	make CONF=rel
Spy	make CONF=spy
Clean the Debug configuration	make clean
Clean the Release configuration	make CONF=rel clean
Clean the Spy configuration	make CONF=spy clean



Figure 4 Building the DPP application with the provided Makefile from command-line

```
- - X
  D:\software\qpc\examples\arm-cortex\qk\gnu\dpp-qk-lpcxpresso-1343\make CONF=spy C:\tools\CodeRed\lpcxpresso\Tools\bin\arm-none-eabi-gcc -MM -MT spy\uart.o -mcpu ecortex\makepsilon -Wall -g -O -I'D:\software\qpc''\rinclude -I'D:\software\qpc''\rin
                  Administrator: Command Prompt
C:/tools/CodeRed/lpcxpresso/Tools/bin/arm-none-eabi-gcc -mcpu=cortex-m3 -mthumb -Wall -g -O -I''D:\software\qpe''/include -I''D:\software\qpe''/ports/arm-cortex/qk/gnu -I. -Icmsis -Ilpc13xx_lib/inc -D _REDLIB _ -D _USE_CMSIS=CMSISvlp30_LPC13xx -DQ_SPY -c lpc13xx_lib/src/clkconfig.c -o spy/clkconfig.o

C:/tools/CodeRed/lpcxpresso/Tools/bin/arm-none-eabi-gcc -mcpu=cortex-m3 -mthumb -Wall -g -O -I''D:\software\qpc''/include -I''D:\software\qpc''/ports/arm-cortex/qk/gnu -I. -Icmsis -Ilpc13xx_lib/inc -D _REDLIB _ -D _USE_CMSIS=CMSISvlp30_LPC13xx -DQ_SPY -c lpc13xx_lib/src/gpio.c -o spy/gpio.o

C:/tools/CodeRed/lpcxpresso/Tools/bin/arm-none-eabi-gcc -mcpu=cortex-m3 -mthumb -Wall -g -O -I''D:\software\qpc''/include -I''D:\software\qpc''/ports/arm-cortex/qk/gnu -I. -Icmsis -Ilpc13xx_lib/inc -D _REDLIB _ -D _USE_CMSIS=CMSISvlp30_LPC13xx -DQ_SPY -c lpc13xx_lib/src/timer16.c -o spy/timer16.o

C:/tools/CodeRed/lpcxpresso/Tools/bin/arm-none-eabi-gcc -mcpu=cortex-m3 -mthumb -Wall -g -O -I''D:\software\qpc''/include -I''D:\software\qpc''/ports/arm-cortex/qk/gnu -I. -Icmsis -Ilpc13xx_lib/inc -D _REDLIB _ -D _USE_CMSIS=CMSISvlp30_LPC13xx -DQ_SPY -c lpc13xx_lib/src/timer32.c -o spy/timer32.o

C:/tools/CodeRed/lpcxpresso/Tools/bin/arm-none-eabi-gcc -mcpu=cortex-m3 -mthumb -Wall -g -O -I''D:\software\qpc''/include -I''D:\software\qpc''/ports/arm-cortex/qk/gnu -I. -Icmsis -Ilpc13xx_lib/src/timer32.c -o spy/timer32.o

C:/tools/CodeRed/lpcxpresso/Tools/bin/arm-none-eabi-gcc -mcpu=cortex-m3 -mthumb -Wall -g -O -I''D:\software\qpc''/include -I''D:\software\qpc''/ports/arm-cortex/qk/gnu -D _USE_CMSIS=CMSISvlp30_LPC13xx -DQ_SPY -c lpc13xx_lib/src/timer32.c -o spy/timer32.o

C:/tools/CodeRed/lpcxpresso/Tools/bin/arm-none-eabi-gcc -mcpu=cortex-m3 -mthumb -nostdlib -Xlinker -Map=spy/dpp-qk.elf spy/startup_LPC13.o spy/main.o spy/table.o spy/philo.o spy/bsp.o spy/dpp-qk.elf spy/startup_LPC13.o spy/system_LPC 13xx.o spy/clkconfig.o spy/sygnio.o spy/timer16.o spy/timer32.o spy/system_LPC 13xx.o spy/clkconfig.o spy/sygnio.o spy/timer16.o spy/tim
             D:\software\qpc\examples\arm-cortex\qk\gnu\dpp-qk-lpcxpresso-1343>_
```


#### 2.2.2 Building the Examples from Eclipse

The example code contains the Eclipse projects for building and debugging the DPP examples with the LPCXpresso IDE from Code Red. The provided Eclipse projects are Makefile-type projects, which use the same Makefiles that you can call from the command line. In fact the Makefiles are specifically designed to allow building all supported configurations from Eclipse. Figure 5 shows how to import the provided projects into LPCXPresso IDE.

**NOTE:** The provided Makefiles allow you to create and configure the build configurations from the Project | Build Configurations | Manage... sub-menu. For the Release and Spy configurations, you should set the make command to make CONF=rel and make CONF=spy, respectively. The provided Makefile also correctly supports the clean targets, so invoking Project | Clean... menu for any build configuration works as expected.



Figure 5 Steps of importing the existing project into the Eclipse (LPCXpresso) IDE





 ⊕ pelican-lpcxpresso-1343

 ⊕ pelican-qk-lpcxpresso-1114


 ⊕ pelican-qk-lpcxpresso-1343

## 2.3 Downloading to Flash and Debugging the Examples

The example directory <qp>\examples\arm-cortex\vanilla\gnu\dpp-lpcxpresso-1114\ contains the "launch" files for the LPCXpresso IDE that contain all information required for flash-downloading and debugging all the build configurations of each project. Unlike other Eclipse-based IDEs, LPCXpresso takes care automatically for launching the GDB server application for the LPC-Link hardware debugger. Figure 6 shows the steps required to start debugging one of the provided projects with LPCXpresso IDE.

Develop - C:\software\qpc\qf\source\qvanilla.c - LPCXpresso File Edit Source Refactor Navigate Search Run Project Window Help 🔛 💢 Develop Edit debug enfiguration for 3 debug configurations □ □ (x)= Variables Project Explorer 🛭 💛 👭 Core Registers ×× Click "Edit debug 1. Select the configuration" button ■ S dpp-lpcxpresso-1114 project ₫ pp-lpcxpresso-1343 

Figure 6 Debugging the provided projects with LPCXpresso IDE





The following screen shot in Figure 7 shows a debugging session in Eclipse with various views.




Figure 7 Debugging with LPCXpresso IDE

### 2.3.1 Software Tracing with Q-SPY

For the QS (Q-SPY) software tracing output, you need to connect a TTL to RS-232 transceiver to the LPCXpresso board, as shown in Figure 8. The figure shows the RS232 to TTL converter board 3.3V to 5V from NKC Electronics (<a href="http://www.nkcelectronics.com/rs232-to-ttl-converter-board-33v232335.html">http://www.nkcelectronics.com/rs232-to-ttl-converter-board-33v232335.html</a>), but you can use any other equivalent board.




**NOTE:** For the QS (Q-SPY) software tracing output, you also need a TTL-to-RS-232 transceiver board. Such boards are available from a number of vendors. Figure 8 shows the RS232 to TTL converter board 3.3V to 5V from NKC Electronics (\$9.99

http://www.nkcelectronics.com/rs232-to-ttl-converter-board-33v232335.html).

The LPCXpresso board brings out all the MCU pins to the edges of the board. To connect the RS-232 transceiver you need to fit the pins into the following 3 positions: GND, 3V3, and TXD. (Figure 8 shows additionally RXD connection).



Figure 8 Connecting RS232-TTL board to the LPCXpresso board.



To see the QS software trace output, you also need to download the Spy build configuration to the target board. Next you need to launch the QSPY host utility to observe the output in the human-readable format. You launch the QSPY utility on a Windows PC as follows: (1) Change the directory to the QSPY host utility <qp>\tools\qspy\win32\minqw\rel and execute:

qspy -c COM1 -b 115200



Figure 9 Screen shot from the QSPY output

```
🏥 qs.txt @ C:\tmp\
File Edit Search AutoText View Help
QSPY host application 4.1.00
Copyright (c) Quantum Leaps, LLC.
Sun Oct 25 20:12:29 2009
 -0
 -5
 -Ē
-Q
 -в
                   Obj Dic: 00200A80->1_smlPoolSto
                   Sig Dic: 00000005,Obj=00000000 ->DONE_SIG
Sig Dic: 00000004,Obj=00000000 ->EAT_SIG
Sig Dic: 00000006,Obj=00000000 ->TERMINATE_S
Sig Dic: 00000008,Obj=00201460 ->HUNGRY_SIG
Q_INIT : Obj=l_table Source=QHsm_top Target=Table_serving
0000139702 =>Init: Obj=l_table New=Table_serving
                                  Ctr=
                               : Ctr=
                   TICK
                   TICK
                               : Ctr=
: Ctr=
                   TICK
                   TICK
                   TICK
                               : Ctr=
                   TICK
                                   Ctr=
0000224711 Disp⇒: Obj=l_philo[4] Sig=TIMEOUT_SIG Active=Philo_thinking
Q_ENTRY: Obj=l_philo[4] State=Philo_hungry
0000224829 ⇒Tran: Obj=l_philo[4] Sig=TIMEOUT_SIG Source=Philo_thinking
New=Philo_hungry
0000224903 Disp=>: Obj=l_table Sig=HUNGRY_SIG Active=Table_serving
0000224960 User000: 4 hungry
0000225076 User000: 4 eating
New=Philo_eating
0000225381 Disp=>: Obj=1_philo[3] Sig=TIMEOUT_SIG Active=Philo_thinking
Q_ENTRY: Obj=1_philo[3] State=Philo_hungry
0000225499 =>Tran: Obj=1_philo[3] Sig=TIMEOUT_SIG Source=Philo_thinking
New⊨Philo_hungry
0000225573 Disp=>: Obj=l_table Sig=HUNGRY_SIG Active=Table_serving
0000225573 Disp=>: Obj=1_table Sig=HUNGRY_SIG Source=Table_serving
0000225686 Intern : Obj=1_table Sig=HUNGRY_SIG Source=Table_serving
0000225753 Disp=>: Obj=1_philo[3] Sig=EAT_SIG Active=Philo_hungry
Ready
                                                                                                     Ln 16, Col 17
```



# 3 Interrupt Vector Table and Startup Code

ARM-Cortex requires you to place the initial Main Stack pointer and the addresses of all exception handlers and ISRs into the Interrupt Vector Table (IVT) placed in ROM. By the Cortex Microcontroller Software Interface Standard (CMSIS), the IVT and the startup code is located in the CMSIS directory in the startup\_LPC11.c file. The following listing shows the beginning of the IVT for the DPP example, which uses two interrupts: SysTick and EXTI:

ARM-Cortex contains an interrupt vector table (also called the exception vector table) starting usually at address 0x00000000, typically in ROM. The vector table contains the initialization value for the main stack pointer on reset, and the entry point addresses for all exception handlers. The exception number defines the order of entries in the vector table

The IVT for the STM32F10x family of the connectivity line devices, is located in the file <qp>\examples\arm-cortex\vanilla\gnu\dpp-qk-lpcxpresso-1114\cmsis\startup\_LPC11.c. This IVT can be easily adapted to other ARM-Cortex microcontrollers by modifying the IRQ handlers according to the datasheet of the specific ARM Cortex device.

#### Listing 2 Startup code and IVT for ARM-Cortex (cmsis\startup LPC11.c)

```
(1) void __attribute__ ((weak)) Reset Handler(void);
   void __attribute__ ((weak)) NMI_Handler(void);
   void __attribute__ ((weak)) HardFault_Handler(void);
   void __attribute__ ((weak)) MemManage_Handler(void);
   void __attribute__ ((weak)) BusFault_Handler(void);
   void attribute ((weak)) UsageFault Handler(void);
   void __attribute__ ((weak)) MemManage Handler(void);
   void __attribute__ ((weak)) SVC_Handler(void);
   void __attribute__ ((weak)) DebugMon_Handler(void);
   void __attribute__ ((weak)) PendSV_Handler(void);
   void attribute ((weak)) SysTick Handler(void);
                                                    /* external interrupts... */
   void attribute ((weak)) I2C IRQHandler(void);
   void __attribute__ ((weak)) TIMER16_0_IRQHandler(void);
void __attribute__ ((weak)) TIMER16_1_IRQHandler(void);
(2) void attribute ((weak)) Spurious Handler(void);
   /*-----
   * weak aliases for each Exception handler to the Spurious Handler.
   * Any function with the same name will override these definitions.
                                         = Spurious Handler
(3) #pragma weak NMI Handler
                                       = Spurious_Handler
   #pragma weak MemManage_Handler
#pragma weak BusFault_Handler
                                         = Spurious Handler
                                       = Spurious_Handler
= Spurious_Handler
   #pragma weak UsageFault_Handler
   #pragma weak SVC Handler
   /* exception and interrupt vector table -----*/
(4) typedef void (*ExceptionHandler) (void);
(5) typedef union {
       ExceptionHandler handler;
       void
              *pointer;
   } VectorTableEntry;
```



```
(6) extern unsigned c stack top ;
    /*.....*/
 (7) attribute ((section(".isr vector")))
(8) VectorTableEntry const g pfnVectors[] = {
         /* external interrupts (IRQs) ... */
         { .handler = WAKEUP IRQHandler
                                                   }, /* PIOO 0 Wakeup
     };
     /*....*/
(12) void Reset Handler(void) attribute (( interrupt ));
     void Reset Handler(void) {
        extern int main(void);
         extern int libc init array(void);
extern int __iibc_init_alray(vold),

(13) extern unsigned __data_start; /* start of .data in the linker script */

(14) extern unsigned __data_end__; /* end of .data in the linker script */

(15) extern unsigned const __data_load; /* initialization values for .data */

(16) extern unsigned __bss_start__; /* start of .bss in the linker script */

(17) extern unsigned __bss_end__; /* end of .bss in the linker script */

unsigned const_*arg;
         unsigned const *src;
         unsigned *dst;
                      /* copy the data segment initializers from flash to RAM... */
(18)
         src = & data load;
(19)
         for (dst = & data start; dst < & data end ; ++dst, ++src) {</pre>
            *dst = *src;
         }
                                                   /* zero fill the .bss segment... */
(20)
         for (dst = \& bss start ; dst < \& bss end ; ++dst) {
            *dst = 0;
                  /* call all static construcors in C++ (harmless in C programs) */
(21)
          libc init array();
                                              /* call the application's entry point */
(22)
       main();
```



```
/* in a bare-metal system main() has nothing to return to and it should
       * never return. Just in case main() returns, the assert failed() gives
        * the last opportunity to catch this problem.
       assert failed("startup stm32f10x cl", LINE );
(23)
    /*....*/
    void Spurious_Handler(void) __attribute__((__interrupt__));
(24) void Spurious Handler (void) {
       assert_failed("startup stm32f10x cl", LINE );
(25)
       /* assert failed() should not return, but just in case the following
       * enless loop will tie up the CPU.
       */
(26)
       for (;;) {
    }
}
```

#### Listing 2 shows the startup code and IVT. The highlights of the startup sequence are as follows:

- (1) Prototypes of all exception handlers and interrupt handlers are provided. According to the CMSIS standard, the Cortex exception handlers have names with the suffix <code>\_Hanlder</code> and the IRQ handlers have the suffix <code>\_IRQHandler</code>. The 'weak' attribute causes the declaration to be emitted as a weak symbol rather than a global. Weak symbols allow overriding them with identical symbols that are not "weak". When the linker encounters two identical symbols, but one of them is "weak", the linker discards the "weak" and takes the other symbol thus allowing re-definition of the "weak" symbol. Without the "weak" attribute, the linker would report a multiple definition error and would not link the application. Weak symbols are supported for ELF targets when using the GNU assembler and linker.
- (2) The Spurious\_Handler() function handles all unused or reserved exceptions/interrupts. In a properly designed system the spurious exceptions should never occur.
- (3) All Cortex exceptions and interrupt handlers are aliased to the <code>Spurious\_Handler()</code>. However, because all of them are "weak", the application can override them easily. In fact, only the overridden handlers are legal and all non-overridden handlers will call the <code>Spurious Handler()</code> alias.
- (4) This typedef defines the signature of the ARM Cortex exception as ExceptionHandler.
- (5) This union defines the element of the ARM Cortex Interrupt Vector Table, which can be either an exception handler, or the stack pointer for the very first IVT entry.
- (6) The symbol \_\_c\_stack\_top\_\_ is provided in the linker script at the end of the stack section. As in ARM Cortex the stack grows towards the low-memory addresses the end of the stack section is the initial top of the stack.
- (7) The following IVT is explicitly placed in the .isr\_vector table to be linked at address 0x0, where the ARM Cortex core expects the IVT.
- (8) The ARM Cortex IVT is an array of constant VectorTableEntry unions. The const keyword is essential to place the IVT in ROM.
- (9) The very first entry of the ARM Cortex IVT is the initial stack pointer. Upon the reset, the stack register (r13) is initialized with this value.
- (10) The second entry in the ARM Cortex IVT is the reset handler, which now can be a C function because the C-stack is initialized by this time.



**NOTE:** The  $Reset\_Handler()$  function runs before the proper initialization of the program sections required by the ANSI-C standard.

- (11) All other ARM Cortex exception and interrupt handlers are initialized in the IVT.
- (12) The Reset\_Hanlder() exception handler performs the low-level initialization required by the C/C++ standard and eventually calls main(). Even though ARM Cortex is designed to use regular C functions as exception and interrupt handlers, functions that are used directly as interrupt handlers should be annotated with \_\_attribute\_\_((\_\_interrupt\_\_)). This tells the GNU compiler to add special stack alignment code to the function prologue.

**NOTE:** Because of a discrepancy between the ARMv7M Architecture and the ARM EABI, it is not safe to use normal C functions directly as interrupt handlers. The EABI requires the stack be 8-byte aligned, whereas ARMv7M only guarantees 4-byte alignment when calling an interrupt vector. This can cause subtle runtime failures, usually when 8-byte types are used [CodeSourcery].

- (13-17) These extern declarations refer to the symbols defined in the linker script (see the upcoming section). These linker-generated symbols delimit the .data, .bss sections.
- (18-19) The .data section requires copying the initialization values from the load address in ROM to the link address in RAM.
- (20) The ANSI-C standard requires initializing the .bss section to zero.
- (21) The GNU linker-generated function \_\_libc\_init\_array() calls all static constructors, which by the ANSI-C++ standard are required to run before main(). The \_\_libc\_init\_array() is harmless in C programs (this function is empty in C programs).
- (22) Finally the main() entry point is called, which executes the embedded application.
- (23) In a bare-metal system main() has no operating system to return to and it should never return. However, just in case main() returns, the call to assert\_failed() gives the application the last opportunity to catch this problem. The function assert\_failed() is used in the STM32 driver library to handle assertion violation.
- (24) Spurious\_Handler() should never occur in a properly designed system. The call to assert failed() gives the application the last opportunity to catch this problem.
- (25) If assert\_failed() ever returns, this endless loop hangs the CPU. There is nothing else to do here, since continuing is not possible.

# 4 Linker Script

The linker script must match the startup code for all the section names and other linker symbols. The linker script cannot be quite generic, because it must define the specific memory map of the target device. The linker script for the LPC1114 devices is located in the application directory in the file <code>lpc1114.ld</code>, which corresponds to the DPP example application.

#### Listing 3 Linker script for LPC1114 devices





```
ROM (rx) : ORIGIN = 0x00000000, LENGTH = 32K
         RAM (xrw) : ORIGIN = 0x10000000, LENGTH = 8K
 (6)
    }
     ^{\prime \star} The size of the stack used by the application. NOTE: you need to adjust ^{\star \prime}
 (7) STACK SIZE = 600;
     ^{\prime \star} The size of the heap used by the application. NOTE: you need to adjust ^{\star \prime}
 (8) HEAP SIZE = 0;
     SECTIONS {
 (9)
         .isr vector : {
                                           /* the vector table goes FIRST into ROM */
(10)
          KEEP(*(.isr vector))
                                                                     /* vector table */
             \cdot = ALIGN(4);
(11)
         } >ROM
(12)
(13)
         .text : {
                                                               /* code and constants */
             \cdot = ALIGN(4);
             *(.text)
                                                            /* .text sections (code) */
(14)
             *(.text*)
                                                           /* .text* sections (code) */
                                /* .rodata sections (constants, strings, etc.) */ /* .rodata* sections (constants, strings, etc.) */
             *(.rodata)
(15)
             *(.rodata*)
            KEEP (*(.init))
(16)
             KEEP (*(.fini))
(17)
             \cdot = ALIGN(4);
(18)
                                                  /* global symbols at end of code */
             etext = .;
         } >ROM
(19)
         .preinit array : {
             PROVIDE_HIDDEN (__preinit_array_start = .);
              KEEP (*(.preinit array*))
              PROVIDE HIDDEN ( preinit array end = .);
         } >ROM
         .init array : {
(20)
              PROVIDE HIDDEN ( init array start = .);
              KEEP (*(SORT(.init array.*)))
              KEEP (*(.init array*))
              PROVIDE_HIDDEN (__init_array_end = .);
         } >ROM
(21)
         .fini array : {
             PROVIDE HIDDEN ( fini array start = .);
              KEEP (*(.fini array*))
             KEEP (*(SORT(.fini array.*)))
             PROVIDE HIDDEN ( \overline{fini} array end = .);
         } >ROM
(22)
         .data : {
              __data_load = LOADADDR (.data);
              data start = .;
              *(.data)
                                                                    /* .data sections */
              *(.data*)
                                                                   /* .data* sections */
```



```
. = ALIGN(4);
              data end _ = .;
             edata = __data_end__;
(23)
         } >RAM AT>ROM
(24)
         .bss : {
             __bss_start__ = . ;
            *(.bss)
            *(.bss*)
            * (COMMON)
             . = ALIGN(4);
                                            /* define a global symbol at bss end */
             ebss = .;
             bss end = .;
(25)
        } >RAM
(26)
        PROVIDE ( end = ebss );
        PROVIDE ( end = ebss );
        PROVIDE ( end = ebss);
(27)
         .heap : {
            __heap_start__ = . ;
             . = . + HEAP SIZE;
            \cdot = ALIGN(4);
             heap end _{-} = . ;
        } >RAM
(28)
         .stack : {
            stack start = .;
             . = . + STACK SIZE;
             . = ALIGN(4);
            __c_stack_top__ = . ;
              stack end = .;
         } >RAM
         /* Remove information from the standard libraries */
        /DISCARD/ : {
            libc.a ( * )
            libm.a ( * )
            libgcc.a ( * )
         }
    }
```

Listing 3 shows the linker script for the LPC1114 MCU. The script is identical for C and C++ versions. The highlights of the linker script are as follows:

- (1) The OUTPUT\_FORMAT directive specifies the format of the output image (elf32, little-endian, ARM)
- (2) OUTPUT ARCH specifies the target machine architecture.
- (3) ENTRY explicitly specifies the first instruction to execute in a program
- (4) The MEMORY command describes the location and size of blocks of memory in the target.
- (5) The region ROM corresponds to the on-chip flash of the LPC1114 device. It can contain read-only and executable sections (rx), it starts at 0x00000000 and is 32KB in size.
- (6) The region RAM corresponds to the on-chip SRAM of the LPC1114 device. It can contain read-only, read-write and executable sections (rwx), it starts at 0x10000000 and is 8KB in size.



(7) The STACK\_SIZE symbol determines the sizes of the ARM Main stack. You need to adjust the size for your particular application. The stack size cannot be zero.

**NOTE:** The QP port to ARM uses only one stack (the Main stack). The Thread stack is not used at all and is not initialized.

- (8) The HEAP\_SIZE symbol determines the sizes of the heap. You need to adjust the sizes for your particular application. The heap size can be zero.
- (9) The .isr\_vector section contains the ARM Cortex IVT and must be located as the first section in ROM.
- (10) This line locates all .isr vector section.
- (11) The section size is aligned to the 4-byte boundary
- (12) This section is loaded directly to the ROM region defined in the MEMORY command.
- (13) The .text section is for code and read-only data accessed in place.
- (14) The .text section groups all individual .text and .text\* sections from all modules.
- (15) The section .rodata is used for read-only (constant) data, such as look-up tables.
- (16-17) The .init and .fini sections are synthesized by the GNU C++ compiler and are used for static constructors and destructors. These sections are empty in C programs.
- (18) The .text section is located and loaded to ROM.
- (19,20) The .preinint\_array and .inint\_array sections hold arrays of function pointers that are called by the startup code to initialize the program. In C++ programs these hold pointers to the static constructors that are called by libc init array() before main().
- (21) The .fini\_array section holds an array of function pointers that are called before terminating the program. In C++ programs this array holds pointers to the static destructors.
- (22) The .data section contains initialized data.
- (23) The .data section is located in RAM, but is loaded to ROM and copied to RAM during startup.
- (24) The .bss section contains uninitialized data. The C/C++ standard requires that this section must be cleared at startup.
- (25) The .bss section is located in RAM only.
- (26) The symbols marking the end of the .bss sections are used by the startup code to allocate the beginning of the heap.
- (27) The . heap section contains the heap (please also see the HEAP SIZE symbol definition in line (8))

**NOTE:** Even though the linker script supports the heap, it is almost never a good idea to use the heap in embedded systems. Therefore the examples provided with this Application Note contain the file  $no\_heap.c/cpp$ , which contains dummy definitions of malloc()/free()/realloc() functions. Linking this file saves some 2.8KB of code space compared to the actual implementation of the memory allocating functions.

(28) The .stack section contains the C stack (please also see the STACK\_SIZE symbol definition in line (7)). The stack memory is initialized with a given bit-pattern at startup.



## 4.1 Linker Options

The linker options for C and C++ are the same and are defined in the Makefile located in the DPP directory. The most

#### Linker options for C and C++ builds.

- (1) LINKFLAGS = -T ./\$(APP\_NAME).ld \
- (2) -o \$ (BINDIR) /\$ (APP NAME) .elf \
- (3) -Wl,-Map, \$(BINDIR) /\$(APP\_NAME).map,--cref,--gc-sections
- (1) -T option specifies the name of the linker script (dpp.ld in this case).
- (2) −o option specifies the name of image file (dpp.elf in this case).
- (3) --gc-sections enable garbage collection of unused input sections..

**NOTE:** This bare-metal application replaces the standard startup sequence defined in crt0.o with the customized startup code. Even so, the linker option -nostartfiles is not used, because some parts of the standard startup code are actually used. The startup code is specifically important for the C++ version, which requires calling the static constructors before calling main().



# 5 C/C++ Compiler Options and Minimizing the Overhead of C++

The compiler options for C are defined in the Makefile located in the DPP directory. The Makefile specifies different options for building debug and release configurations.

# 5.1 Compiler Options for C

Listing 4 Compiler options used for C project, debug configuration (a) and release configuration (b).

```
ARM CORE = cortex-m0
CCFLAGS = -q -c \setminus
(1a) -mcpu=$(ARM CORE) \
(2a)
     -mthumb \
      -0 \
(3a)
(4a)
      -DARM ARCH V6M
      -Wall
CCFLAGS = -c \setminus
     -mcpu=$(ARM CORE) \
(2a)
     -mthumb \
(3b)
     -0s \
      -DARM ARCH V6M
(4b)
(5b)
      -DNDEBUG \
      -Wall
```

Listing 4 shows the most important compiler options for C, which are:

- (1) -mcpu option specifies the name of the target ARM processor. GCC uses this name to determine what kind of instructions it can emit when generating assembly code. For ARM Cortex-M3, the ARM CORE symbol is set to cortex-m3.
- (2) ARM Cortex cores use exclusively Thumb2 instruction set. For the GNU compiler you need to specify -mthumb.
- (3) -○ chooses the optimization level. Release configuration has a higher optimization level -○s (2b).
- (4) -DARM\_ARCH-V6M selects the ARMv6M profile, which does not support certain features, such as the CLZ (Count Leading Zeros) instruction

**NOTE:** The option <code>-DARM\_ARCH-V6M</code> must be defined for Cortex-M0 / M0+ / M1, because otherwise the macro <code>QF\_LOG2()</code> will attempt to use the CLZ instruction, which is not supported on ARMv6M cores, so the code won't compile.

At the same time, the option <code>-DARM\_ARCH-V6M</code> should not be defined for ARMv7M cores, such as Cortex-M3 / M4 / M4F, because these cores support the CLZ instruction and take advantage of this.

(5) the release configuration defines the macro NDEBUG.



## 5.2 Compiler Options for C++

The compiler options for C++ are defined in the Makefile located in the QP/C++ subdirectory. The Makefile specifies different options for building the Debug and Release configurations and allows compiling to ARM or Thumb on the module-by-module basis.

#### Listing 5 Compiler options used for C++ project.

```
CPPFLAGS = -g -c -mcpu=$(ARM_CPU) -DARM_ARCH_V6M -mthumb \
(1) -fno-rtti \
(2) -fno-exceptions \
    -Wall
```

The C++ Makefile located in the directory DPP uses the same options as C discussed in the previous section plus two options that control the C++ dialect:

- (1) -fno-rtti disables generation of information about every class with virtual functions for use by the C++ runtime type identification features (dynamic\_cast and typeid). Disabling RTTI eliminates several KB of support code from the C++ runtime library (assuming that you don't link with code that uses RTTI). Note that the dynamic\_cast operator can still be used for casts that do not require runtime type information, i.e. casts to void \* or to unambiguous base classes.
- (2) -fno-exceptions stops generating extra code needed to propagate exceptions, which can produce significant data size overhead. Disabling exception handling eliminates several KB of support code from the C++ runtime library (assuming that you don't link external code that uses exception handling).

# 5.3 Reducing the Overhead of C++

The compiler options controlling the C++ dialect are closely related to reducing the overhead of C++. However, disabling RTTI and exception handling at the compiler level is still not enough to prevent the GNU linker from pulling in some 50KB of library code. This is because the standard new and delete operators throw exceptions and therefore require the library support for exception handling. (The new and delete operators are used in the static constructor/destructor invocation code, so are linked in even if you don't use the heap anywhere in your application.)

Most low-end ARM-based MCUs cannot tolerate 50KB code overhead. To eliminate that code you need to define your own, non-throwing versions of global new and delete, which is done in the module mini cpp.cpp located in the QP/C++ directory.

# Listing 6 The mini\_cpp.cpp module with non-throwing new and delete as well as dummy version of \_\_cxa\_atexit().



```
extern "C" {
    //...
(3) void __cxa_atexit(void (*arg1)(void *), void *arg2, void *arg3) {
    }
    //...
    void __cxa_guard_acquire() {
    }
    //...
    void __cxa_guard_release() {
    }
    //...
    void *__dso_handle = 0;
}
    // extern "C"
```

Listing 6 shows the minimal C++ support that eliminates entirely the exception handling code. The highlights are as follows:

- (1) The standard version of the operator new throws std::bad\_alloc exception. This version explicitly throws no exceptions. This minimal implementation uses the standard malloc().
- (2) This minimal implementation of the operator delete uses the standard free().
- (3) The function \_\_cxa\_atexit() handles the static destructors. In a bare-metal system this function can be empty because application has no operating system to return to, and consequently the static destructors are never called.

Finally, if you don't use the heap, which you shouldn't in robust, deterministic applications, you can reduce the C++ overhead even further (by about 2.8KB). The module  $no\_heap.cpp$  provides dummy empty definitions of malloc() and free():



# 6 Testing QK Preemption Scenarios

The DPP example application includes special instrumentation for convenient testing of various preemption scenarios, such as those illustrated in Figure 10. The technique described in this section will allow you to trigger an interrupt at any machine instruction and observe the preemptions it causes. The interrupt used for the testing purposes is the PIOINT0 interrupt (INTID == 31).

Develop - dpp-qk-lpcxpresso-1114/bsp.c - LPCXpresso File Edit Source Refactor Navigate Search Run Project Window Help 🗂 ་ 🖫 🖆 | 🛅 i 🐧 🧪 🔅 - i i 📸 - 👺 - ii 🔞 - 😂 - 😭 😭 ii 🛌 🖆 👑 📮 👵 🔛 💢 Develop - -- -Pro 🖾 🔐 Cor 🗀 🗱 Debug 🖾 (x)= Variables 🖂 🖨 📂 dpp-qk-lpcxpresso-11 🔼 💥 🚜 🦃 🕩 🖩 🔳 🔳 📦 🎉 🎉 Value MCU GDB Debugger (2/25/10 7:28 PM) (Suspended) in thread [0] (Suspended: Signal 'SIGINT' received. De 2 QF\_run() C:\software\qpc\qk\source\qk.c:87 ( 🗷 🧁 dbg = 1 main() C:\software\qpc\examples\arm-cortex\ 💌 > 🗷 🗁 rel  $\neg \neg \Box$ n Disassembly ⊞ ⊝ spy 🔞 gk.c ⇒ 0x00001554 <QF\_run+24>: b.n ⊕ losp.c 0x00001556 <QF\_run+26>: nop 0x00001558 <QF\_run+28>: lsls 0x0000155a <QF\_run+30>: asrs 80void PIOINTO\_IRQHandler(void) \_ 81void PIOINTO\_IRQHandler(void) { ⊞ h bsp.h ⊕ lh dpp.h QK\_ISR\_ENTRY(); QActive\_postFIFO(AO\_Table, Q\_NEW(QEve 82 i main.c QK\_ISR\_EXIT(): ⊕ 🕝 philo.c 86 🖮 🕝 tabla c 89void BSP\_init(void) {
90 SystemInit(); - -🕛 Qui 🗣 Bre 🖂 GPIOInit();
GPIOSetDir(LED\_PORT, LED\_BIT, 1); 2. Set IRQ 0 31 SETPEND register (0xE000E200) to 1. Select NVIC in the = 0) f 95 🗶 🎉 🧽 🚤 🔌 0x80000000 Peripherals view ⊞ 🗀 🕏 E Cons Probl Memo 📳 Rec T 💇 Progr 🕽 👭 Regis 🕽 🟪 Peripherals 🖂 C:\software\qpc\exar **3** [♣] 🟢 📳 • LPC111... ▼ Address 🔲 🛼 GPIO2 0x50020000 몪 NVIC : 0xE000E000 <Periph М 👍 ×× 💢 🗼 New Renderings... ₹ GPIO3 ₹ I2C0 0x50030000 NVIC Address Value 0x40000000 IIII SYSTIK CUR 0x5efce 0xe000e018 點 IOCON 0x40044000 SYSTIK\_CAL 0xe000e01c 0x4 MFlash32 0x0 ### IRQ\_0\_31\_5E 0xe000e100 0xf0000000 0xe000e000 ### IRQ\_0\_31\_CE 🔲 點 PMU 0x40038000 ### IRQ\_0\_31\_SETPEND 0xe000e200 0x80000000 RamLoc8 0×10000000 IRQ 0 31 CLRPEND 0xe000e280 0x0 SSP0 0x40040000 0x40058000 SSP1 v NXP LPC1114/301 dpp-qk-lpcxpresso-1114

Figure 10 Triggering the PIOINT0 interrupt from the Eclipse debugger.

The ISR for this interrupt is shown below:



The ISR, as all interrupts in the system, invokes the macros <code>QK\_ISR\_ENTRY()</code> and <code>QK\_ISR\_EXIT()</code>, and also posts an event to the <code>Table</code> active object, which has higher priority than any of the Philosopher active object.

Figure 10 shows how to trigger the PIOINT0 interrupt from the Eclipse debugger. From the debugger you need to first open the register window and select NVIC registers from the drop-down list (see right-bottom corner of Figure 10). You scroll to the STIR register, which denotes the Software Trigger Interrupt Register in the NVIC. This write-only register is useful for software-triggering various interrupts by writing the INTID to it. To trigger the PIOINT0 interrupt (INTID == 31) you need to write 0x80000000 to the IRQ\_0\_31\_SETPEND field by clicking on this field, entering the value, and pressing the Enter key.

The general testing strategy is to break into the application at an interesting place for preemption, set breakpoints to verify which path through the code is taken, and trigger the PIOINT0 interrupt. Next, you need to free-run the code (don't use single stepping) so that the NVIC can perform prioritization. You observe the order in which the breakpoints are hit. This procedure will become clearer after a few examples.

## 6.1.1 Interrupt Nesting Test

The first interesting test is verifying the correct tail-chaining to the PendSV exception after the interrupt nesting occurs. To test this scenario, you place a breakpoint inside the PIOINTO\_IRQHandler() and also inside the SysTick\_Handler() ISR. When the breakpoint is hit, you remove the original breakpoint and place another breakpoint at the very next machine instruction (use the Disassembly window) and also another breakpoint on the first instruction of the QK\_PendSV handler. Next you trigger the PIOINTO interrupt per the instructions given in the previous section. You hit the Run button.

The pass criteria of this test are as follows:

- 1. The first breakpoint hit is the one inside the PIOINTO\_IRQHandler() function, which means that PIOINTO ISR preempted the SysTick ISR.
- 2. The second breakpoint hit is the one in the <code>SysTick\_Handler()</code>, which means that the SysTick ISR continues after the PIOINTO ISR completes.
- 3. The last breakpoint hit is the one in PendSV\_Handler() exception handler, which means that the PendSV exception is tail-chained only after all interrupts are processed.

You need to remove all breakpoints before proceeding to the next test.

# 6.1.2 Task Preemption Test

The next interesting test is verifying that tasks can preempt each other. You set a breakpoint anywhere in the Philosopher state machine code. You run the application until the breakpoint is hit. After this happens, you remove the original breakpoint and place another breakpoint at the very next machine instruction (use the Disassembly window). You also place a breakpoint inside the PIOINTO\_IRQHandler() interrupt handler and on the first instruction of the PendSV\_Handler() handler. Next you trigger the PIOINTO interrupt per the instructions given in the previous section. You hit the Run button.

The pass criteria of this test are as follows:





- 4. The first breakpoint hit is the one inside the PIOINTO IRQHandler () function, which means that PIOINTO ISR preempted the Philospher task.
- 5. The second breakpoint hit is the one in PendSV Handler () exception handler, which means that the PendSV exception is activated before the control returns to the preempted Philosopher task.
- 6. After hitting the breakpoint in QK PendSV Handler handler, you single step into the QK scheduler (). You verify that the scheduler invokes a state handler from the PED state machine. This proves that the Table task preempts the Philosopher task.
- 7. After this you free-run the application and verify that the next breakpoint hit is the one inside the Philosopher state machine. This validates that the preempted task continues executing only after the preempting task (the Table state machine) completes.

#### 6.1.3 Other Tests

Other interesting tests that you can perform include changing priority of the PIOINT0 interrupt to be lower than the priority of SysTick to verify that the PendSV is still activated only after all interrupts complete.

In yet another test you could post an event to Philosopher active object rather than Table active object from the PIOINTO IRQHandler() function to verify that the QK scheduler will not preempt the Philosopher task by itself. Rather the next event will be queued and the Philosopher task will process the gueued event only after completing the current event processing.



# 7 Related Documents and References

#### **Document**

[PSiCC2] "Practical UML Statecharts in C/C++, Second Edition", Miro Samek, Newnes, 2008

[QP-Cortex] "Application Note: QP and ARM-Cortex with GNU", Quantum Leaps, 2013.

[Samek+ 06b] "Build a Super Simple Tasker", Miro Samek and Robert Ward, Embedded Systems Design, July 2006.

[ARM 08a] "ARM v7-M Architecture Application Level Reference Manual", ARM Limited

[ARM 08b] "Cortex™-M3 Technical Reference Manual", ARM Limited

[CodeSourcery] Sourcery G++ Lite ARM EABI Sourcery G++ Lite Getting Started

[LPC111x] "LPC111x Preliminary user manual Rev. 00.10" — 11 January 2010

[LPC1343] "LPC1311/13/42/43 User manual Rev. 01.01" — 11 January 2010

#### Location

Available from most online book retailers, such as <u>amazon.com</u>. See also: <u>http://www.state-machine.com/psicc2.htm</u>

http://www.state-machine.com/arm/AN\_QP\_and\_ARM-Cortex-GNU.pdf

http://www.embedded.com/showArticle.jhtml? articleID=190302110

Available from <a href="http://infocenter.arm.com/help/">http://infocenter.arm.com/help/</a>.

Available from <a href="http://infocenter.arm.com/help/">http://infocenter.arm.com/help/</a>.

Ihttp://www.codesourcery.com/sgpp/lite/arm/portal/doc2861/getting-started.pdf.

Available in PDF from NXP at:

http://ics.nxp.com/support/documents/microcontrollers/pdf/user.manual.lpc1111.lpc1112.lpc1113.lpc1114.pdf

Available in PDF from NXP at:

http://ics.nxp.com/support/documents/microcontrollers/pdf/user.manual.lpc13xx.pdf




# 8 Contact Information

**Quantum Leaps, LLC** 103 Cobble Ridge Drive Chapel Hill, NC 27516 USA

+1 866 450 LEAP (toll free, USA only) +1 919 869-2998 (FAX)

e-mail: info@quantum-leaps.com
WEB: http://www.quantum-leaps.com
http://www.state-machine.com



"Practical UML Statecharts in C/C++, Second Edition: Event Driven Programming for Embedded Systems", by Miro Samek, Newnes, 2008

