$\begin{array}{c} {\rm UM-SJTU~Joint~Institute} \\ {\rm Introduction~to~Computer~Organization} \\ {\rm (VE370)} \end{array}$

Project Report Two

CPU Implementation
Group 7

 Name: Liu Yihao
 ID: 515370910207

 Name: Wu Guangzheng
 ID: 515370910030

 Name: Jiang Yicheng
 ID: 515370910224

November 24, 2017

1 Objective

In this project, we will model both single cycle and pipelined implementation of MIPS computer in Verilog that support a subset of MIPS instruction set including:

- The memory-reference instructions load word (lw) and store word (sw)
- The arithmetic-logical instructions add, addi, sub, and, andi, or, and slt
- The jumping instructions branch equal (beq), branch not equal (bne), and jump (j)

2 Procedure

2.1 Single-Cycle CPU Design

For a Single-Cycle CPU, we just follows the design shown in Figure 1:




Figure 1: Design of Single-Cycle CPU

As we can see, it consists of a "PC" which is used to fetch the instruction from "Instruction Memory". Also there is an "adder" with one additive kept as constant 4 to promote the "PC" to next instruction. To deal with jumping instructions, there is a "shifter" which will shift the "relative address" left by 2 bits. And the final PC address will be chosed through two "mux"es. The signal deciding the choice of mux comes from "ALU" (which is used to do all arithmetic including "and", "add", "compare") and "control" (according to instruction, give out control signal to other blocks). The "ALU" is controled by a block called "ALU Control" (which is controled by "Control"). And the "Registers" can offers 32 registers for instructions and the data can be stored in or load from "Data memory". Last but not least, there is a block called "signextend" to tell the CPU that the data is negative (change to corresponding 2'complement number).

Some other "**mux**" es are used to choose the data needed to be used according to different kinds of instructions.

And in our design, we use these modules implemented in verilog to realize this design:

Block Name	Module Name (File name)
ALU	alu.v
ALU Control	alu_control.v
Control	control.v
Instruction Memory	im.v
mux	mux2.v
Registers	registers.v
Data Memory	dm.v
signextend	$sign_{ext}$
PC	pc.v
other blocks	single_cycle.v

Table 1: Module used in Single-Cycle CPU

With codes shown in appendix, finally we obtain RTL schematic of Single-cycle CPU shown in Figure 3:




Figure 2: RTL schematic of Single-cycle CPU designed in Verilog

2.2 Pipelined CPU Design

For a Pipelined CPU, we mainly follows the design shown in Figure 2:




Figure 3: Design of Pipelined CPU

To improve the performance of a single-cycle CPU, we can overlap some execution. That is to divide the whole exection of an instruction into five different parts:


- 1. "IF": Instruction fetch
- 2. "ID": Instruction decode/register file read
- 3. "EX": Execute/address calculation (do all kinds of arithmetic)
- 4. "MEM": Memory access (called by load word and store word)
- 5. "WB": Write back (called by store word)


We can see that all the blocks used in a single-cycle CPU are also used in a Pipelined CPU. The main difference is that there are four large registers each used between two fields, called "IF/ID", "ID/EX", "EX/MEM" and "MEM/WB". But since we deal with several instructions at the same time, there will be data hazard, control harzard and branch hazard. To solve these problems, we have to stall the CPU or flush some parts or forward according to different needs. So we need a block called "Hazard Detection" and a block called "Forward".


Block Name	Module Name (File name)
ALU	alu.v
ALU Control	alu_control.v
Control	control.v
Instruction Memory	im.v
mux	mux2.v
Registers	registers.v
Data Memory	dm.v
signextend	$sign_{ext}$
PC	pc.v
IF/ID	$if_{-}id.v$
ID/EX	id₋ ex.v
EX/MEM	$ $ ex_ mem.v
MEM/WB	mem_ wb.v
Forward	forward.v
HarzardDetection	hazard_detection.v
other blocks	single_cycle.v

Table 2: Module used in Pipelined CPU

With codes shown in appendix, finally we obtain RTL schematic of Single-cycle CPU shown in Figure 3 (4 parts together):










Figure 4: RTL schematic of Pipeline-CPU designed in Verilog

3 Test Plan

We use the following set of MIPS instructions to check our implementation.

```
\rightarrow 0x20
  memory[1] = 32'b001000000001001000000000100111; //addi £t1, £zero,
   \rightarrow 0x27
  memory[2] = 32'b0000000100001001100000000100100; //and £s0, £t0,
   \hookrightarrow £t1
  memory[3] = 32'b000000010001001100000000100101; //or £s0, £t0, £t1
  memory[6] = 32'b00000001000010011000100000100000; //add £s1, £t0,
   \hookrightarrow £t1
  memory[7] = 32'b000000010001001100100000100010; //sub £s2, £t0,
   \hookrightarrow £t1
  memory[8] = 32'b0001001000110010000000000001001; //beq £s1, £s2,

→ error0

  10
  memory[10] = 32'b001100100011001000000000011000; //andi £s2, £s1,
11
   \rightarrow 0x18
  memory[11] = 32'b000100100011001000000000001001; //beq £s1, £s2,
  memory[13] = 32'b000100100001001100000000001010; //beq £s0, £s3,
  memory[14] = 32'b0000001001010101010000000101010; //slt
15
   \rightarrow £s4,£s2,£s1(Last)
  memory[15] = 32'b0001001010000000000000000001111; //beq £s4, £0,
   \hookrightarrow EXIT
  memory[16] = 32'b0000001000100000100100000100000; //add £s2, £s1, £0
  memory[17] = 32'b0000100000000000000000000001110; //j Last
  memory[18] = 32'b001000000001000000000000000000000000; //addi
   \rightarrow £t0,£0,0(error0)
```

```
memory[19] = 32'b001000000001001000000000000000000; //addi £t1, £0, 0
   memory[20] = 32'b0000100000000000000000000011111; //i EXIT
21
   memory[21] = 32'b001000000001000000000000000001; //addi
    \rightarrow £t0,£0,1(error1)
   memory[22] = 32'b00100000000100100000000000001; //addi \ \pounds t1, \pounds 0, 1
   memory[23] = 32'b000010000000000000000000011111; //j EXIT
   memory[24] = 32'b0010000000010000000000000000010; //addi
    \rightarrow £t0,£0,2(error2)
   memory[25] = 32'b0010000000010010000000000000010; //addi £t1, £0, 2
26
   memory[26] = 32'b0000100000000000000000000011111; //j EXIT
27
   memory[27] = 32'b001000000001000000000000000011; //addi
    \rightarrow £t0,£0,3(error3)
   memory[28] = 32'b001000000001001000000000000011; //addi £t1, £0, 3
   memory[29] = 32'b000010000000000000000000011111; //j EXIT
```

3.1 Theoretical simulation result for Single-cycle CPU

For a single-cycle CPU, we will check the value of PC (Program Counter) and register \$s0-\$s7 and \$t0-\$t9 at eack clock cycle and display them in the console window in Xilinx ISE. Then we can find out whether it works as we expects. And the result should be:

Cycle	PC	Register
0	0x00000004	\$t0=0x20
1	0x00000008	\$t0=0x20, \$t1=0x27
2	0x0000000c	\$t0=0x20, \$t1=0x27, \$s0=0x20
3	0x00000010	\$t0=0x20, \$t1=0x27, \$s0=0x27
4	0x00000014	\$t0=0x20, \$t1=0x27, \$s0=0x27
5	0x00000018	\$t0=0x20, \$t1=0x27, \$s0=0x27
6	0x0000001c	\$t0=0x20, \$t1=0x27, \$s0=0x27, \$s1=0x47
7	0x00000020	\$t0=0x20, \$t1=0x27, \$s0=0x27, \$s1=0x47, \$s2=0xfffffff9
8	0x00000024	\$t0=0x20, \$t1=0x27, \$s0=0x27, \$s1=0x47, \$s2=0xfffffff9
9	0x00000028	\$t0=0x20, \$t1=0x27, \$s0=0x27, \$s1=0x27, \$s2=0xfffffff9
10	0x0000002c	\$t0=0x20, \$t1=0x27, \$s0=0x27, \$s1=0x27
11	0x00000030	\$t0=0x20, \$t1=0x27, \$s0=0x27, \$s1=0x27
12	0x00000034	\$t0=0x20, \$t1=0x27, \$s0=0x27, \$s1=0x27, \$s3=0x20
13	0x00000038	\$t0=0x20, \$t1=0x27, \$s0=0x27, \$s1=0x27, \$s3=0x20
14	0x0000003c	\$\$t0=0x20, \$t1=0x27, \$s0=0x27, \$s1=0x27, \$s3=0x20, \$s4=0x1\$
15	0x00000040	\$\$t0=0x20, \$t1=0x27, \$s0=0x27, \$s1=0x27, \$s3=0x20, \$s4=0x1\$
16	0x00000044	\$t0=0x20, \$t1=0x27, \$s0=\$s1=\$s2=0x27, \$s3=0x20, \$s4=0x1
17	0x00000038	\$t0=0x20, \$t1=0x27, \$s0=\$s1=\$s2=0x27, \$s3=0x20, \$s4=0x1
18	0x0000003c	\$t0=0x20, \$t1=0x27, \$s0=\$s1=\$s2=0x27,\$s3=0x20
19	0x0000007c	\$t0=0x20, \$t1=0x27, \$s0=\$s1=\$s2=0x27, \$s3=0x20
20	0xxxxxxxxx	\$t0=0x20, \$t1=0x27, \$s0=\$s1=\$s2=0x27, \$s3=0x20
> 21	0xxxxxxxx	\$\$t0=0x20, \$t1=0x27, \$s0=0x27, \$s1=0x27, \$s2=27, \$s3=0x20

Table 3: Theoretical simulation result for single-cycle CPU (only focus on CLK=1)

3.2 Theoretical simulation result for Pipelined CPU

For a Pipelined CPU, we will check the value of PC and register \$s0-\$s7 and \$t0-\$t3 at eack clock cycle and the result should be:

Cycle	CLK	PC	Register
0	0	0x00000000	
0	1	0x00000004	
1	0	0x00000004	
1	1	0x000000008	
2	0	0x00000008	
2	1	0x0000000c	
3	0	0x00000000c	
3	1	0x00000010	
4	0	0x00000010	\$t0=0x20
			Comment: Forwarding compared with single-cycled cpu
4	1	0x00000014	\$t0=0x20
5	0	0x00000014	\$t0=0x20, \$t1=0x27
5	1	0x00000018	\$t0=0x20, \$t1=0x27
6	0	0x00000018	\$t0=0x20, \$t1=0x27, \$s0=0x27
6	1	0x0000001c	\$t0=0x20, \$t1=0x27, \$s0=0x27

```
7
    0
       0x0000001c
                   t0=0x20, t1=0x27, s0=0x27
7
    1
       0x00000020
                   $t0=0x20, $t1=0x27, $s0=0x27
8
    0
       0x00000020
                   $t0=0x20, $t1=0x27, $s0=0x27
8
    1
       0x00000024
                   t0=0x20, t1=0x27, s0=0x27
9
    0
       0x00000024
                   t0=0x20, t1=0x27, s0=0x27
9
    1
       0x00000024
                   $t0=0x20, $t1=0x27, $s0=0x27
                   Comment: Here (9) is stalled by one clock cycle due to hazard
                   t0=0x20, t1=0x27, s0=0x27, s1=0x47
10
    0
       0x00000024
                   t0=0x20, t1=0x27, s0=0x27, s1=0x47
10
    1
       0x00000028
11
    0
       0x00000028
                   t0=0x20, t1=0x27, s0=0x27, s1=0x47, s2=ffffff9
11
                   t0=0x20, t1=0x27, s0=0x27, s1=0x47, s2=ffffff9
    1
       0x0000002c
12
    0
                   $t0=0x20, $t1=0x27, $s0=0x27, $s1=0x47, $s2=ffffff9
       0x0000002c
12
    1
       0x0000002c
                   $t0=0x20, $t1=0x27, $s0=0x27, $s1=0x47, $s2=ffffff9
13
    0
       0x0000002c
                   $t0=0x20, $t1=0x27, $s0=0x27, $s1=0x47, $s2=ffffff9
                   $t0=0x20, $t1=0x27, $s0=0x27, $s1=0x47, $s2=ffffff9
13
    1
       0x00000030
14
    0
       0x00000030
                   $t0=0x20, $t1=0x27, $s0=0x27, $s1=0x27, $s2=ffffff9
14
       0x00000030
                   t0=0x20, t1=0x27, s0=0x27, s1=0x27, s2=ffffff9
    1
15
    0
       0x00000030
                   $t0=0x20, $t1=0x27, $s0=0x27, $s1=0x27, $s2=ffffff9
15
                   $t0=0x20, $t1=0x27, $s0=0x27, $s1=0x27, $s2=ffffff9
    1
       0x00000034
16
    0
       0x00000034
                   t0=0x20, t1=0x27, s0=0x27, s1=0x27
                   t0=0x20, t1=0x27, s0=0x27, s1=0x27
16
    1
       0x00000038
                   t0=0x20, t1=0x27, s0=0x27, s1=0x27
17
       0x00000038
    0
17
    1
       0x00000038
                   t0=0x20, t1=0x27, s0=0x27, s1=0x27
18
    0
       0x00000038
                   t0=0x20, t1=0x27, s0=0x27, s1=0x27
18
    1
       0x00000038
                   t0=0x20, t1=0x27, s0=0x27, s1=0x27
                   Comment: Here (16-18) is stalled by three clock cycles due to hazard
                   t0=0x20, t1=0x27, s0=0x27, s1=0x27, s3=0x20
19
    0
       0x00000038
19
    1
       0x0000003c
                   t0=0x20, t1=0x27, s0=0x27, s1=0x27, s3=0x20
20
                   t0=0x20, t1=0x27, s0=0x27, s1=0x27, s3=0x20
    0
       0x0000003c
20
       0x00000040
                   t0=0x20, t1=0x27, s0=0x27, s1=0x27, s3=0x20
    1
21
    0
       0x00000040
                   t0=0x20, t1=0x27, s0=0x27, s1=0x27, s3=0x20
21
    1
       0x00000040
                   t0=0x20, t1=0x27, s0=0x27, s1=0x27, s3=0x20
                   Comment: Here (21) is stalled by three clock cycles due to hazard
22
                   t0=0x20, t1=0x27, s0=0x27, s1=0x27, s3=0x20
    0
       0x00000040
22
    1
       0x00000044
                   t0=0x20, t1=0x27, s0=0x27, s1=0x27, s3=0x20, s4=0x1
23
    0
       0x00000044
                   t0=0x20, t1=0x27, s0=0x27, s1=0x27, s3=0x20, s4=0x1
23
    1
       0x00000048
                   t0=0x20, t1=0x27, s0=0x27, s1=0x27, s3=0x20, s4=0x1
24
                   t0=0x20, t1=0x27, s0=0x27, s1=0x27, s3=0x20, s4=0x1
    0
       0x00000048
24
    1
       0x00000038
                   t0=0x20, t1=0x27, s0=0x27, s1=0x27, s3=0x20, s4=0x1
25
    0
       0x00000038
                   t0=0x20, t1=0x27, s0=0x27, s1=0x27, s3=0x20, s4=0x1
                   t0=0x20, t1=0x27, s0=0x27, s1=0x27, s3=0x20, s4=0x1
25
    1
       0x0000003c
26
    0
       0x0000003c
                   t0=0x20, t1=s0=s1=s2=0x27, s3=0x20, s4=0x1
                   t0=0x20, t1=s0=s1=s2=0x27, s3=0x20, s4=0x1
26
    1
       0x00000040
27
    0
                   t0=0x20, t1=s0=s1=s2=0x27, s3=0x20, s4=0x1
       0x00000040
27
    1
       0x00000040
                   t0=0x20, t1=s0=s1=s2=0x27, s3=0x20, s4=0x1
                   Comment: Here (27) is stalled by three clock cycles due to hazard
28
       0x00000040
                   t0=0x20, t1=s0=s1=s2=0x27, s3=0x20, s4=0x1
    0
                   t0=0x20, t1=s0=s1=s2=0x27, s3=0x20, s4=0x1
28
       0x0000007c
```

Table 4: Theoretical simulation result for Pipelined CPU

4 Simulation Results

4.1 Single-Cycle CPU Test Result

Here is the simulation results of single-cycle CPU.

```
This is a Full version of ISE Simulator(ISim).
   Simulator is doing circuit initialization process.
   Finished circuit initialization process.
                    0, CLK = 0, PC = 0 \times 000000000
   [\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x000000000
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000000
   [\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
   [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
   [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                    0, CLK = 1, PC = 0 \times 000000004
13
   [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
14
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
15
   [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
16
   [\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
17
   [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
   [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
19
   _____
20
                    1, CLK = 0, PC = 0x00000004
21
   [\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x000000000
22
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
23
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
   [\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
   [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
   [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
27
   _____
28
   Time:
                    1, CLK = 1, PC = 0x00000008
29
   [\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x000000000
30
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
   [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
33
   [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
34
   [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
35
36
                    2, CLK = 0, PC = 0 \times 000000008
37
   [\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x000000000
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
40
   [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
41
   [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
42
   [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
```

```
2, CLK = 1, PC = 0 \times 00000000c
   Time:
45
   [\$s0] = 0x00000020, [\$s1] = 0x00000000, [\$s2] = 0x000000000
46
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
47
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
48
   [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
   [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
50
   [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
51
52
                    3, CLK = 0, PC = 0x0000000c
53
   [\$s0] = 0x00000020, [\$s1] = 0x00000000, [\$s2] = 0x000000000
54
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
55
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
   [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
57
   [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
58
   [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
59
   _____
60
                    3, CLK = 1, PC = 0x00000010
61
   [\$s0] = 0x00000027, [\$s1] = 0x00000000, [\$s2] = 0x000000000
62
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
   [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
64
   [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
65
   [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
66
   [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
67
                   4, CLK = 0, PC = 0x00000010
69
   [\$s0] = 0x00000027, [\$s1] = 0x00000000, [\$s2] = 0x000000000
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
71
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
72
   [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
73
   [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
74
   [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
75
76
                    4, CLK = 1, PC = 0x00000014
77
   [\$s0] = 0x00000027, [\$s1] = 0x00000000, [\$s2] = 0x000000000
78
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
79
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
80
   [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
81
   [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
   [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
   _____
                    5, CLK = 0, PC = 0x00000014
   Time:
85
   [\$s0] = 0x00000027, [\$s1] = 0x00000000, [\$s2] = 0x000000000
86
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
87
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
   [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
   [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
   [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
```

```
5, CLK = 1, PC = 0x00000018
    Time:
93
    [\$s0] = 0x00000027, [\$s1] = 0x00000000, [\$s2] = 0x000000000
94
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
95
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
96
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
98
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
99
100
                    6, CLK = 0, PC = 0x00000018
101
    [\$s0] = 0x00000027, [\$s1] = 0x00000000, [\$s2] = 0x000000000
102
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
103
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
105
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
106
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
107
    _____
108
                     6, CLK = 1, PC = 0x0000001c
109
    [\$s0] = 0x00000027, [\$s1] = 0x00000047, [\$s2] = 0x00000000
110
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
112
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
113
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
114
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
115
116
                    7, CLK = 0, PC = 0x0000001c
117
    [\$s0] = 0x00000027, [\$s1] = 0x00000047, [\$s2] = 0x00000000
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
119
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
120
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
121
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
122
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
124
                     7, CLK = 1, PC = 0x00000020
125
    [\$s0] = 0x00000027, [\$s1] = 0x00000047, [\$s2] = 0xffffffff9
126
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
127
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
128
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
129
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
130
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
131
132
                     8, CLK = 0, PC = 0x00000020
    Time:
133
    [\$s0] = 0x00000027, [\$s1] = 0x00000047, [\$s2] = 0xfffffff9
134
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
135
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
136
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
137
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
```

```
140
                     8, CLK = 1, PC = 0x00000024
141
    [\$s0] = 0x00000027, [\$s1] = 0x00000047, [\$s2] = 0xffffffff9
142
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
143
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
144
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
146
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
147
148
                     9, CLK = 0, PC = 0x00000024
149
    [\$s0] = 0x00000027, [\$s1] = 0x00000047, [\$s2] = 0xffffffff9
150
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
151
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
153
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
154
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
155
    _____
156
                     9, CLK = 1, PC = 0x00000028
157
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0xffffffff9
158
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
160
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
161
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
162
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
163
164
                   10, CLK = 0, PC = 0x00000028
165
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0xffffffff9
166
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
167
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
168
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
169
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
170
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
171
172
                    10, CLK = 1, PC = 0x0000002c
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
174
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
175
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
176
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
177
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
178
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
179
180
                    11, CLK = 0, PC = 0x0000002c
    Time:
181
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
182
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
183
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
184
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
```

```
188
                    11, CLK = 1, PC = 0x00000030
    Time:
189
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
190
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
191
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
192
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
194
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
195
196
                   12, CLK = 0, PC = 0x00000030
197
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
198
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
199
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
201
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
202
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
203
    _____
204
                    12, CLK = 1, PC = 0x00000034
    Time:
205
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
206
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
208
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
209
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
210
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
211
212
                   13, CLK = 0, PC = 0x00000034
213
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
215
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
216
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
217
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
218
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
219
220
                    13, CLK = 1, PC = 0x00000038
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x000000000
222
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
223
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
224
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
225
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
226
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
227
228
                    14, CLK = 0, PC = 0x00000038
    Time:
229
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
230
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
231
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
232
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
```

```
236
                   14, CLK = 1, PC = 0x0000003c
237
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
238
    [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
239
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
240
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
243
244
                   15, CLK = 0, PC = 0x0000003c
245
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
246
    [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
247
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
249
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
250
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
251
    ______
252
                    15, CLK = 1, PC = 0x00000040
253
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
254
    [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
256
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
257
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
258
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
259
260
                   16, CLK = 0, PC = 0x00000040
261
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
    [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
263
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
264
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
265
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
266
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
267
268
                    16, CLK = 1, PC = 0x00000044
269
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000027
270
    [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
271
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
272
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
273
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
274
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
275
                    17, CLK = 0, PC = 0x00000044
    Time:
277
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000027
278
    [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
279
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
280
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
281
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
```

```
284
                    17, CLK = 1, PC = 0x00000038
285
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000027
286
    [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
287
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
288
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
290
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
291
292
                   18, CLK = 0, PC = 0x00000038
293
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000027
294
    [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
295
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
297
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
298
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
299
300
                    18, CLK = 1, PC = 0x0000003c
    Time:
301
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000027
302
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
304
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
305
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
306
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
307
308
                   19, CLK = 0, PC = 0x0000003c
309
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000027
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
311
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
312
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
313
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
314
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
316
                    19, CLK = 1, PC = 0x0000007c
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000027
318
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
319
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
320
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
321
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
322
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
323
324
                    20, CLK = 0, PC = 0x0000007c
    Time:
325
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000027
326
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
327
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
328
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
329
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
```

```
332
                    20, CLK = 1, PC = 0xxxxxxxx
    Time:
333
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000027
334
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
335
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
336
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
338
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
339
340
                    21, CLK = 0, PC = 0xxxxxxxxx
341
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000027
342
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
343
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
345
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
346
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
347
348
                    21, CLK = 1, PC = 0xxxxxxxx
349
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000027
350
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
352
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
353
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
354
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
355
356
357
```

We can see that the result conforms to our expectation.

4.2 Pipelined CPU Test Result

Here is the simulation results of Pipelined CPU.

```
This is a Full version of ISE Simulator(ISim).
   Simulator is doing circuit initialization process.
   Finished circuit initialization process.
                    0, CLK = 0, PC = 0x00000000
   Time:
   [\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x00000000
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000000
   [\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
                    0, CLK = 1, PC = 0 \times 000000004
11
   [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
12
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
13
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000000
14
   [\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
15
```

```
1, CLK = 0, PC = 0x00000004
   Time:
   [\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x00000000
18
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
19
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000000
20
   [\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
21
                  1, CLK = 1, PC = 0x00000008
23
   Time:
   [\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x000000000
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
25
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000000
26
   [\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
27
28
                   2, CLK = 0, PC = 0 \times 000000008
29
   [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
30
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
31
   [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000000
32
   [\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
33
   _____
34
                   2, CLK = 1, PC = 0x0000000c
   Time:
35
   [\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x000000000
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
37
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000000
38
   [\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
39
   _____
40
   Time:
                   3, CLK = 0, PC = 0x0000000c
41
   [\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x000000000
42
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
   [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000000
44
   [\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
45
   _____
46
                   3, CLK = 1, PC = 0x00000010
47
   [\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x000000000
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
49
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000000
   [\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
51
   ______
52
                   4, CLK = 0, PC = 0x00000010
53
   [\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x00000000
54
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
   [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
   [\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
58
                   4, CLK = 1, PC = 0 \times 00000014
59
   [\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x000000000
60
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
61
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
   [\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
```

```
5, CLK = 0, PC = 0x00000014
   Time:
   [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
66
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
67
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
68
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
69
                  5, CLK = 1, PC = 0 \times 00000018
71
   [\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x000000000
72
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
73
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
74
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
75
76
                   6, CLK = 0, PC = 0x00000018
77
   [\$s0] = 0x00000020, [\$s1] = 0x00000000, [\$s2] = 0x000000000
78
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
79
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
80
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
81
   _____
82
            6, CLK = 1, PC = 0 \times 0000001c
   Time:
83
   [\$s0] = 0x00000020, [\$s1] = 0x00000000, [\$s2] = 0x000000000
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
85
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
86
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
87
   _____
88
                   7, CLK = 0, PC = 0x0000001c
   Time:
89
   [\$s0] = 0x00000027, [\$s1] = 0x00000000, [\$s2] = 0x000000000
90
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
92
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
93
   _____
94
                   7, CLK = 1, PC = 0x00000020
95
   [\$s0] = 0x00000027, [\$s1] = 0x00000000, [\$s2] = 0x000000000
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
97
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
99
   ______
100
                   8, CLK = 0, PC = 0 \times 000000020
101
   [\$s0] = 0x00000027, [\$s1] = 0x00000000, [\$s2] = 0x000000000
102
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
103
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
104
   [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
105
106
                   8, CLK = 1, PC = 0x00000024
107
   [\$s0] = 0x00000027, [\$s1] = 0x00000000, [\$s2] = 0x000000000
108
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
109
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
110
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
```

```
9, CLK = 0, PC = 0x00000024
   Time:
    [\$s0] = 0x00000027, [\$s1] = 0x00000000, [\$s2] = 0x00000000
114
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
115
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
116
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
117
                  9, CLK = 1, PC = 0x00000024
119
   Time:
   [\$s0] = 0x00000027, [\$s1] = 0x00000000, [\$s2] = 0x000000000
120
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
121
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
122
   [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
123
124
                  10, CLK = 0, PC = 0x00000024
125
   [\$s0] = 0x00000027, [\$s1] = 0x00000047, [\$s2] = 0x00000000
126
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
127
   [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
128
   [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
129
   _____
130
            10, CLK = 1, PC = 0x00000028
   Time:
131
   [\$s0] = 0x00000027, [\$s1] = 0x00000047, [\$s2] = 0x000000000
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
133
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
134
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
135
   _____
136
   Time:
                  11, CLK = 0, PC = 0x00000028
137
   [\$s0] = 0x00000027, [\$s1] = 0x00000047, [\$s2] = 0xffffffff9
138
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
140
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
141
   _____
142
                  11, CLK = 1, PC = 0x0000002c
143
   [\$s0] = 0x00000027, [\$s1] = 0x00000047, [\$s2] = 0xffffffff9
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
145
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
147
   ______
148
                  12, CLK = 0, PC = 0x0000002c
149
   [\$s0] = 0x00000027, [\$s1] = 0x00000047, [\$s2] = 0xfffffff9
150
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
151
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
152
   [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
154
                  12, CLK = 1, PC = 0x0000002c
155
   [\$s0] = 0x00000027, [\$s1] = 0x00000047, [\$s2] = 0xffffffff9
156
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
157
   [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
   [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
```

```
13, CLK = 0, PC = 0x0000002c
   Time:
161
    [\$s0] = 0x00000027, [\$s1] = 0x00000047, [\$s2] = 0xfffffff9
162
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
163
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
164
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
165
                  13, CLK = 1, PC = 0x00000030
167
   Time:
    [\$s0] = 0x00000027, [\$s1] = 0x00000047, [\$s2] = 0xffffffff9
168
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
169
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
170
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
171
172
                  14, CLK = 0, PC = 0x00000030
173
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0xfffffff9
174
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
175
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
176
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
177
    _____
178
   Time:
            14, CLK = 1, PC = 0x00000030
179
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0xffffffff9
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
181
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
182
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
183
    _____
184
   Time:
                  15, CLK = 0, PC = 0x00000030
185
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0xffffffff9
186
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
188
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
189
    _____
190
                  15, CLK = 1, PC = 0x00000034
191
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0xffffffff9
192
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
193
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
195
    ______
196
                  16, CLK = 0, PC = 0x00000034
197
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
198
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
199
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
202
                  16, CLK = 1, PC = 0x00000038
203
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
204
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
205
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
206
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
207
```

```
17, CLK = 0, PC = 0x00000038
   Time:
209
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
210
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
211
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
212
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
213
                  17, CLK = 1, PC = 0x00000038
    Time:
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
216
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
217
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
218
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
219
220
                  18, CLK = 0, PC = 0x00000038
221
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
222
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
223
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
224
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
225
    _____
226
            18, CLK = 1, PC = 0x00000038
    Time:
227
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x000000000
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
229
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
230
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
231
232
                   19, CLK = 0, PC = 0x00000038
    Time:
233
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
234
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
236
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
237
    _____
238
                   19, CLK = 1, PC = 0x0000003c
239
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
240
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
241
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
243
    ______
244
                   20, CLK = 0, PC = 0x0000003c
245
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
246
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
247
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
250
                   20, CLK = 1, PC = 0 \times 00000040
251
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x000000000
252
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
253
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
```

```
21, CLK = 0, PC = 0 \times 000000040
   Time:
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
258
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
259
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
260
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
261
                  21, CLK = 1, PC = 0x00000040
263
   Time:
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
264
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
265
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
266
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
267
268
                  22, CLK = 0, PC = 0x00000040
269
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
270
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
271
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
272
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
273
    _____
274
            22, CLK = 1, PC = 0x00000044
   Time:
275
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x000000000
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
277
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
278
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
279
    _____
280
   Time:
                  23, CLK = 0, PC = 0x00000044
281
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
282
    [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
284
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
285
    _____
286
                  23, CLK = 1, PC = 0x00000048
287
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
288
    [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
289
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
290
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
291
    ______
292
                   24, CLK = 0, PC = 0x00000048
293
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
294
    [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
295
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
297
298
                  24, CLK = 1, PC = 0x00000038
299
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x000000000
300
    [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
301
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
302
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
```

```
25, CLK = 0, PC = 0x00000038
   Time:
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
306
    [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
307
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
308
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
309
                  25, CLK = 1, PC = 0x0000003c
    Time:
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000000
312
    [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
313
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
314
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
315
316
                   26, CLK = 0, PC = 0x0000003c
317
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000027
318
    [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
319
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
320
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
321
    _____
322
            26, CLK = 1, PC = 0x00000040
    Time:
323
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000027
    [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
325
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
326
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
327
328
    Time:
                   27, CLK = 0, PC = 0 \times 00000040
329
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000027
330
    [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
332
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
333
    _____
334
                   27, CLK = 1, PC = 0 \times 00000040
335
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000027
336
    [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
337
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
339
    ______
340
                   28, CLK = 0, PC = 0x00000040
341
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000027
342
    [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
343
    [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000000
344
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
346
                   28, CLK = 1, PC = 0x0000007c
347
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000027
348
    [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
349
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000000
350
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
351
```

```
29, CLK = 0, PC = 0x0000007c
    Time:
353
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000027
354
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
355
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000000
356
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
357
358
                    29, CLK = 1, PC = 0x00000080
359
    Time:
    [\$s0] = 0x00000027, [\$s1] = 0x00000027, [\$s2] = 0x00000027
360
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
361
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000000
362
    [\$t1] = 0x00000027, [\$t2] = 0x00000000, [\$t3] = 0x00000000
363
```

We can see that the result conforms to our expectation.

5 Conclusion

In this project, we write the single cycle and pipeline implementation of MIPS computer in Verilog. From the project, we can see how the MIPS instructions are based on the CPU. The design supports a subset of MIPS instruction set including the memory-reference instructions load word (lw) and store word (sw), the arithmetic-logical instructions add, addi, sub, and, andi,or, and slt,and the jumping instructions branch equal (beq), branch not equal (bne),and jump (j).

For the single cycle, we just simply write how an instruction can be dealt by the CPU. For a x32 Edition computers, every instruction includes 32 digit, and we can deal with them one by one. It is a quite basic idea, and rather naive idea to change the programs only known by human to binary instructions known by both human and computers. But however, it can only deal with a single instruction at a time, which is rather slow.

So to improve this idea, we decide the pipeline. The idea of pipeline is to divide a cycle in the single-cycle in different parts, and execute different instructions at the same time. This do improve the time efficiency, but cause some problems. In order to solve them, we should add some more parts to the CPU. J-type instructions are can not satisfies the current design, and if the data we needed is still executing in the instructions above, we may calling some data before they exist. So a hazard detection unit and a forwarding unit is needed here.

The result of our design is shown in the appendix shown below. From the project, we know how a cpu work, and how the history of CPU's development, which will helps us in the later study.

Appendix A. Code for Single-Cycle CPU

single_cycle.v

```
`include "alu.v"
   `include "alu_control.v"
   `include "control.v"
   `include "im.v"
   `include "mux2.v"
   `include "registers.v"
   `include "dm.v"
   `include "sign_extend.v"
   `include "pc.v"
   module single_cycle (input clk);
11
12
                      [31:0]
                              pcIn,
        wire
13
                              pcOut,
14
                              pcAdd4,
15
                               instruction,
                               jumpAddress,
17
                              branchResult,
18
                              addResult;
19
20
        wire
                              branch;
21
22
                              regdst,
        wire
23
                               jump,
24
                              brancheq,
25
                              branchne,
26
                              memread,
27
                              memtoreg,
28
                              memwrite,
                              alusrc,
                              regwrite;
31
                      [1:0]
        wire
                              aluop;
32
33
                      [4:0]
                              regWriteReg;
        wire
34
                      [31:0]
                              regWriteData,
        wire
35
                              regReadData1,
                              regReadData2;
38
                      [31:0]
        wire
                              signExtendOut,
39
                              aluMainIn,
40
                              aluMainResult;
41
                      [3:0]
                              aluMainControl;
        wire
42
                              aluMainZero;
        wire
43
```

```
dmReadData;
       wire
                     [31:0]
45
46
47
        assign pcAdd4 = pcOut + 4;
48
        assign addResult = pcAdd4 + (signExtendOut << 2);</pre>
49
        assign branch = (brancheq & aluMainZero) | (branchne &
            ~aluMainZero);
        assign branchResult = (branch == 1'b0) ? pcAdd4 : addResult;
51
        assign jumpAddress = {pcAdd4[31:28], instruction[25:0], 2'b0};
52
        assign pcIn = (jump == 1'b0) ? branchResult : jumpAddress;
53
54
        assign regWriteReg = (regdst == 1'b0) ? instruction[20:16] :
55

    instruction[15:11];

        assign regWriteData = (memtoreg == 1'b0) ? aluMainResult :
56

→ dmReadData;

       assign aluMainIn = (alusrc == 1'b0) ? regReadData2 :
57
            signExtendOut;
58
       PC pc(
61
            .clk(clk),
62
            .in(pcIn),
63
            .out(pcOut)
64
       );
65
        InstructionMemory im(
            .address(pcOut),
68
            .instruction(instruction)
69
       );
70
71
       Control control(
72
            .opcode(instruction[31:26]),
            .regdst(regdst),
            .jump(jump),
75
            .brancheq(brancheq),
76
            .branchne(branchne),
77
            .memread(memread),
78
            .memtoreg(memtoreg),
79
            .memwrite(memwrite),
            .alusrc(alusrc),
            .regwrite(regwrite),
82
            .aluop(aluop)
83
       );
84
85
       SignExtend signExtend(
86
            .in(instruction[15:0]),
            .out(signExtendOut)
```

```
);
89
90
        ALUControl aluControl(
91
             .funct(instruction[5:0]),
92
             .op(aluop),
93
             .control(aluMainControl)
        );
96
        Registers registers(
97
             .clk(clk),
98
             .readReg1(instruction[25:21]),
99
             .readReg2(instruction[20:16]),
100
             .readData1(regReadData1),
101
             .readData2(regReadData2),
102
             .writeReg(regWriteReg),
103
             .writeData(regWriteData),
104
             .regWrite(regwrite)
105
        );
106
107
        ALU aluMain(
108
             .a(regReadData1),
109
             .b(aluMainIn),
110
             .control(aluMainControl),
111
             .zero(aluMainZero),
112
             .result(aluMainResult)
113
        );
114
        DataMemory dm(
116
             .clk(clk),
117
             .address(aluMainResult),
118
             .writeData(regReadData2),
119
             .readData(dmReadData),
120
             .memWrite(memwrite),
121
             .memRead(memread)
        );
124
    endmodule // single_cycle
125
alu.v
    `ifndef MODULE_ALU
    `define MODULE_ALU
    `timescale 1ns / 1ps
    module ALU (
                      [3:0]
        input
                               control,
                      [31:0]
                               a, b,
        input
        output
                               zero,
```

```
output reg [31:0] result
   );
10
11
       assign zero = (result == 0);
12
13
       initial begin
            result = 32'b0;
15
       end
16
17
       always @ (control, a, b) begin
18
            case (control)
19
                4'b0000: // AND
20
                    result = a & b;
21
                4'b0001: // OR
22
                    result = a | b;
23
                4'b0010: // ADD
24
                    result = a + b;
25
                4'b0110: // SUB
26
                    result = a - b;
27
                4'b0111: // SLT
                    result = (a < b) ? 1 : 0;
29
                4'b1100: // NOR
30
                    result = (a | b);
31
                default: ;
32
            endcase
33
       end
34
   endmodule // ALU
36
37
   `endif // MODULE_ALU
alu_control.v
   `ifndef MODULE_ALU_CONTROL
   `define MODULE_ALU_CONTROL
   `timescale 1ns / 1ps
   module ALUControl (
                     [5:0]
       input
                             funct,
       input
                     [1:0]
                             op,
       output reg [3:0]
                             control
   );
10
       always @ (funct, op ) begin
11
            case (op)
12
                2'b00: // ADD
13
                     control = 4'b0010;
14
                2'b01: // SUB
15
```

```
control = 4'b0110;
16
                2'b10: // R-type
17
                     case (funct)
18
                         6'b100000: // ADD
19
                              control = 4'b0010;
20
                         6'b100010: // SUB
21
                              control = 4'b0110;
22
                         6'b100100: // AND
23
                              control = 4'b0000;
24
                         6'b100101: // OR
25
                              control = 4'b0001;
26
                         6'b101010: // SLT
27
                              control = 4'b0111;
                         default: ;
29
                     endcase
30
                2'b11: // AND
31
                     control = 4'b0000;
32
                default: ;
33
            endcase
34
        end
36
   endmodule // ALUControl
37
38
   `endif // MODULE_ALU_CONTROL
control.v
   `ifndef MODULE_CONTROL
    `define MODULE_CONTROL
   `timescale 1ns / 1ps
   module Control (
        input
                     [5:0]
                              opCode,
6
                              regDst,
        output reg
                              jump,
                              branchEq,
                              branchNe,
10
                              memRead,
11
                              memtoReg,
12
                              memWrite,
13
                              aluSrc,
14
                              regWrite,
        output reg [1:0]
                              alu0p
16
   );
17
```

18

19

20

 21

initial begin

jump

regDst

= 1'b0;

= 1'b0;

```
branchEq
                           = 1'b0;
22
             branchNe
                           = 1'b0;
23
            memRead
                           = 1'b0;
24
            memtoReg
                           = 1'b0;
25
            memWrite
                           = 1'b0;
26
             aluSrc
                           = 1'b0;
27
                           = 1'b0;
             regWrite
28
                           = 2'b00;
             alu0p
29
        end
30
31
        always @ (opCode) begin
32
             case (opCode)
33
                 6'b000000: begin // R-type
34
                                    <= 1'b1;
                      regDst
35
                                    <= 1'b0;
                      jump
36
                                    <= 1'b0;
                      branchEq
37
                      branchNe
                                    <= 1'b0;
38
                      memRead
                                    <= 1'b0;
39
                      memtoReg
                                    <= 1'b0;
40
                      memWrite
                                    <= 1'b0;
41
                                    <= 1'b0;
                      aluSrc
42
                      regWrite
                                    <= 1'b1;
43
                      alu0p
                                    <= 2'b10;
44
                 end
45
                 6'b000010: begin // j
46
                      regDst
                                    <= 1'b1;
47
                                    <= 1'b1;
                      jump
48
                      branchEq
                                    <= 1'b0;
49
                      branchNe
                                    <= 1'b0;
50
                      memRead
                                    <= 1'b0;
51
                      memtoReg
                                    <= 1'b0;
52
                      memWrite
                                    <= 1'b0;
53
                      aluSrc
                                    <= 1'b0;
54
                                    <= 1'b0;
                      regWrite
55
                                    <= 2'b10;
                      alu0p
56
                 end
57
                 6'b000100: begin // beq
58
                      regDst
                                    <= 1'b1;
59
                                    <= 1'b0;
                      jump
60
                                    <= 1'b1;
                      branchEq
61
                      branchNe
                                    <= 1'b0;
62
                      memRead
                                    <= 1'b0;
63
                      memtoReg
                                    <= 1'b0;
64
                      memWrite
                                    <= 1'b0;
65
                      aluSrc
                                    <= 1'b0;
66
                      regWrite
                                    <= 1'b0;
67
                      alu0p
                                    <= 2'b01;
68
                 end
69
```

```
6'b000100: begin // bne
70
                       regDst
                                     <= 1'b1;
71
                                     <= 1'b0;
                       jump
72
                       branchEq
                                     <= 1'b0;
73
                       branchNe
                                     <= 1'b1;
74
                       memRead
                                     <= 1'b0;
75
                       memtoReg
                                     <= 1'b0;
76
                                     <= 1'b0;
                       memWrite
77
                       aluSrc
                                     <= 1'b0;
78
                       regWrite
                                     <= 1'b0;
79
                       alu0p
                                     <= 2'b01;
80
                  end
81
                  6'b001000: begin // addi
                                     <= 1'b0;
                       regDst
83
                                     <= 1'b0;
                       jump
84
                       branchEq
                                     <= 1'b0;
85
                       branchNe
                                     <= 1'b0;
86
                       memRead
                                     <= 1'b0;
87
                       memtoReg
                                     <= 1'b0;
                       memWrite
                                     <= 1'b0;
                       aluSrc
                                     <= 1'b1;
90
                       regWrite
                                     <= 1'b1;
91
                       alu0p
                                     <= 2'b00;
92
                  end
93
                  6'b001100: begin // andi
94
                       regDst
                                     <= 1'b0;
95
                                     <= 1'b0;
                       jump
96
                       branchEq
                                     <= 1'b0;
97
                       branchNe
                                     <= 1'b0;
98
                       memRead
                                     <= 1'b0;
99
                       memtoReg
                                     <= 1'b0;
100
                       memWrite
                                     <= 1'b0;
101
                       aluSrc
                                     <= 1'b1;
102
                                     <= 1'b1;
                       regWrite
103
                                     <= 2'b11;
                       alu0p
104
                  end
105
                  6'b100011: begin // lw
106
                       regDst
                                     <= 1'b0;
107
                                     <= 1'b0;
                       jump
108
                       branchEq
                                     <= 1'b0;
109
                       branchNe
                                     <= 1'b0;
110
                       memRead
                                     <= 1'b1;
111
                       memtoReg
                                     <= 1'b1;
112
                       memWrite
                                     <= 1'b0;
113
                       aluSrc
                                     <= 1'b1;
114
                       regWrite
                                     <= 1'b1;
115
                       alu0p
                                     <= 2'b00;
                  end
117
```

```
6'b101011: begin // sw
118
                  regDst
                             <= 1'b0;
119
                  jump
                             <= 1'b0;
120
                  branchEq
                             <= 1'b0;
121
                  branchNe
                            <= 1'b0;
122
                  memRead
                             <= 1'b0;
                  memtoReg
                             <= 1'b0;
124
                  memWrite
                             <= 1'b1:
125
                  aluSrc
                             <= 1'b1;
126
                  regWrite
                             <= 1'b0;
127
                  alu0p
                             <= 2'b00;
128
              end
129
130
              default: ;
131
          endcase
132
       end
133
134
   endmodule // control
135
136
   `endif // MODULE_CONTROL
137
im.v
   `ifndef MODULE IM
   `define MODULE_IM
   module InstructionMemory (
       input
                  [31:0]
                         address,
       output
                  [31:0]
                         instruction
   );
       parameter size = 64;
       integer i;
10
11
       reg [31:0] memory [0:size-1];
12
       initial begin
14
                   memory[0]
15
           → £zero, 0x20
   memory[1] = 32'b00100000000100100000000100111; //addi £t1, £zero,
      0x27
             = 32'b0000000100011000110000000100100; //and £s0, £t0,
   memory[2]
    \hookrightarrow £t1
   memory[3]
             = 32'b00000010001001100000000100101; //or £s0, £t0, £t1
18
   19
             memory[5]
   memory[6]
             = 32'b00000010001001100010000100000; //add £s1, £t0,
    \hookrightarrow £t1
```

```
memory[7] = 32'b00000001000110010010000010010; //sub £s2, £t0,
   \hookrightarrow £t1
   memory[8] = 32'b0001001000110010000000000001001; //beg £s1, £s2,

→ error0

   memory[9] = 32'b1000110000010001000000000000100; //lw fs1, 4(fzero)
   memory[10] = 32'b0011001000110010000000000011000; //andi £s2, £s1,
   → 0x18
   memory[11] = 32'b0001001001100100000000000001001; //beg £s1, £s2,
   memory[12] = 32'b1000110000010011000000000000000; //lw £s3, 8(fzero)
   memory[13] = 32'b0001001000010011000000000001010; //beq £s0, £s3,
   memory[14] = 32'b00000010010101010101000000101010; //slt £s4, £s2, £s1
   \hookrightarrow (Last)
   memory[15] = 32'b0001001010000000000000000001111; //beg £s4, £0,
   \hookrightarrow EXIT
   memory[16] = 32'b0000001000100000100100000100000; //add £s2, £s1, £0
   memory[17] = 32'b000010000000000000000000001110; //j Last
   memory[18] = 32'b001000000000100000000000000000; //addi £t0, £0,
   \rightarrow 0(error0)
   memory[19] = 32'b00100000000100100000000000000; //addi £t1, £0, 0
34
   memory[20] = 32'b00001000000000000000000000011111; //j EXIT
35
   memory[21] = 32'b0010000000010000000000000001; //addi £t0, £0,
   \rightarrow 1(error1)
   memory[22] = 32'b00100000000100100000000000001; //addi £t1, £0, 1
   memory[23] = 32'b000010000000000000000000011111; //j EXIT
   \rightarrow 2(error2)
   memory[25] = 32'b00100000000100100000000000010; //addi £t1, £0, 2
   memory[26] = 32'b000010000000000000000000011111; //j EXIT
41
   memory[27] = 32'b001000000001000000000000000011; //addi £t0, £0,
   \rightarrow 3(error3)
   memory[28] = 32'b001000000001001000000000000011; //addi £t1, £0, 3
   memory[29] = 32'b0000100000000000000000000011111; //j EXIT
45
       end
46
47
       assign instruction = memory[address >> 2];
48
49
   endmodule // InstructionMemory
51
   `endif // MODULE_IM
mux2.v
   `ifndef MODULE MUX2
   `define MODULE_MUX2
```

```
module Mux2 (in0, in1, sel, out);
       parameter
                     size = 32;
6
       input
                                  sel;
                     [size-1:0]
                                  in0, in1;
        input
       output
                     [size-1:0]
                                  out;
10
       assign out = (sel == 1'b0) ? in0 : in1;
11
12
   endmodule // Mux2
13
14
   `endif // MODULE_MUX2
registers.v
   `ifndef MODULE_REGISTERS
    `define MODULE_REGISTERS
   `timescale 1ns / 1ps
   module Registers (
                             clk, regWrite,
       input
        input
                     [4:0]
                             readReg1, readReg2, readRegExtra,
        input
                     [4:0]
                             writeReg,
                             readData1, readData2, readDataExtra,
       output
                     [31:0]
       input
                     [31:0]
                             writeData
10
   );
11
12
       reg [31:0] regs [0:31];
13
        integer i;
14
15
       initial begin
16
            for (i = 0; i < 32; i = i + 1)
17
                regs[i] = 32'b0;
18
       end
19
       assign readData1 = regs[readReg1];
21
       assign readData2 = regs[readReg2];
22
       assign readDataExtra = regs[readRegExtra];
23
24
       always @ (negedge clk) begin
25
            if (regWrite == 1)
26
                regs[writeReg] <= writeData;</pre>
27
       end
29
   endmodule // registers
30
31
   `endif
32
```

dm.v

```
`ifndef MODULE_DM
    `define MODULE_DM
   `timescale 1ns / 1ps
   module DataMemory (
5
        input
                              clk,
                     [31:0]
        input
                              address,
                              writeData,
                              memRead,
        input
                              memWrite,
10
        output
                     [31:0]
                              readData
11
   );
12
13
                     [31:0]
                              index;
        wire
        parameter
                              size = 8;
15
        integer
16
                     [31:0]
                              memory [0:size-1];
        reg
17
18
        assign index = address >> 2;
19
20
        initial begin
22
            for (i = 0; i < size; i = i + 1)
23
                memory[i] = 32'b0;
24
            //readData = 32'b0;
25
        end
26
27
        always @ ( posedge clk ) begin
28
            if (memWrite == 1'b1) begin
29
                memory[index] = writeData;
30
            end
31
        end
32
33
        assign readData = (memRead == 1'b1) ? memory[index] : 32'b0;
35
   endmodule // DataMemory
36
37
38
   `endif
39
\mathbf{sign\_extend.v}
   `ifndef MODULE_SIGN_EXTEND
    `define MODULE_SIGN_EXTEND
   `timescale 1ns / 1ps
   module SignExtend (
```

```
input
                     [15:0]
                             in,
      output
                     [31:0]
                             out
7
  );
8
9
      assign out = \{\{16\{in[15]\}\}, in[15:0]\};
10
11
  endmodule // SignExtend
12
13
   `endif
pc.v
   `ifndef MODULE_PC
   `define MODULE_PC
  `timescale 1ns / 1ps
  module PC (
      input
                         clk,
                         stall,
      input
                  [31:0]
                         in,
      output reg
                  [31:0]
                         out
  );
10
11
      initial begin
12
          out = 32'b0;
13
      end
14
15
      always @ (posedge clk) begin
16
          if (!stall)
17
              out <= in;
18
      end
19
20
  endmodule // PC
21
22
  `endif
single\_cycle\_tb.v
   `timescale 1ns / 1ps
  // Company:
  // Engineer:
6 //
7 // Create Date: 00:39:53 11/20/2017
  // Design Name: single_cycle
9 // Module Name: /home/liu/VE370/p2/single_cycle_tb.v
10 // Project Name: p2
```

```
// Target Device:
   // Tool versions:
   // Description:
  // Verilog Test Fixture created by ISE for module: single_cycle
15
   // Dependencies:
18
   // Revision:
19
   // Revision 0.01 - File Created
   // Additional Comments:
21
   //
22
   24
   `include "single_cycle.v"
25
26
   module single_cycle_tb;
27
28
       integer i = 0;
29
       // Inputs
        reg clk;
31
32
       // Instantiate the Unit Under Test (UUT)
33
       single_cycle uut (
34
           .clk(clk)
35
       );
36
       initial begin
38
           // Initialize Inputs
39
           clk = 0:
40
       end
41
42
       always #20 begin
43
           $display("Time: %d, CLK = %d, PC = Ox%H", i, clk, uut.pcOut);
           display("[$s0] = 0x\%H, [$s1] = 0x\%H, [$s2] = 0x\%H",
45

    uut.registers.regs[16], uut.registers.regs[17],

    uut.registers.regs[18]);

           display("[$s3] = 0x\%H, [$s4] = 0x\%H, [$s5] = 0x\%H",
46

    uut.registers.regs[19], uut.registers.regs[20],
               uut.registers.regs[21]);
           display("[$s6] = 0x\%H, [$s7] = 0x\%H, [$t0] = 0x\%H",

    uut.registers.regs[22], uut.registers.regs[23],

    uut.registers.regs[8]);

           display("[$t1] = 0x\%H, [$t2] = 0x\%H, [$t3] = 0x\%H",
48

    uut.registers.regs[9], uut.registers.regs[10],
             uut.registers.regs[11]);
```

```
display("[$t4] = 0x\%H, [$t5] = 0x\%H, [$t6] = 0x\%H",
49

    uut.registers.regs[12], uut.registers.regs[13],

    uut.registers.regs[14]);

           display("[$t7] = 0x\%H, [$t8] = 0x\%H, [$t9] = 0x\%H",
50

    uut.registers.regs[15], uut.registers.regs[24],
              uut.registers.regs[25]);
51
          clk = ~clk;
52
         if ( clk ) i = i + 1;
53
      end
54
  endmodule
```

Appendix B. Code for Pipelined CPU

pipeline.v

```
`ifndef MODULE_PIPELINE
   `define MODULE_PIPELINE
   `timescale 1ns / 1ps
  `include "alu.v"
   `include "alu_control.v"
  `include "control.v"
   `include "im.v"
  `include "mux2.v"
  `include "registers.v"
  `include "dm.v"
  `include "sign_extend.v"
  `include "pc.v"
13
  `include "if_id.v"
14
  `include "id_ex.v"
  `include "ex_mem.v"
  `include "mem_wb.v"
   `include "forward.v"
   `include "hazard_detection.v"
19
20
   module Pipeline (
21
       input
                             clk,
22
       input
                    [4:0]
                             regIn,
       output
                    [31:0]
                             pcOut,
                             regOut
25
   );
26
27
                             flushIFID,
       wire
28
                             flushIDEX,
29
                             stall;
30
```

```
// IF stage
32
                      [31:0]
        wire
                               pcInIF,
33
                               pcOutIF,
34
                               pcAdd4IF,
35
                               instructionIF,
36
                               branchResultIF;
37
38
        // ID stage
39
                      [31:0]
        wire
                               pcAdd4ID,
40
                               pcAddResultID,
41
                                instructionID,
42
                               regReadData1ID,
43
                               regReadData2ID,
44
                               regReadData1NewID,
45
                               regReadData2NewID,
46
                               signExtendID,
47
                                jumpAddressID;
48
                      [4:0]
        wire
                               registerRsID,
49
                               registerRtID,
                               registerRdID;
51
                      [1:0]
                               aluOpID;
        wire
52
        wire
                               regDstID,
53
                                jumpID,
54
                               branchEqID,
55
                               branchNeID,
56
                               memReadID,
57
                               memtoRegID,
58
                               memWriteID,
59
                               aluSrcID,
60
                               regWriteID,
61
                               branchID,
62
                               regReadDataEqID;
63
64
        // EX stage
65
                      [31:0]
                               regReadData1EX,
        wire
66
                               regReadData2EX,
67
                               signExtendEX,
68
                               aluInAEX,
69
                               aluInTempBEX,
70
                               aluInBEX,
                               aluResultEX;
72
                      [4:0]
        wire
                               registerRsEX,
73
                               registerRtEX,
74
                               registerRdEX,
75
                               registerEX;
76
                      [3:0]
                               aluControlEX;
        wire
77
                      [1:0]
                               aluOpEX;
        wire
                               regDstEX,
        wire
```

```
memReadEX,
80
                               memtoRegEX,
81
                               memWriteEX,
82
                               aluSrcEX,
83
                               regWriteEX,
84
                               aluZeroEX;
86
        // MEM stage
87
                               aluResultMEM,
                      [31:0]
        wire
88
                               regReadData2MEM,
89
                               dmReadDataMEM;
90
        wire
                      [4:0]
                               registerMEM;
91
                               memReadMEM,
        wire
92
                               memtoRegMEM,
93
                               memWriteMEM,
94
                               regWriteMEM;
95
        // WB stage
96
        wire
                      [31:0]
                               aluResultWB,
97
                               dmReadDataWB,
                               regWriteDataWB;
                      [4:0]
                               registerWB;
        wire
100
                               memtoRegWB,
        wire
101
                               regWriteWB;
102
103
        // Data Hazard
104
        wire
                      [1:0]
                               forwardA,
105
                               forwardB;
106
                               forwardC,
        wire
107
                               forwardD;
108
109
        // IF stage
110
        PC pc(
111
             .clk(clk), .stall(stall),
112
             .in(pcInIF), .out(pcOutIF)
        );
114
        InstructionMemory im(.address(pcOutIF),
115
             .instruction(instructionIF));
        assign pcAdd4IF = pcOutIF + 4;
116
117
        // IF/ID
        IF_ID ifid (
119
             .clk(clk), .stall(stall), .flush(flushIFID),
120
             .pcAdd4IF(pcAdd4IF), .pcAdd4ID(pcAdd4ID),
121
             .instructionIF(instructionIF), .instructionID(instructionID)
122
        );
123
124
        // ID stage
125
        assign registerRsID = instructionID[25:21];
126
```

```
assign registerRtID = instructionID[20:16];
        assign registerRdID = instructionID[15:11];
128
        Control control (
129
             .opCode(instructionID[31:26]),
130
             .regDst(regDstID),
131
             .jump(jumpID),
             .branchEq(branchEqID),
             .branchNe(branchNeID),
134
             .memRead(memReadID),
135
             .memtoReg(memtoRegID),
136
             .memWrite(memWriteID),
137
             .aluSrc(aluSrcID),
138
             .regWrite(regWriteID),
139
             .aluOp(aluOpID)
140
        );
141
        Registers registers (
142
             .clk(clk),
143
             .readReg1(registerRsID),
144
             .readReg2(registerRtID),
145
             .readData1(regReadData1ID),
             .readData2(regReadData2ID),
147
             .writeReg(registerWB),
148
             .writeData(regWriteDataWB),
149
             .regWrite(regWriteWB),
150
             .readRegExtra(regIn),
151
             .readDataExtra(regOut)
152
        );
        SignExtend signExtend(.in(instructionID[15:0]),
154
         → .out(signExtendID));
        assign pcAddResultID = pcAdd4ID + (signExtendID << 2);</pre>
155
        assign regReadData1NewID = (forwardC) ? aluResultMEM :
156
            regReadData1ID;
        assign regReadData2NewID = (forwardD) ? aluResultMEM :
157
            regReadData2ID;
        assign regReadDataEqID = (regReadData1NewID == regReadData2NewID);
158
        assign branchID = (branchEqID && regReadDataEqID) || (branchNeID
159
            && !regReadDataEqID);
        assign branchResultIF = (!branchID) ? pcAdd4IF : pcAddResultID;
160
        assign jumpAddressID = {pcAdd4ID[31:28], instructionID[25:0],
161
         \rightarrow 2'b0};
        assign pcInIF = (!jumpID) ? branchResultIF : jumpAddressID;
162
        assign flushIFID = branchID;
163
164
        // ID/EX
165
        ID_EX idex (
166
             .clk(clk), .flush(flushIDEX),
167
             .regReadData1ID(regReadData1ID),
                 .regReadData1EX(regReadData1EX),
```

```
.regReadData2ID(regReadData2ID),
169
                 .regReadData2EX(regReadData2EX),
             .signExtendID(signExtendID), .signExtendEX(signExtendEX),
170
             .registerRsID(registerRsID), .registerRsEX(registerRsEX),
171
             .registerRtID(registerRtID), .registerRtEX(registerRtEX),
179
             .registerRdID(registerRdID), .registerRdEX(registerRdEX),
             .aluOpID(aluOpID), .aluOpEX(aluOpEX),
             .regDstID(regDstID), .regDstEX(regDstEX),
175
             .memReadID(memReadID), .memReadEX(memReadEX),
176
             .memtoRegID(memtoRegID), .memtoRegEX(memtoRegEX),
177
             .memWriteID(memWriteID), .memWriteEX(memWriteEX),
178
             .aluSrcID(aluSrcID), .aluSrcEX(aluSrcEX),
179
             .regWriteID(regWriteID), .regWriteEX(regWriteEX)
180
        );
182
        // EX stage
183
        ALUControl aluControl (
184
             .funct(signExtendEX[5:0]),
185
             .op(aluOpEX),
             .control(aluControlEX)
        );
188
        assign aluInAEX = (forwardA == 2'b00) ? regReadData1EX :
189
             ((forwardA == 2'b01) ? regWriteDataWB : aluResultMEM);
190
        assign aluInTempBEX = (forwardB == 2'b00) ? regReadData2EX :
191
             ((forwardB == 2'b01) ? regWriteDataWB : aluResultMEM);
192
        assign aluInBEX = (!aluSrcEX) ? aluInTempBEX : signExtendEX;
193
        ALU alu (
             .a(aluInAEX),
195
             .b(aluInBEX),
196
             .control(aluControlEX),
197
             .zero(aluZeroEX),
198
             .result(aluResultEX)
199
        );
200
        assign registerEX = (!regDstEX) ? registerRtEX : registerRdEX;
201
202
        // EX/MEM
203
        EX_MEM exmem (
204
             .clk(clk),
205
             .aluResultEX(aluResultEX), .aluResultMEM(aluResultMEM),
206
             .regReadData2EX(aluInTempBEX),
                 .regReadData2MEM(regReadData2MEM),
             .registerEX(registerEX), .registerMEM(registerMEM),
208
             .memReadEX(memReadEX), .memReadMEM(memReadMEM),
209
             .memtoRegEX(memtoRegEX), .memtoRegMEM(memtoRegMEM),
210
             .memWriteEX(memWriteEX), .memWriteMEM(memWriteMEM),
211
             .regWriteEX(regWriteEX), .regWriteMEM(regWriteMEM)
212
        );
214
```

```
// MEM stage
215
        DataMemory dm (
216
             .clk(clk),
217
             .address(aluResultMEM),
218
             .writeData(regReadData2MEM),
219
             .readData(dmReadDataMEM),
             .memWrite(memWriteMEM),
             .memRead(memReadMEM)
222
        );
223
224
        // MEM/WB
225
        MEM_WB memwb (
226
             .clk(clk),
227
             .dmReadDataMEM(dmReadDataMEM), .dmReadDataWB(dmReadDataWB),
             .aluResultMEM(aluResultMEM), .aluResultWB(aluResultWB),
229
             .registerMEM(registerMEM), .registerWB(registerWB),
230
             .memtoRegMEM(memtoRegMEM), .memtoRegWB(memtoRegWB),
231
             .regWriteMEM(regWriteMEM), .regWriteWB(regWriteWB)
232
        );
233
234
        // WB stage
235
        assign regWriteDataWB = (!memtoRegWB) ? aluResultWB :
236
            dmReadDataWB;
        //assign regWriteDataWB = aluResultWB;
237
238
        // Data Hazard
239
        Forward forward (
             .registerRsID(registerRsID),
241
             .registerRtID(registerRtID),
242
             .registerRsEX(registerRsEX),
243
             .registerRtEX(registerRtEX),
244
             .registerRdMEM(registerMEM),
245
             .registerRdWB(registerWB),
246
             .regWriteMEM(regWriteMEM),
             .regWriteWB(regWriteWB),
248
             .forwardA(forwardA),
249
             .forwardB(forwardB),
250
             .forwardC(forwardC),
251
             .forwardD(forwardD)
252
        );
253
254
        HazardDetection hazardDetection (
255
             .branchEqID(branchEqID),
256
             .branchNeID(branchNeID),
257
             .memReadEX(memReadEX),
258
             .regWriteEX(regWriteEX),
259
             .memReadMEM(memReadMEM),
             .registerRsID(registerRsID),
```

```
.registerRtID(registerRtID),
262
             .registerRtEX(registerRtEX),
263
             .registerRdEX(registerEX),
264
             .registerRdMEM(registerMEM),
265
             .stall(stall),
266
             .flush(flushIDEX)
267
        );
268
269
        // Output
270
        assign pcOut = pcOutIF;
271
272
273
    endmodule // pipeline
274
    `endif
276
 alu.v
    `ifndef MODULE_ALU
    `define MODULE_ALU
    `timescale 1ns / 1ps
    module ALU (
        input
                      [3:0]
                               control,
                      [31:0]
        input
                               a, b,
                               zero,
        output
        output reg
                      [31:0]
                               result
    );
10
11
        assign zero = (result == 0);
12
13
        initial begin
14
             result = 32'b0;
15
        end
16
        always @ (control, a, b) begin
             case (control)
19
                 4'b0000: // AND
20
                      result = a & b;
21
                 4'b0001: // OR
22
                      result = a | b;
23
                 4'b0010: // ADD
24
                      result = a + b;
                 4'b0110: // SUB
26
                      result = a - b;
27
                 4'b0111: // SLT
28
                      result = (a < b) ? 1 : 0;
29
                 4'b1100: // NOR
30
```

```
result = (a | b);
31
                default: ;
32
            endcase
33
       end
34
35
   endmodule // ALU
   `endif // MODULE_ALU
alu_control.v
   `ifndef MODULE_ALU_CONTROL
   `define MODULE_ALU_CONTROL
   `timescale 1ns / 1ps
   module ALUControl (
       input
                     [5:0]
                             funct,
                     [1:0]
       input
                             op,
       output reg [3:0]
                             control
   );
9
10
       always @ (funct, op ) begin
11
            case (op)
12
                2'b00: // ADD
13
                     control = 4'b0010;
14
                2'b01: // SUB
15
                     control = 4'b0110;
16
                2'b10: // R-type
                     case (funct)
18
                         6'b100000: // ADD
19
                             control = 4'b0010;
20
                         6'b100010: // SUB
21
                             control = 4'b0110;
22
                         6'b100100: // AND
23
                             control = 4'b0000;
                         6'b100101: // OR
                             control = 4'b0001;
26
                         6'b101010: // SLT
27
                             control = 4'b0111;
28
                         default: ;
29
                     endcase
                2'b11: // AND
                     control = 4'b0000;
                default: ;
33
            endcase
34
       end
35
36
   endmodule // ALUControl
```

```
38
39 `endif // MODULE_ALU_CONTROL
```

control.v

```
`ifndef MODULE_CONTROL
    `define MODULE_CONTROL
   `timescale 1ns / 1ps
   module Control (
                      [5:0]
                               opCode,
        input
6
        output reg
                               regDst,
                               jump,
                               branchEq,
                               branchNe,
                               memRead,
11
                               memtoReg,
12
                               memWrite,
13
                               aluSrc,
14
                               regWrite,
15
        output reg
                     [1:0]
                               alu0p
16
   );
17
18
        initial begin
19
            regDst
                          = 1'b0;
20
                          = 1'b0;
            jump
21
            branchEq
                          = 1'b0;
22
            branchNe
                          = 1'b0;
23
                          = 1'b0;
            memRead
24
            memtoReg
                          = 1'b0;
25
            memWrite
                          = 1'b0;
26
            aluSrc
                          = 1'b0;
27
            regWrite
                          = 1'b0;
28
                          = 2'b00;
            alu0p
29
        end
30
31
        always @ (opCode) begin
32
            case (opCode)
33
                 6'b000000: begin // R-type
34
                      regDst
                                   <= 1'b1;
35
                                    <= 1'b0;
                      jump
36
                                    <= 1'b0;
                      branchEq
37
                      branchNe
                                    <= 1'b0;
38
                      memRead
                                    <= 1'b0;
39
                      memtoReg
                                    <= 1'b0;
40
                      memWrite
                                    <= 1'b0;
41
                      aluSrc
                                    <= 1'b0;
42
                                    <= 1'b1;
                      regWrite
43
```

```
alu0p
                                    <= 2'b10;
44
                 end
45
                 6'b000010: begin // j
46
                      regDst
                                    <= 1'b1;
47
                                    <= 1'b1;
                      jump
48
                                    <= 1'b0;
                      branchEq
49
                      branchNe
                                    <= 1'b0;
50
                                    <= 1'b0;
                      memRead
51
                                    <= 1'b0;
                      memtoReg
52
                      memWrite
                                    <= 1'b0;
53
                      aluSrc
                                    <= 1'b0;
54
                                    <= 1'b0;
                      regWrite
55
                      alu0p
                                    <= 2'b10;
                 end
57
                 6'b000100: begin // beq
58
                                    <= 1'b1;
                      regDst
59
                                    <= 1'b0;
                      jump
60
                      branchEq
                                    <= 1'b1;
61
                      branchNe
                                    <= 1'b0;
62
                      memRead
                                    <= 1'b0;
                                    <= 1'b0;
                      memtoReg
64
                      memWrite
                                    <= 1'b0;
65
                      aluSrc
                                    <= 1'b0;
66
                      regWrite
                                    <= 1'b0;
67
                      alu0p
                                    <= 2'b01;
68
                 end
69
                 6'b000100: begin // bne
70
                                    <= 1'b1;
                      regDst
71
                      jump
                                    <= 1'b0;
72
                      branchEq
                                    <= 1'b0;
73
                      branchNe
                                    <= 1'b1;
74
                      memRead
                                    <= 1'b0;
75
                      memtoReg
                                    <= 1'b0;
76
                                    <= 1'b0;
                      memWrite
77
                      aluSrc
                                    <= 1'b0;
78
                                    <= 1'b0;
                      regWrite
79
                      alu0p
                                    <= 2'b01;
80
                 end
81
                 6'b001000: begin // addi
82
                                    <= 1'b0;
                      regDst
83
                                    <= 1'b0;
                      jump
84
                      branchEq
                                    <= 1'b0;
85
                      branchNe
                                    <= 1'b0;
86
                      memRead
                                    <= 1'b0;
87
                      memtoReg
                                    <= 1'b0;
88
                      memWrite
                                    <= 1'b0;
89
                      aluSrc
                                    <= 1'b1;
90
                      regWrite
                                    <= 1'b1;
```

```
alu0p
                                      <= 2'b00;
92
                   end
93
                   6'b001100: begin // andi
94
                        regDst
                                      <= 1'b0;
95
                        jump
                                      <= 1'b0;
96
                        branchEq
                                      <= 1'b0;
                        branchNe
                                      <= 1'b0;
98
                        memRead
                                      <= 1'b0;
99
                        memtoReg
                                      <= 1'b0;
100
                        memWrite
                                      <= 1'b0;
101
                        aluSrc
                                      <= 1'b1;
102
                        regWrite
                                      <= 1'b1;
103
                                      <= 2'b11;
                        alu0p
104
                   end
105
                   6'b100011: begin // lw
106
                        regDst
                                      <= 1'b0;
107
                        jump
                                      <= 1'b0;
108
                        branchEq
                                      <= 1'b0;
109
                        branchNe
                                      <= 1'b0;
110
                        memRead
                                      <= 1'b1;
111
                        memtoReg
                                      <= 1'b1;
112
                                      <= 1'b0;
                        memWrite
113
                        aluSrc
                                      <= 1'b1;
114
                        regWrite
                                      <= 1'b1;
115
                        alu0p
                                      <= 2'b00;
116
                   end
117
                   6'b101011: begin // sw
118
                        regDst
                                      <= 1'b0;
119
                        jump
                                      <= 1'b0;
120
                        branchEq
                                      <= 1'b0;
121
                        branchNe
                                      <= 1'b0;
122
                        memRead
                                      <= 1'b0;
123
                        memtoReg
                                      <= 1'b0;
124
                        memWrite
                                      <= 1'b1;
125
                        aluSrc
                                      <= 1'b1;
126
                        regWrite
                                      <= 1'b0;
127
                                      <= 2'b00;
                        alu0p
128
                   end
129
130
                   default: ;
131
              endcase
132
         \quad \text{end} \quad
133
134
    endmodule // control
135
136
    `endif // MODULE_CONTROL
137
```

im.v

```
`ifndef MODULE_IM
   `define MODULE_IM
  module InstructionMemory (
      input
                 [31:0]
                         address,
5
      output
                 [31:0]
                         instruction
  );
      parameter size = 64;
      integer i;
10
11
      reg [31:0] memory [0:size-1];
12
      initial begin
          memory[0] = 32'b00100000000100000000000100000; //addi £t0,
15
           → fzero, 0x20
  memory[1] = 32'b001000000001001000000000100111; //addi £t1, £zero,
   \rightarrow 0x27
  memory[2] = 32'b0000000100001001100000000100100; //and £s0, £t0,
   \hookrightarrow £t1
  memory[3] = 32'b0000000100011000000000100101; //or £s0, £t0, £t1
  20
  memory[6] = 32'b00000001000010011000100000100000; //add £s1, £t0.
   \hookrightarrow £t1
  memory[7] = 32'b00000001000110010010000010010; //sub £s2, £t0,
   \hookrightarrow £t1
  memory[8] = 32'b000100100011001000000000001001; //beq £s1, £s2,
   \rightarrow error0
  memory[9] = 32'b1000110000010001000000000000100; //lw £s1, 4(fzero)
  memory[10] = 32'b001100100011001000000000011000; //andi £s2, £s1,
   \rightarrow 0x18
  memory[11] = 32'b000100100011001000000000001001; //beq £s1, £s2,
  memory[12] = 32'b1000110000010011000000000000000; //lw £s3, 8(fzero)
  memory[13] = 32'b0001001000010011000000000001010; //beg £s0, £s3,
  memory[14] = 32'b00000010010100011010000000101010; //slt £s4, £s2, £s1
   \rightarrow (Last)
  memory[15] = 32'b0001001010000000000000000001111; //beg £s4, £0,
   \hookrightarrow EXIT
  memory[16] = 32'b0000001000100000100100000100000; //add £s2, £s1, £0
  memory[17] = 32'b0000100000000000000000000001110; //j Last
  \rightarrow 0(error0)
  memory[19] = 32'b00100000000100100000000000000000; //addi £t1, £0, 0
```

```
memory[20] = 32'b000010000000000000000000011111; //j EXIT
   memory[21] = 32'b001000000001000000000000000001; //addi £t0, £0,
    \rightarrow 1(error1)
   memory[22] = 32'b00100000000100100000000000001; //addi £t1, £0, 1
   memory[23] = 32'b000010000000000000000000011111; //j EXIT
   memory[24] = 32'b0010000000010000000000000000010; //addi £t0, £0,
    \rightarrow 2(error2)
   memory[25] = 32'b0010000000010010000000000000010; //addi \ \text{£t1}, £0, 2
   memory[26] = 32'b000010000000000000000000011111; //j EXIT
41
   memory[27] = 32'b00100000000010000000000000011; //addi \ \pounds to, \pounds o,
    \rightarrow 3(error3)
   memory[28] = 32'b00100000000100100000000000011; //addi £t1, £0, 3
   memory[29] = 32'b0000100000000000000000000011111; //j EXIT
45
       end
46
47
       assign instruction = memory[address >> 2];
48
49
   endmodule // InstructionMemory
50
   `endif // MODULE_IM
mux2.v
   `ifndef MODULE_MUX2
   `define MODULE_MUX2
3
   module Mux2 (in0, in1, sel, out);
       parameter
                    size = 32;
       input
                                 sel;
       input
                    [size-1:0]
                                in0, in1;
       output
                    [size-1:0]
                                 out;
10
       assign out = (sel == 1'b0) ? in0 : in1;
   endmodule // Mux2
13
14
   `endif // MODULE_MUX2
registers.v
   `ifndef MODULE_REGISTERS
   `define MODULE_REGISTERS
   `timescale 1ns / 1ps
   module Registers (
       input
                            clk, regWrite,
```

```
input
                     [4:0]
                              readReg1, readReg2, readRegExtra,
        input
                     [4:0]
                              writeReg,
                              readData1, readData2, readDataExtra,
        output
                     [31:0]
        input
                     [31:0]
                              writeData
10
   );
11
        reg [31:0] regs [0:31];
13
        integer i;
14
15
        initial begin
16
            for (i = 0; i < 32; i = i + 1)
17
                regs[i] = 32'b0;
        end
20
        assign readData1 = regs[readReg1];
21
        assign readData2 = regs[readReg2];
22
        assign readDataExtra = regs[readRegExtra];
23
24
        always @ (negedge clk) begin
25
            if (regWrite == 1)
                regs[writeReg] <= writeData;</pre>
27
        end
28
29
   endmodule // registers
30
31
   `endif
32
dm.v
   `ifndef MODULE_DM
    `define MODULE_DM
   `timescale 1ns / 1ps
   module DataMemory (
5
                              clk,
        input
        input
                     [31:0]
                              address,
                              writeData,
        input
                              memRead,
                              memWrite,
10
        output
                     [31:0]
                              readData
11
   );
12
13
                     [31:0]
                              index;
        wire
                              size = 8;
        parameter
15
        integer
16
                     [31:0]
                              memory [0:size-1];
        reg
17
18
        assign index = address >> 2;
19
```

```
20
21
       initial begin
22
            for (i = 0; i < size; i = i + 1)
23
                memory[i] = 32'b0;
24
            //readData = 32'b0;
       end
26
27
       always @ ( posedge clk ) begin
28
            if (memWrite == 1'b1) begin
29
                memory[index] = writeData;
30
            end
31
       end
32
33
       assign readData = (memRead == 1'b1) ? memory[index] : 32'b0;
34
35
   endmodule // DataMemory
36
37
   `endif
sign_extend.v
   `ifndef MODULE_SIGN_EXTEND
    `define MODULE_SIGN_EXTEND
   `timescale 1ns / 1ps
4
   module SignExtend (
       input
                         [15:0]
                                  in,
                         [31:0]
       output
                                  out
   );
8
       assign out = \{\{16\{in[15]\}\}, in[15:0]\};
10
11
   endmodule // SignExtend
   `endif
pc.v
   `ifndef MODULE_PC
   `define MODULE_PC
   `timescale 1ns / 1ps
   module PC (
       input
                             clk,
                             stall,
                     [31:0]
       input
                             in,
```

```
output reg
                    [31:0]
                              out
   );
10
11
        initial begin
12
            out = 32'b0;
13
        end
15
        always @ (posedge clk) begin
16
            if (!stall)
17
                 out <= in;
18
        end
19
20
   endmodule // PC
^{21}
   `endif
23
ex_mem.v
   `ifndef MODULE_EX_MEM
    `define MODULE_EX_MEM
   `timescale 1ns / 1ps
   module EX_MEM (
        input
                              clk,
6
                     [31:0]
                              aluResultEX,
        input
                              regReadData2EX,
                     [4:0]
        input
                              registerEX,
10
                              memReadEX,
        input
11
                              memtoRegEX,
12
                              memWriteEX,
13
                              regWriteEX,
14
15
        output reg
                     [31:0]
                              aluResultMEM,
16
                              regReadData2MEM,
17
        output reg
                     [4:0]
                              registerMEM,
        output reg
                              memReadMEM,
19
                              memtoRegMEM,
20
                              memWriteMEM,
21
                              regWriteMEM
22
   );
23
24
        initial begin
            aluResultMEM
                              = 32'b0;
26
            regReadData2MEM = 32'b0;
27
                              = 5'b0;
            registerMEM
28
            memReadMEM
                              = 1'b0;
29
                              = 1'b0;
            memtoRegMEM
```

```
memWriteMEM
                              = 1'b0;
31
                              = 1'b0;
            regWriteMEM
32
        end
33
34
        always @ (posedge clk) begin
35
            aluResultMEM
                               <= aluResultEX;
            regReadData2MEM <= regReadData2EX;</pre>
37
                               <= registerEX;
            registerMEM
38
            memReadMEM
                               <= memReadEX;
39
            memtoRegMEM
                              <= memtoRegEX;
40
            memWriteMEM
                              <= memWriteEX;
41
                              <= regWriteEX;
            regWriteMEM
42
        end
43
44
   endmodule // EX_MEM
45
46
   `endif // MODULE_EX_MEM
47
```

forward.v

```
`ifndef MODULE_FORWARD
    `define MODULE_FORWARD
   `timescale 1ns / 1ps
   module Forward (
                     [4:0]
        input
                              registerRsID,
6
                              registerRtID,
                              registerRsEX,
                              registerRtEX,
                              registerRdMEM,
10
                              registerRdWB,
11
                              regWriteMEM,
        input
12
                              regWriteWB,
13
        output reg
                     [1:0]
                              forwardA,
14
                              forwardB,
        output reg
                              forwardC,
                              forwardD
17
   );
18
19
        initial begin
20
            forwardA = 2'b00;
21
            forwardB = 2'b00;
22
            forwardC = 1'b0;
            forwardD = 1'b0;
24
        end
25
26
        always @ ( * ) begin
27
```

```
if (regWriteMEM && registerRdMEM && registerRdMEM ==
28

→ registerRsEX)

                forwardA = 2'b10;
29
            else if (regWriteWB && registerRdWB && registerRdWB ==
30

¬ registerRsEX)

                forwardA = 2'b01;
32
            else
                forwardA = 2'b00;
33
34
            if (regWriteMEM && registerRdMEM && registerRdMEM ==
35
             \rightarrow registerRtEX)
                forwardB = 2'b10;
36
            else if (regWriteWB && registerRdWB && registerRdWB ==
37

    registerRtEX)

                forwardB = 2'b01;
38
            else
39
                forwardB = 2'b00;
40
41
            if (regWriteMEM && registerRdMEM && registerRdMEM ==
42
             → registerRsID)
                forwardC = 1'b1;
43
            else
44
                forwardC = 1'b0;
45
46
            if (regWriteMEM && registerRdMEM && registerRdMEM ==
47
             → registerRtID)
                forwardD = 1'b1;
            else
49
                forwardD = 1'b0;
50
       end
51
52
   endmodule // Forward
53
   `endif // MODULE_FORWARD
```

harzard_detection.v

```
`ifndef MODULE_HAZARD_DETECTION
   `define MODULE_HAZARD_DETECTION
   `timescale 1ns / 1ps
3
   module HazardDetection (
                             branchEqID,
       input
                             branchNeID,
                             memReadEX,
                             regWriteEX,
                             memReadMEM,
10
                    [4:0]
       input
                             registerRsID,
11
```

```
registerRtID,
12
                             registerRtEX,
13
                             registerRdEX,
14
                             registerRdMEM,
15
       output reg
                             stall,
16
                             flush
   );
18
19
       initial begin
20
            stall = 1'b0;
21
            flush = 1'b0;
22
        end
23
24
       always @ ( * ) begin
            if (memReadEX && registerRtEX && (registerRtEX == registerRsID
26
                || registerRtEX == registerRtID)) begin
                stall = 1'b1;
27
                flush = 1'b1;
28
            end else if (branchEqID || branchNeID) begin
29
                if (regWriteEX && registerRdEX && (registerRdEX ==
                     registerRsID || registerRdEX == registerRtID)) begin
                     stall = 1'b1;
31
                     flush = 1'b1;
32
                end else if (memReadMEM && registerRdMEM && (registerRdMEM
33
                    == registerRsID || registerRdMEM == registerRtID))
                    begin
                     stall = 1'b1;
                     flush = 1'b1;
35
                end else begin
36
                     stall = 1'b0;
37
                     flush = 1'b0;
38
                end
39
            end else begin
                stall = 1'b0;
                flush = 1'b0;
42
            end
43
       end
44
45
   endmodule // HazardDetection
46
   `endif
id_{ex.v}
   `ifndef MODULE_ID_EX
    `define MODULE_ID_EX
   `timescale 1ns / 1ps
3
4
```

```
module ID_EX (
        input
                               clk,
6
                               flush,
                      [31:0]
                               regReadData1ID,
        input
9
                               regReadData2ID,
                                signExtendID,
11
                      [4:0]
        input
                               registerRsID,
12
                               registerRtID,
13
                               registerRdID,
14
        input
                      [1:0]
                               aluOpID,
15
        input
                               regDstID,
16
                               memReadID,
17
                               memtoRegID,
18
                               memWriteID,
19
                               aluSrcID,
20
                               regWriteID,
21
22
        output reg
                      [31:0]
                               regReadData1EX,
23
                               regReadData2EX,
24
                               signExtendEX,
25
        output reg
                      [4:0]
                               registerRsEX,
26
                               registerRtEX,
27
                               registerRdEX,
28
        output reg
                      [1:0]
                               aluOpEX,
29
        output reg
                               regDstEX,
30
                               memReadEX,
31
                               memtoRegEX,
32
                               memWriteEX,
33
                               aluSrcEX,
34
                               regWriteEX
35
   );
36
37
        initial begin
38
             regReadData1EX
                               = 32'b0;
39
             regReadData2EX
                               = 32'b0;
40
             signExtendEX
                               = 32'b0;
41
             registerRsEX
                               = 5'b0;
42
                               = 5'b0;
             registerRtEX
43
                               = 5'b0;
             registerRdEX
44
             aluOpEX
                               = 2'b0;
45
             regDstEX
                               = 1'b0;
46
                               = 1'b0;
             memReadEX
47
             memtoRegEX
                               = 1'b0;
48
             memWriteEX
                               = 1'b0;
49
                               = 1'b0;
             aluSrcEX
50
                               = 1'b0;
             regWriteEX
51
        end
52
```

```
53
        always @ (posedge clk) begin
54
            if (flush) begin
55
                 aluOpEX
                                   <= 2'b0;
56
                 regDstEX
                                   <= 1'b0;
57
                                   <= 1'b0;
                 memReadEX
58
                                   <= 1'b0;
59
                 memtoRegEX
                 memWriteEX
                                   <= 1'b0;
60
                                   <= 1'b0;
                 aluSrcEX
61
                 regWriteEX
                                   <= 1'b0;
62
            end else begin
63
                                   <= regReadData1ID;</pre>
                 regReadData1EX
64
                 regReadData2EX
                                   <= regReadData2ID;</pre>
                                   <= signExtendID;
                 signExtendEX
66
                                   <= registerRsID;
                 registerRsEX
67
                                   <= registerRtID;
                 registerRtEX
68
                                   <= registerRdID;
                 registerRdEX
69
                 aluOpEX
                                   <= aluOpID;
70
                 regDstEX
                                   <= regDstID;
                                   <= memReadID;
                 memReadEX
                 memtoRegEX
                                   <= memtoRegID;
73
                                   <= memWriteID;
                 memWriteEX
74
                 aluSrcEX
                                   <= aluSrcID;
75
                 regWriteEX
                                   <= regWriteID;
76
            end
77
        end
78
   endmodule // ID_EX
80
81
    `endif // MODULE_ID_EX
if_id.v
   `ifndef MODULE_IF_ID
    `define MODULE_IF_ID
   `timescale 1ns / 1ps
   module IF_ID (
5
        input
                               clk,
6
                               stall,
                               flush,
                               pcAdd4IF,
                      [31:0]
        input
                               instructionIF,
10
        output reg
                      [31:0]
                               pcAdd4ID,
11
                               instructionID
12
   );
13
14
        initial begin
15
```

```
pcAdd4ID = 32'b0;
16
            instructionID = 32'b0;
17
        end
18
19
        always @ (posedge clk) begin
20
            if (flush) begin
21
                 pcAdd4ID \le 32'b0;
22
                 instructionID <= 32'b0;</pre>
23
            end else if (!stall) begin
24
                 pcAdd4ID <= pcAdd4IF;</pre>
25
                 instructionID <= instructionIF;</pre>
26
            end
27
        end
28
29
   endmodule // IF_ID
30
31
32
   `endif // MODULE_IF_ID
33
mem_wb.v
   `ifndef MODULE_MEM_WB
    `define MODULE_MEM_WB
   `timescale 1ns / 1ps
   module MEM_WB (
5
                               clk,
        input
6
                      [31:0]
                               dmReadDataMEM,
        input
                               aluResultMEM,
        input
                      [4:0]
                               registerMEM,
10
                               memtoRegMEM,
        input
11
                               regWriteMEM,
12
13
                      [31:0]
                               dmReadDataWB,
        output reg
                               aluResultWB,
        output reg
                      [4:0]
                               registerWB,
16
        output reg
                               memtoRegWB,
17
                               regWriteWB
18
   );
19
20
        initial begin
21
            dmReadDataWB
                               = 32'b0;
22
            aluResultWB
                               = 32'b0;
23
            registerWB
                               = 5'b0;
24
                               = 1'b0;
            memtoRegWB
25
            regWriteWB
                               = 1'b0;
26
        end
27
```

```
28
      always @ (posedge clk) begin
29
          dmReadDataWB
                        <= dmReadDataMEM;</pre>
30
          aluResultWB
                        <= aluResultMEM;
31
          registerWB
                        <= registerMEM;
32
                        <= memtoRegMEM;
         memtoRegWB
          regWriteWB
                        <= regWriteMEM;
34
      end
35
36
  endmodule // MEM_WB
37
38
   `endif // MODULE_MEM_WB
39
pipeline_tb.v
   `timescale 1ns / 1ps
  // Company:
  // Engineer:
  //
                   21:34:58 11/21/2017
  // Create Date:
  // Design Name:
                   pipeline
  // Module Name:
                   /home/liu/VE370/p2/pipeline_tb.v
```

// Project Name:
// Target Device:

// Tool versions:
// Description:

11

```
Pipeline uut (
34
           .clk(clk)
35
       );
36
37
       initial begin
38
           // Initialize Inputs
           clk = 0;
40
       end
41
42
       always #10 begin
43
           $display("Time: %d, CLK = %d, PC = 0x%H", i, clk,
44

    uut.pcOutIF);
           display("[$s0] = 0x\%H, [$s1] = 0x\%H, [$s2] = 0x\%H",
45

    uut.registers.regs[16], uut.registers.regs[17],

    uut.registers.regs[18]);

           display("[$s3] = 0x\%H, [$s4] = 0x\%H, [$s5] = 0x\%H",
46

    uut.registers.regs[19], uut.registers.regs[20],
            → uut.registers.regs[21]);
           display("[$s6] = 0x\%H, [$s7] = 0x\%H, [$t0] = 0x\%H",
47

→ uut.registers.regs[22], uut.registers.regs[23],

    uut.registers.regs[8]);
           display("[$t1] = 0x\%H, [$t2] = 0x\%H, [$t3] = 0x\%H",
48

    uut.registers.regs[9], uut.registers.regs[10],

    uut.registers.regs[11]);

49
            clk = ~clk;
50
           if (^{\circ}clk) i = i + 1;
51
       end
52
53
   endmodule
54
```