#### Intermediate Code Generation


#### Intermediate Code Generation

- Intermediate languages
- Declarations
- Expressions
- Statements

## Intermediate Languages

$$a := b^* - c + b^* - c$$

Syntax tree



Postfix notation

Three-address code

#### **MIPS Processors**

- MIPS is a load-store architecture, which means that only load and store instructions access memory
- Computation instructions operate only on values in registers

#### **SPIM Simulator**

- SPIM is a software simulator that runs programs written for MIPS R2000/R3000 processors
- SPIM's name is just MIPS spelled backwards
- SPIM can read and immediately execute MIPS assembly language files or MIPS executable files
- SPIM contains a debugger and provides a few operating system-like services

# **MIPS Registers**

Name	Number	Usage
\$zero	0	constant 0
\$v0~\$v1	2~3	return value of a function
\$a0~\$a3	4~7	arguments
\$t0~\$t7	8~15	temporary (not preserved across call)
\$s0~\$s7	16~23	saved temporary (preserved across call)
\$t8~\$t9	24~25	temporary (not preserved across call)
\$k0~\$k1	26~27	reserved for OS kernel
\$gp	28	pointer to global area
\$sp	29	stack pointer
\$fp	30	frame pointer
\$ra	31	return address
\$f0~f31		registers for floating-point

# **Addressing Modes**

Format	Address computation
register	contents of register
imm	immediate
imm(register)	contents of
	(immediate + contents of register)
label	address of label

## Load, Store and Move Instructions

li	rd, imm	$rd \leftarrow imm$
la	rd, label	rd ← label
lw	rd, imm(rs)	$rd \leftarrow imm(rs)$
SW	rd, imm(rs)	$imm(rs) \leftarrow rd$
move	rd, rs	$rd \leftarrow rs$

#### **Arithmetic Instructions**

add	rd, rs, rt	$rd \leftarrow rs + rt$
sub	rd, rs, rt	$rd \leftarrow rs - rt$
mul	rd, rs, rt	$rd \leftarrow rs * rt$
div	rd, rs, rt	$rd \leftarrow rs / rt$
rem	rd, rs, rt	rd ← rs % rt
neg	rd, rs	$rd \leftarrow - rs$

#### **Branch Instructions**

beq rs, rt, label bne rs, rt, label bgt rs, rt, label bge rs, rt, label blt rs, rt, label ble rs, rt, label b label

branch to label if rs == rt branch to label if rs != rt branch to label if rs > rt branch to label if rs >= rt branch to label if rs < rt branch to label if rs <= rt branch to label


## **Assembler Syntax**

- Comments in assembler files begin with a sharp sign (#) and continue to the end of the line
- Identifiers are a sequence of alphanumeric characters, underbars (\_), and dots (.) that do not begin with a number
- Opcodes are reserved words that cannot be used as identifiers

## **Assembler Syntax**

- Labels are declared by putting them at the beginning of a line followed by a colon
- Numbers are base 10 by default. If they are preceded by 0x, they are interpreted as hexadecimal

## **Memory Layout**



#### **Assembler Directives**

#### .text

Subsequent items are put in the user text segment. These items may only be instructions.

#### .data

Subsequent items are stored in the data segment.

#### .word n

Store the 32-bit value n in current memory word

## **System Calls**

- SPIM provides a small set of operating systemlike services through the system call (syscall) instruction
- To request a service, a program loads the system call code into register \$v0 and arguments into registers \$a0~\$a3
- System calls that return values put their results in register \$v0

# **System Call Code**

Service	Code	Arguments	Result
print_int read_int exit	\$v0= 1 \$v0= 5 \$v0=10	\$a0=interger	integer in \$v0

## Counters: Registers and Labels

- Counter reg maintains the temporary registers and is initialized to zero.
- The counter reg is incremented after allocating a register and is decremented after reclaiming a register.
- Counter label maintains the labels for control of flow and is initialized to one.
- The counter label is incremented after allocating a label and label is never reclaimed.

#### **Declarations**

```
Inherited: S.reg, S.label
                                        Synthsized: S.nreg, S.nlabel
P \rightarrow \{emit(".data");\} D
      {emit(".text"); S.reg = 0; S.label = 1;} S
D \rightarrow T \{L.in := T.type;\} L D \mid \epsilon
T \rightarrow int \{T.type := integer;\}
L \rightarrow \{L_1.in := L.in;\} L_1',
      id {if L.in = integer then
             emit(id.text || ": " || ".word 0");}
L \rightarrow id {if L.in = integer then
             emit(id.text || ": " || ".word 0");}
```

```
i = 1;
main() {
                    if (n < 1)
                                               while (i \le n) {
                          write -1;
   int n;
                                                  s = s + i;
                          return;
   int s;
                                                  i = i + 1;
                       } else {
   int i;
                         s = 0;
                                               write s;
                       } fi
   read n;
                                               return;
```

.data

n: .word 0

s: .word 0

i: .word 0

## Assignments

```
Synthsized: E.nreg, E.place
    Inherited: E.reg
S \rightarrow id := \{E.reg = S.reg;\} E
           {emit("la" || E.nreg || ", " || id.label);
            emit("sw" | E.place | ", " | "0(" | E.nreg | ")");
            S.nreg = E.nreg - 1; S.nlable = S.label;}
E \rightarrow \{E_1.reg = E.reg;\} E_1 + \{E_2.reg = E_1.nreg;\} E_2
     {emit("add" || E₁.place || ", "
                    || E_1.place || ", " || E_2.place);
      E.nreg = E_2.nreg - 1; E.place := E_1.place;
```

## Assignments

```
E \rightarrow -\{E_1.reg = E.reg;\} E_1
      {emit("neg" || E₁.place || ", " || E₁.place);
       E.nreg = E_1.nreg; E.place := E_1.place;}
E \rightarrow (\{E_1.reg = E.reg;\} E_1)
      \{E.nreg = E_1.nreg; E.place := E_1.place;\}
E \rightarrow id {emit("la" || E.reg || ", " || id.label);
           emit("lw" || E.reg || ", " || "0(" || E.reg || ")");
           E.place := E.reg; E.nreg = E.reg + 1;}
E \rightarrow \text{num } \{\text{emit("li" || E.reg || ", " || num.value)};}
              E.place := E.reg; E.nreg = E.reg + 1;}
```

```
main() {
                    if (n < 1)
                                               i = 1;
                                               while (i \le n) {
                         write -1;
  int n;
                                                  s = s + i;
                          return;
  int s;
                                                  i = i + 1;
                       } else {
  int i;
                         s = 0;
                                               write s;
                       } fi
   read n;
                                               return;
```

```
# s := 0;

li $t0, 0

la $t1, s


sw $t0, 0($t1)
```

```
# s := s + i;
la $t0, s
lw $t0, 0($t0)
la $t1, i
lw $t1, 0($t1)
add $t0, $t0, $t1
la $t1, s
sw $t0, 0($t1)
```

#### Flow-of-Control Statements

```
S \rightarrow \text{ if } B \text{ then } S_1
    | if B then S_1 else S_2
      while B do S<sub>1</sub>
       switch E begin
                                   Inherited: B.reg, B.label,
          case V_1: S_1
                                      B.true, B.false
                                   Synthsized: B.nreg, B.nlabel
          case V_{n-1}: S_{n-1}
          default: S<sub>n</sub>
        end
```

#### **Conditional Statements**



#### **Conditional Statements**

```
S \rightarrow if
                                               \{B.true := S.label++;
                                B.true
                                                B.false := S.label++;
              B.code
                                                Lnext := S.label++;
                                B.false
                                                B.reg := S.reg; B.label := S.label;}
                                                 B then
 B.true:
                                               {emit(B.true || ":");
             S₁.code
                                                S_1.reg = B.nreg; S_1.label = B.nlabel;}
                                                 S₁ else
              b Lnext
                                               {emit("b" || Lnext); emit(B.false || ":");
                                                S_2.reg := S_1.nreg;
B.false:
                                                S_2.label := S_1.nlabel;}
             S<sub>2</sub>.code
                                               {emit(Lnext || ":");
  Lnext:
                                                S.nreg := S_2.nreg;
                                                S.nlabel := S_2.nlabel;}
```

#### Loop Statements

```
S \rightarrow \{Lbegin := S.label++;
                                               emit(Lbegin || ":");}
                                               while
Lbegin:
                                 B.true
                                              {B.true := S.label++;}
              B.code
                                               B.false := S.label++;
                                 B.false
                                               B.reg := S.reg; B.label := S.label;}
                                               B do
 B.true:
                                              {emit(B.true || ":");
             S₁.code
                                               S_1.reg = B.nreg;
                                               S_1.label = B.nlabel;
              b Lbegin
                                              {emit("b" || Lbegin);
B.false:
                                               emit(B.false || ":");
                                               S.nreg := S_1.nreg;
                                               S.nlabel := S_1.nlabel;}
```

```
B \rightarrow \{B_1.true := B.true; B_1.false := B.label++; \\ B_1.reg = B.reg; B_1.label = B.label; \} \\ B_1 \ or \\ \{emit(B_1.false || ":"); \\ B_2.true := B.true; B_2.false := B.false; \\ B_2.reg := B_1.nreg; B_2.label := B_1.nlabel; \} \\ B_2 \\ \{B.nreg := B_2.nreg; B.nlabel := B_2.nlabel; \}
```

```
\begin{split} \textbf{B} &\rightarrow \{\textbf{B}_1.\text{true} := \textbf{B}.\text{label++}; \ \textbf{B}_1.\text{false} := \textbf{B}.\text{false}; \\ \textbf{B}_1.\text{reg} &= \textbf{B}.\text{reg}; \ \textbf{B}_1.\text{label} = \textbf{B}.\text{label;} \} \\ \textbf{B}_1 \text{ and } \\ \{\text{emit}(\textbf{B}_1.\text{true} \mid | \text{":"}); \\ \textbf{B}_2.\text{true} &:= \textbf{B}.\text{true}; \ \textbf{B}_2.\text{false} := \textbf{B}_1.\text{nlabel;} \} \\ \textbf{B}_2 \\ \{\textbf{B}.\text{nreg} := \textbf{B}_2.\text{nreg}; \ \textbf{B}.\text{nlabel} := \textbf{B}_2.\text{nlabel;} \} \end{split}
```

```
B \rightarrow not
      \{B_1.true := B.false; B_1.false := B.true;
       B_1.reg = B.reg; B_1.label = B.label;}
      B_1
      {B.nreg := B₁.nreg; B.nlabel := B₁.nlabel;}
\mathsf{B} \to \text{``(")}
      \{B_1.true := B.true; B_1.false := B.false;
       B_1.reg = B.reg; B_1.label = B.label;}
      B<sub>1</sub> ")"
      {B.nreg := B₁.nreg; B.nlabel := B₁.nlabel;}
```

```
B \rightarrow \{E_1.reg = B.reg;\} E_1 "<" \{E_2.reg = E_1.nreg;\} E_2
      {emit("blt" || E<sub>1</sub>.place || ", " || E<sub>2</sub>.place || ", " || B.true);
       emit("b" | B.false);
       B.nreg = E_2.nreg - 2; B.nlabel := B.label;}
B \rightarrow true
      {emit("b" || B.true);
       B.nreg := B.reg; B.nlabel := B.label;}
B \rightarrow false
      {emit("b" || B.false);
       B.nreg := B.reg; B.nlabel := B.label;}
```

```
a < b  or c < d  and e < f  B.true := L1; B.false := L2;
                                Iw $t1, 0($t1)
     la $t0, a
                                blt $t0, $t1, L4
    lw $t0, 0($t0)
     la $t1, b
                                b L2
     Iw $t1, 0($t1)
                           L4: la $t0, e
     blt $t0, $t1, L1
                                Iw $t0, 0($t0)
     b L3
                                la $t1, f
L3: la $t0, c
                                Iw $t1, 0($t1)
                                blt $t0, $t1, L1
    Iw $t0, 0($t0)
     la $t1, d
```

```
L1: # while
while a < b do
                                          la $t0, a
  if c < d then
                                          lw $t0, 0($t0)
                                          la $t1, b
     X := Y + Z
                                          lw $t1, 0($t1)
  else
                                          blt $t0, $t1, L2
     X := y - Z
                                          b L3
                                      L2: # body
                                          la $t0, c
Lbegin := L1
                  B_2.true := L4
                                          lw $t0, 0($t0)
                  B_1.false := L5
B_1.true := L2
                                          la $t1, d
                  Lnext := L6
B_1.false := L3
                                          lw $t1, 0($t1)
                                          blt $t0, $t1, L4
                                          b L5
```

```
L4: # then
while a < b do
                                     la $t0, y
  if c < d then
                                     lw $t0, 0($t0)
     X := Y + Z
                                     la $t1, z
  else
                                     lw $t1, 0($t1)
     X := y - Z
                                     add $t0, $t0, $t1
                                     la $t1, x
Lbegin := L1
                 B_2.true := L4
                                     sw $t0, 0($t1)
                 B_1.false := L5
B_1.true := L2
                                     b L6
B_1.false := L3
                Lnext := L6
```

while a < b do

 $B_1$ .true := L2

 $B_1$ .false := L3

```
if c < d then
x := y + z
else
x := y - z
Lbegin := L1 B_2.true := L4
```

 $B_1$ .false := L5

Lnext := L6

```
L5: # else
    la $t0, y
    Iw $t0, 0($t0)
    la $t1, z
    lw $t1, 0($t1)
    sub $t0, $t0, $t1
    la $t1, x
    sw $t0, 0($t1)
L6: # end if
    b L2
L3: # end while
```

```
main() {
                    if (n < 1)
                                               i = 1;
                                               while (i \le n) {
                          write -1;
   int n;
                                                  s = s + i;
                          return;
   int s;
                                                  i = i + 1;
                       } else {
   int i;
                         s = 0;
                                               write s;
                       } fi
   read n;
                                               return;
```

```
.data
       .word
n:
       .word
S:
       .word
       .text
main:
            $v0, 5
       syscall
            $t0, n
       la
            $v0, 0($t0)
       SW
```

```
$t0, n
     la
              $t0, 0($t0)
     lw
              $t1, 1
     li
     blt
              $t0, $t1, L1
              L2
     b
L1:
     # then
     li
            $t0, 1
            $t0, $t0
     neg
     move $a0, $t0
             $v0, 1
     syscall
```

```
$v0, 1
                              L4: # while
                                        $t0, i
    syscall
                                  la
          L3
                                  lw
                                        $t0, 0($t0)
L2: # else
                                        $t1, n
                                  la
          $t0, 0
                                        $t1, O($t1)
                                  lw
                                        $t0, $t1, L5
         $t1, s
     la
                                  ble
    sw $t0, 0($t1)
                                        L6
L3: # end if
                                  # body
                             L5:
     li
         $t0, 1
                                        $t0, s
                                  la
                                        $t0, 0($t0)
         $t1, I
                                  lw
     la
         $t0, 0($t1)
     SW
```

```
$t1, i
la
      $t1, O($t1)
lw
add $t0, $t0, $t1
      $t1, s
la
      $t0, 0($t1)
SW
      $t0, i
la
     $t0, 0($t0)
lw
li
      $t1, 1
add $t0, $t0, $t1
la
      $t1, i
      $t0, 0($t1)
SW
```

```
b
          L7
L6:
    # end while
          $t0, s
    la
          $t0, 0($t0)
    lw
    move $a0, $t0
           $v0, 1
    syscall
           $v0, 10
    syscall
```

#### Case Statements

- Conditional goto's
  - less than 10 cases
- Jump table
  - more than 10 cases
  - dense value range
- Hash table
  - more than 10 cases
  - sparse value range

#### Conditional Goto's

```
code to evaluate
        E into t
     b test
 L1: code for S1
     b next
Ln-1: code for Sn-1
     b next
 Ln: code for Sn
     b next
```

```
test: if t = V1 b L1
...
if t = Vn-1 b Ln-1
b Ln
next:
```

## Jump Table

```
code to evaluate E into t
if t < Vmin b Ldefault
if t > Vmax b Ldefault
i := t - Vmin
L := jumpTable[i]
b L
```

#### Hash Table

```
code to evaluate E into t
i := hash(t)
L := hashTable[i]
b L
```

#### **Procedure Calls**

```
S \rightarrow call id "(" Elist ")"
    {for each item p in Elist.queue do
          emit("lw" || newArgReg() || ", " || "0(" || p
                 || ")");
     emit("bal" id.place);}
Elist \rightarrow Elist_1 "," E
    {insert(Elist₁.queue, E.place);
     Elist.queue := Elist<sub>1</sub>.queue;}
Elist \rightarrow E
    {Elist.queue := {}; insert(Elist.queue, E.place);}
```