


Pipelining in computer organisation & Architecture

→ Pipe line defines the overlapping stage for instruction execution.

→ Pipeline is done to improve execution speed of programs.

Example




In pipelining instruction of execution broken into stages and performed in parallel.

8086 Same instruction is done with 2 stage Pipelining

In 8086 2 stage Pipelining

Execution is happening in parallel.

First ~~it~~ it is fetching first instruction and in second cycle when it is executing first instruction in parallel with that it is fetching 2nd instruction in next cycle.



Execution speed is increasing almost 2 times in 2 stage pipe line as compare to without pipeline.

In CPU there was fetch after fetch there were decoding it and after that executing it.

When fetch is ~~happening~~ ^{completed} and decode is happening at that time unit of fetch is free.

and when decoded instruction i.e getting executed at that time decode as well as fetch units are free.


instead of having those unit free they make these unit active

In pipelining all the stages are busy while executing the instruction

i.e. Refer as parallel execution of instructions.

There are various computer which are available with various stages of pipelining.

In ARM7 TDMI There is 3 stages pipelining.



number of cycles $N+2$.

↓

number of instructions

For 5 instructions
3 stage pipeline
it requires
7 clock pulses.

all unit of CPU is kept to busy.


Because of parallel processing entire speed is boosted.

In Pipeline all the units are busy.

Parameters of Pipeline in execution of Program.
(Problems)


Consider 5 stage pipeline, 8 instruction executed along with 5 stage pipeline.

Let us assume ARM9 architecture for 5 stage pipeline.

- Fetch (IF)
- Decode (ID)
-  execute (instruction)
- memory (write)
- write back (Register write)

Let's have 8 Instructions execution from I₁ to I₈

Instruction space timing diagram with pipeline.



one stage cycle time period is t_c
without pipeline

$$\rightarrow T_{up} = \frac{n k t_c}{1}$$

with pipe line

1st ~~stage~~ ~~stage~~ first instruction will take ~~stage~~ k cycle

for $(n-1)$ inst no of cycle = $(n-1)$

$$T_p = (k + n - 1) t_c = (n + k - 1) t_c$$

$$\text{Speedup} = \frac{T_{up}}{T_p} = \frac{n k t_c}{(n + k - 1) t_c} = \frac{n k}{(n + k - 1)}$$

Throughput: How many instructions i.e. getting executed with respect to time

$$\text{Throughput} = \frac{n}{(n+k-1)t_c}$$

$$\text{Ideal throughput} = \frac{1}{t_c}$$

if n not given
ideal $= n = \infty$

Efficiency or utilisation of CPU

$$\eta = \frac{n \cdot k}{(n+k-1) \times k}$$

Total no. of blocks and utilised
block ratio

$$\eta = \frac{(n \cdot k)}{(k+n-1) \times k} \quad \text{--- utilised}$$

$$\rightarrow \text{Speedup} \\ S = k \eta$$

Ex Q

Consider 5 stage pipeline with cycle time of 5ns. Calculate the execution time of 100 instructions and speed up due to pipeline. Also find utilisation.

$$\rightarrow k = 5$$

$$t_c = 5\text{ns}$$

$$n = 100$$

$$T_p = (n+k-1)t_c = (100+5-1) \times 5 = 620\text{ns}$$