Pipelining in computer organisation & Architecture

Jas instruction execution

-> Pipeline is done to improve execution speed of programs.

Example

8086'- FI FI E E E E E

in pipeling instruction of execution bisecked into stages.

and performed in parallel.

8086 Same instruction is done with a stage Pipeling.

in 8086 2 stage pipelining

Execution is happening in parallel.

First its it is fetching first instruction

and in second cycle when it is executing

and in second cycle when it is executing

first instruction in parallel with that

First instruction in parallel with that

it is fetching and instruction

in next cycle.



execution speed is increasing almost 2 times in 2 stage pipe line as compare to without pipeline.

In CPU there was felch after felch throw were decoding it and after that exocuting it

When fell is helpering and decode is happening compiled

at that time unit of better is free.

and when decoded instruction i.e getting executed at that time decode as well as fetch units are free.


instead of Laving hove mit free my make there unit active

in Pitelining au he states are bury while executing the emstruction

je Reter as parallel execution of enstruction.

There are various computer which are available with various stages at pipelining.

in ARMY Tame There is 3 Stayes Pipe lining.



nymber instructions 3 stage pipe line it regum. 7 clock puse Because at parallel processing entire speed is bounded.

in Pipeling au he mits are bury.

I parameters of pipe lining in execution of Program.

( Problems)

consider 5 stage pipe lining, 8 instruction executed along with 5 stage pipe line.

let eus ansome ARM9 exertecture for B stage pipeline.

-> Fetch (IF)

-> Decode (ID)


executelinstruction)

memory (with)

o write back ( Regish wrte)

lets have 8 Intructions execution from I, to I8

Instruction space timing diagram with pipoline.



one stay cycle time raised is to without pirellin

with pipe line

First instruction will take Book k cycle

fa (n-1) inst ro of cycle: (n-1)

Tp2 (k+ n-1) 2 (n+4-1) t(

Speedur 2 Tur > nute 2 bn W/
TP (n+u-1)+c (n+u-1)

Throughput: How many instruction i.e

getting executed with respect to time.

Through put 2 n (n+4-1) to

Ideal througher? It is not given ideal = n 2 Di

Efficiency or utilisation of CPV

n 2 n.k

Total no ab block and whiled block ratio

n 2 (n·h) - Utilled

-> Speedup S 2 MM

Gall Cs

consider 5 stage pipe line with cycle time of 5 ns. calculate the execution time of 100 instructions and speed up due to pipe line. Also find atillation

+ K 2 5 tc = 5n>

Tp 2 (n+4-1) te = (100+5-1) x5 2 6 20 73