

Structural Hazards in pipe line

Let us take 4 different stages of pipe line

- (1) Instruction fetch (IF)
- (2) Instruction decode + operand decode
- (3) Execute instruction
- (4) write back.


Example of structural hazards

Let no hazards

	1	2	3	4	5	6	7
→ (I ₁) mem	IF	ID	EX	(WB) ← memory			
I ₂		IF	ID	EX	WB		
I ₃			IF	ID	EX	WB	
I ₄				(IF) ↑ mem	ID	EX	WB

Let I₁ is memory instruction

We can see both I₁ and I₄ using memory at 4th cycle. It can not execute this instruction by this time period. because both instruction needs memory.




Read and write operation can not happens at same time.

So this caused as structural hazards.

Structural hazards means same resources can not be utilize by ~~same~~ ^{different} instructions at same time.

solution of structural hazards Harvard architecture

	1	2	3	4	5	6	7
mem - I_1	IF	ID	EX	(WB) - mem data			
I_2			ID	EX	WB		
I_3		IF		ID	EX	WB	
I_4			IF		ID	EX	WB
				(IF) - mem code	ID	EX	WB



we are having different memory
means at same time data write and instruction fetch (read)
is possible.

It is not structural hazard with memory only.

There can be other structural hazards as well.

If we have instruction which is having multiple cycles for execution then

we will be observing in pipeline there can be an issue.

Example

		1	2	3	4	5	6	7	8
(mul)	I ₁	IF	ID	Ex	Ex	Ex	WB		
(ADD)	I ₂		IF	ID	—	—	Ex	WB	

↓
2 clock cycles are

stalled.

because we have only one ALU

Solution is multiple ALU

Let first instruction regarding multiplication
2nd " " addition.

Generally when structural hazards come at that time some time we can resolve some problems by having compiler as well as by having Harvard structure.
But when it comes to complex instruction at a time definitely there will be issue of Structural Hazards