{"payload":{"header_redesign_enabled":false,"results":[{"id":"20195012","archived":false,"color":"#b2b7f8","followers":10,"has_funding_file":false,"hl_name":"tchoi8/verilog","hl_trunc_description":"learning VHDL","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":20195012,"name":"verilog","owner_id":683107,"owner_login":"tchoi8","updated_at":"2014-07-01T22:34:42.473Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":47,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Atchoi8%252Fverilog%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/tchoi8/verilog/star":{"post":"iQ053uDTBoBdNTkdHQb1wuV7MAi2Igl939Df5VSZ8mGww9TYwmGhu-ra_JTUcyuYCa_x6RfR4rH7PklRXuIqNA"},"/tchoi8/verilog/unstar":{"post":"CSU9lgVs2z2-SKfW94B-eJh09qZDf5OS48g_z7ah3uEI5XsC2_-_kECTvzQaf_l7ceB2qLcNPffJhVKPZAIJpA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"vVgScCkIzFS1MrXhxbz3hNNQpuknZc3bbWbcXHtc4HSZU5OxSsTVo25yE4SyX8Sft4-sOfFXyjd-pQ2g8cLPYQ"}}},"title":"Repository search results"}